// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_state4 = 44'd8;
parameter    ap_ST_fsm_state5 = 44'd16;
parameter    ap_ST_fsm_pp0_stage0 = 44'd32;
parameter    ap_ST_fsm_state12 = 44'd64;
parameter    ap_ST_fsm_state13 = 44'd128;
parameter    ap_ST_fsm_state14 = 44'd256;
parameter    ap_ST_fsm_state15 = 44'd512;
parameter    ap_ST_fsm_state16 = 44'd1024;
parameter    ap_ST_fsm_state17 = 44'd2048;
parameter    ap_ST_fsm_state18 = 44'd4096;
parameter    ap_ST_fsm_state19 = 44'd8192;
parameter    ap_ST_fsm_state20 = 44'd16384;
parameter    ap_ST_fsm_state21 = 44'd32768;
parameter    ap_ST_fsm_state22 = 44'd65536;
parameter    ap_ST_fsm_state23 = 44'd131072;
parameter    ap_ST_fsm_state24 = 44'd262144;
parameter    ap_ST_fsm_state25 = 44'd524288;
parameter    ap_ST_fsm_state26 = 44'd1048576;
parameter    ap_ST_fsm_state27 = 44'd2097152;
parameter    ap_ST_fsm_state28 = 44'd4194304;
parameter    ap_ST_fsm_state29 = 44'd8388608;
parameter    ap_ST_fsm_state30 = 44'd16777216;
parameter    ap_ST_fsm_state31 = 44'd33554432;
parameter    ap_ST_fsm_state32 = 44'd67108864;
parameter    ap_ST_fsm_state33 = 44'd134217728;
parameter    ap_ST_fsm_state34 = 44'd268435456;
parameter    ap_ST_fsm_state35 = 44'd536870912;
parameter    ap_ST_fsm_state36 = 44'd1073741824;
parameter    ap_ST_fsm_state37 = 44'd2147483648;
parameter    ap_ST_fsm_state38 = 44'd4294967296;
parameter    ap_ST_fsm_state39 = 44'd8589934592;
parameter    ap_ST_fsm_state40 = 44'd17179869184;
parameter    ap_ST_fsm_state41 = 44'd34359738368;
parameter    ap_ST_fsm_state42 = 44'd68719476736;
parameter    ap_ST_fsm_state43 = 44'd137438953472;
parameter    ap_ST_fsm_state44 = 44'd274877906944;
parameter    ap_ST_fsm_state45 = 44'd549755813888;
parameter    ap_ST_fsm_state46 = 44'd1099511627776;
parameter    ap_ST_fsm_state47 = 44'd2199023255552;
parameter    ap_ST_fsm_state48 = 44'd4398046511104;
parameter    ap_ST_fsm_state49 = 44'd8796093022208;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] layer_in_V_address0;
reg    layer_in_V_ce0;
reg    layer_in_V_we0;
wire   [15:0] layer_in_V_q0;
reg   [31:0] sX_5;
reg   [31:0] sY_5;
reg   [31:0] pY_5;
reg   [31:0] pX_5;
wire   [9:0] w12_V_address0;
reg    w12_V_ce0;
wire   [382:0] w12_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln247_fu_1986_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state46;
reg   [15:0] acc_V_63_0_reg_1100;
reg   [15:0] acc_V_62_0_reg_1113;
reg   [15:0] acc_V_61_0_reg_1126;
reg   [15:0] acc_V_60_0_reg_1139;
reg   [15:0] acc_V_59_0_reg_1152;
reg   [15:0] acc_V_58_0_reg_1165;
reg   [15:0] acc_V_57_0_reg_1178;
reg   [15:0] acc_V_56_0_reg_1191;
reg   [15:0] acc_V_55_0_reg_1204;
reg   [15:0] acc_V_54_0_reg_1217;
reg   [15:0] acc_V_53_0_reg_1230;
reg   [15:0] acc_V_52_0_reg_1243;
reg   [15:0] acc_V_51_0_reg_1256;
reg   [15:0] acc_V_50_0_reg_1269;
reg   [15:0] acc_V_49_0_reg_1282;
reg   [15:0] acc_V_48_0_reg_1295;
reg   [15:0] acc_V_47_0_reg_1308;
reg   [15:0] acc_V_46_0_reg_1321;
reg   [15:0] acc_V_45_0_reg_1334;
reg   [15:0] acc_V_44_0_reg_1347;
reg   [15:0] acc_V_43_0_reg_1360;
reg   [15:0] acc_V_42_0_reg_1373;
reg   [15:0] acc_V_41_0_reg_1386;
reg   [15:0] acc_V_40_0_reg_1399;
reg   [15:0] acc_V_39_0_reg_1412;
reg   [15:0] acc_V_38_0_reg_1425;
reg   [15:0] acc_V_37_0_reg_1438;
reg   [15:0] acc_V_36_0_reg_1451;
reg   [15:0] acc_V_35_0_reg_1464;
reg   [15:0] acc_V_34_0_reg_1477;
reg   [15:0] acc_V_33_0_reg_1490;
reg   [15:0] acc_V_32_0_reg_1503;
reg   [15:0] acc_V_31_0_reg_1516;
reg   [15:0] acc_V_30_0_reg_1529;
reg   [15:0] acc_V_29_0_reg_1542;
reg   [15:0] acc_V_28_0_reg_1555;
reg   [15:0] acc_V_27_0_reg_1568;
reg   [15:0] acc_V_26_0_reg_1581;
reg   [15:0] acc_V_25_0_reg_1594;
reg   [15:0] acc_V_24_0_reg_1607;
reg   [15:0] acc_V_23_0_reg_1620;
reg   [15:0] acc_V_22_0_reg_1633;
reg   [15:0] acc_V_21_0_reg_1646;
reg   [15:0] acc_V_20_0_reg_1659;
reg   [15:0] acc_V_19_0_reg_1672;
reg   [15:0] acc_V_18_0_reg_1685;
reg   [15:0] acc_V_17_0_reg_1698;
reg   [15:0] acc_V_16_0_reg_1711;
reg   [15:0] acc_V_15_0_reg_1724;
reg   [15:0] acc_V_14_0_reg_1737;
reg   [15:0] acc_V_13_0_reg_1750;
reg   [15:0] acc_V_12_0_reg_1763;
reg   [15:0] acc_V_11_0_reg_1776;
reg   [15:0] acc_V_10_0_reg_1789;
reg   [15:0] acc_V_9_0_reg_1802;
reg   [15:0] acc_V_8_0_reg_1815;
reg   [15:0] acc_V_7_0_reg_1828;
reg   [15:0] acc_V_6_0_reg_1841;
reg   [15:0] acc_V_5_0_reg_1854;
reg   [15:0] acc_V_4_0_reg_1867;
reg   [15:0] acc_V_3_0_reg_1880;
reg   [15:0] acc_V_2_0_reg_1893;
reg   [15:0] acc_V_1_0_reg_1906;
reg   [15:0] acc_V_0_0_reg_1919;
reg   [9:0] in_index_reg_1932;
reg    ap_block_state1;
wire   [7:0] i_fu_1980_p2;
reg   [7:0] i_reg_4697;
wire    ap_CS_fsm_state2;
wire   [6:0] i1_fu_1992_p2;
reg   [6:0] i1_reg_4705;
reg    ap_block_state3;
reg   [15:0] tmp_V_reg_4710;
reg   [31:0] sX_5_load_reg_4715;
wire    ap_CS_fsm_state5;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_ready;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done;
wire   [0:0] icmp_ln255_fu_2007_p2;
reg   [0:0] icmp_ln255_reg_4720;
reg   [31:0] sY_5_load_reg_4725;
wire   [0:0] icmp_ln255_10_fu_2017_p2;
reg   [0:0] icmp_ln255_10_reg_4730;
reg   [31:0] pY_5_load_reg_4735;
reg   [31:0] pX_5_load_reg_4741;
wire   [0:0] and_ln255_8_fu_2075_p2;
reg   [0:0] and_ln255_8_reg_4747;
wire   [0:0] icmp_ln336_fu_2081_p2;
reg   [0:0] icmp_ln336_reg_4751;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_4751_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_4751_pp0_iter2_reg;
reg   [0:0] icmp_ln336_reg_4751_pp0_iter3_reg;
reg   [0:0] icmp_ln336_reg_4751_pp0_iter4_reg;
wire   [9:0] ir_fu_2087_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_load_reg_4770;
wire   [5:0] trunc_ln344_fu_2099_p1;
reg  signed [5:0] trunc_ln344_reg_4775;
reg  signed [5:0] tmp_127_reg_4780;
reg  signed [5:0] tmp_128_reg_4785;
reg  signed [5:0] tmp_129_reg_4790;
reg  signed [5:0] tmp_130_reg_4795;
reg  signed [5:0] tmp_131_reg_4800;
reg  signed [5:0] tmp_132_reg_4805;
reg  signed [5:0] tmp_133_reg_4810;
reg  signed [5:0] tmp_134_reg_4815;
reg  signed [5:0] tmp_135_reg_4820;
reg  signed [5:0] tmp_136_reg_4825;
reg  signed [5:0] tmp_137_reg_4830;
reg  signed [5:0] tmp_138_reg_4835;
reg  signed [5:0] tmp_139_reg_4840;
reg  signed [5:0] tmp_140_reg_4845;
reg  signed [5:0] tmp_141_reg_4850;
reg  signed [5:0] tmp_142_reg_4855;
reg  signed [5:0] tmp_143_reg_4860;
reg  signed [5:0] tmp_144_reg_4865;
reg  signed [5:0] tmp_145_reg_4870;
reg  signed [5:0] tmp_146_reg_4875;
reg  signed [5:0] tmp_147_reg_4880;
reg  signed [5:0] tmp_148_reg_4885;
reg  signed [5:0] tmp_149_reg_4890;
reg  signed [5:0] tmp_150_reg_4895;
reg  signed [5:0] tmp_151_reg_4900;
reg  signed [5:0] tmp_152_reg_4905;
reg  signed [5:0] tmp_153_reg_4910;
reg  signed [5:0] tmp_154_reg_4915;
reg  signed [5:0] tmp_155_reg_4920;
reg  signed [5:0] tmp_156_reg_4925;
reg  signed [5:0] tmp_157_reg_4930;
reg  signed [5:0] tmp_158_reg_4935;
reg  signed [5:0] tmp_159_reg_4940;
reg  signed [5:0] tmp_160_reg_4945;
reg  signed [5:0] tmp_161_reg_4950;
reg  signed [5:0] tmp_162_reg_4955;
reg  signed [5:0] tmp_163_reg_4960;
reg  signed [5:0] tmp_164_reg_4965;
reg  signed [5:0] tmp_165_reg_4970;
reg  signed [5:0] tmp_166_reg_4975;
reg  signed [5:0] tmp_167_reg_4980;
reg  signed [5:0] tmp_168_reg_4985;
reg  signed [5:0] tmp_169_reg_4990;
reg  signed [5:0] tmp_170_reg_4995;
reg  signed [5:0] tmp_171_reg_5000;
reg  signed [5:0] tmp_172_reg_5005;
reg  signed [5:0] tmp_173_reg_5010;
reg  signed [5:0] tmp_174_reg_5015;
reg  signed [5:0] tmp_175_reg_5020;
reg  signed [5:0] tmp_176_reg_5025;
reg  signed [5:0] tmp_177_reg_5030;
reg  signed [5:0] tmp_178_reg_5035;
reg  signed [5:0] tmp_179_reg_5040;
reg  signed [5:0] tmp_180_reg_5045;
reg  signed [5:0] tmp_181_reg_5050;
reg  signed [5:0] tmp_182_reg_5055;
reg  signed [5:0] tmp_183_reg_5060;
reg  signed [5:0] tmp_184_reg_5065;
reg  signed [5:0] tmp_185_reg_5070;
reg  signed [5:0] tmp_186_reg_5075;
reg  signed [5:0] tmp_187_reg_5080;
reg  signed [5:0] tmp_188_reg_5085;
reg  signed [4:0] tmp_189_reg_5090;
wire  signed [20:0] sext_ln1116_cast_fu_2733_p1;
reg   [15:0] trunc_ln708_s_reg_5483;
wire  signed [20:0] grp_fu_3996_p2;
reg  signed [20:0] mul_ln1118_reg_5488;
wire  signed [20:0] grp_fu_4002_p2;
reg  signed [20:0] mul_ln1118_130_reg_5493;
wire  signed [20:0] grp_fu_4008_p2;
reg  signed [20:0] mul_ln1118_131_reg_5498;
wire  signed [20:0] grp_fu_4014_p2;
reg  signed [20:0] mul_ln1118_132_reg_5503;
wire  signed [20:0] grp_fu_4020_p2;
reg  signed [20:0] mul_ln1118_133_reg_5508;
wire  signed [20:0] grp_fu_4026_p2;
reg  signed [20:0] mul_ln1118_134_reg_5513;
wire  signed [20:0] grp_fu_4032_p2;
reg  signed [20:0] mul_ln1118_135_reg_5518;
wire  signed [20:0] grp_fu_4038_p2;
reg  signed [20:0] mul_ln1118_136_reg_5523;
wire  signed [20:0] grp_fu_4044_p2;
reg  signed [20:0] mul_ln1118_137_reg_5528;
wire  signed [20:0] grp_fu_4050_p2;
reg  signed [20:0] mul_ln1118_138_reg_5533;
wire  signed [20:0] grp_fu_4056_p2;
reg  signed [20:0] mul_ln1118_139_reg_5538;
wire  signed [20:0] grp_fu_4062_p2;
reg  signed [20:0] mul_ln1118_140_reg_5543;
wire  signed [20:0] grp_fu_4068_p2;
reg  signed [20:0] mul_ln1118_141_reg_5548;
wire  signed [20:0] grp_fu_4074_p2;
reg  signed [20:0] mul_ln1118_142_reg_5553;
wire  signed [20:0] grp_fu_4080_p2;
reg  signed [20:0] mul_ln1118_143_reg_5558;
wire  signed [20:0] grp_fu_4086_p2;
reg  signed [20:0] mul_ln1118_144_reg_5563;
wire  signed [20:0] grp_fu_4092_p2;
reg  signed [20:0] mul_ln1118_145_reg_5568;
wire  signed [20:0] grp_fu_4098_p2;
reg  signed [20:0] mul_ln1118_146_reg_5573;
wire  signed [20:0] grp_fu_4104_p2;
reg  signed [20:0] mul_ln1118_147_reg_5578;
wire  signed [20:0] grp_fu_4110_p2;
reg  signed [20:0] mul_ln1118_148_reg_5583;
wire  signed [20:0] grp_fu_4116_p2;
reg  signed [20:0] mul_ln1118_149_reg_5588;
wire  signed [20:0] grp_fu_4122_p2;
reg  signed [20:0] mul_ln1118_150_reg_5593;
wire  signed [20:0] grp_fu_4128_p2;
reg  signed [20:0] mul_ln1118_151_reg_5598;
wire  signed [20:0] grp_fu_4134_p2;
reg  signed [20:0] mul_ln1118_152_reg_5603;
wire  signed [20:0] grp_fu_4140_p2;
reg  signed [20:0] mul_ln1118_153_reg_5608;
wire  signed [20:0] grp_fu_4146_p2;
reg  signed [20:0] mul_ln1118_154_reg_5613;
wire  signed [20:0] grp_fu_4152_p2;
reg  signed [20:0] mul_ln1118_155_reg_5618;
wire  signed [20:0] grp_fu_4158_p2;
reg  signed [20:0] mul_ln1118_156_reg_5623;
wire  signed [20:0] grp_fu_4164_p2;
reg  signed [20:0] mul_ln1118_157_reg_5628;
wire  signed [20:0] grp_fu_4170_p2;
reg  signed [20:0] mul_ln1118_158_reg_5633;
wire  signed [20:0] grp_fu_4176_p2;
reg  signed [20:0] mul_ln1118_159_reg_5638;
wire  signed [20:0] grp_fu_4182_p2;
reg  signed [20:0] mul_ln1118_160_reg_5643;
wire  signed [20:0] grp_fu_4188_p2;
reg  signed [20:0] mul_ln1118_161_reg_5648;
wire  signed [20:0] grp_fu_4194_p2;
reg  signed [20:0] mul_ln1118_162_reg_5653;
wire  signed [20:0] grp_fu_4200_p2;
reg  signed [20:0] mul_ln1118_163_reg_5658;
wire  signed [20:0] grp_fu_4206_p2;
reg  signed [20:0] mul_ln1118_164_reg_5663;
wire  signed [20:0] grp_fu_4212_p2;
reg  signed [20:0] mul_ln1118_165_reg_5668;
wire  signed [20:0] grp_fu_4218_p2;
reg  signed [20:0] mul_ln1118_166_reg_5673;
wire  signed [20:0] grp_fu_4224_p2;
reg  signed [20:0] mul_ln1118_167_reg_5678;
wire  signed [20:0] grp_fu_4230_p2;
reg  signed [20:0] mul_ln1118_168_reg_5683;
wire  signed [20:0] grp_fu_4236_p2;
reg  signed [20:0] mul_ln1118_169_reg_5688;
wire  signed [20:0] grp_fu_4242_p2;
reg  signed [20:0] mul_ln1118_170_reg_5693;
wire  signed [20:0] grp_fu_4248_p2;
reg  signed [20:0] mul_ln1118_171_reg_5698;
wire  signed [20:0] grp_fu_4254_p2;
reg  signed [20:0] mul_ln1118_172_reg_5703;
wire  signed [20:0] grp_fu_4260_p2;
reg  signed [20:0] mul_ln1118_173_reg_5708;
wire  signed [20:0] grp_fu_4266_p2;
reg  signed [20:0] mul_ln1118_174_reg_5713;
wire  signed [20:0] grp_fu_4272_p2;
reg  signed [20:0] mul_ln1118_175_reg_5718;
wire  signed [20:0] grp_fu_4278_p2;
reg  signed [20:0] mul_ln1118_176_reg_5723;
wire  signed [20:0] grp_fu_4284_p2;
reg  signed [20:0] mul_ln1118_177_reg_5728;
wire  signed [20:0] grp_fu_4290_p2;
reg  signed [20:0] mul_ln1118_178_reg_5733;
wire  signed [20:0] grp_fu_4296_p2;
reg  signed [20:0] mul_ln1118_179_reg_5738;
wire  signed [20:0] grp_fu_4302_p2;
reg  signed [20:0] mul_ln1118_180_reg_5743;
wire  signed [20:0] grp_fu_4308_p2;
reg  signed [20:0] mul_ln1118_181_reg_5748;
wire  signed [20:0] grp_fu_4314_p2;
reg  signed [20:0] mul_ln1118_182_reg_5753;
wire  signed [20:0] grp_fu_4320_p2;
reg  signed [20:0] mul_ln1118_183_reg_5758;
wire  signed [20:0] grp_fu_4326_p2;
reg  signed [20:0] mul_ln1118_184_reg_5763;
wire  signed [20:0] grp_fu_4332_p2;
reg  signed [20:0] mul_ln1118_185_reg_5768;
wire  signed [20:0] grp_fu_4338_p2;
reg  signed [20:0] mul_ln1118_186_reg_5773;
wire  signed [20:0] grp_fu_4344_p2;
reg  signed [20:0] mul_ln1118_187_reg_5778;
wire  signed [20:0] grp_fu_4350_p2;
reg  signed [20:0] mul_ln1118_188_reg_5783;
wire  signed [20:0] grp_fu_4356_p2;
reg  signed [20:0] mul_ln1118_189_reg_5788;
wire  signed [20:0] grp_fu_4362_p2;
reg  signed [20:0] mul_ln1118_190_reg_5793;
wire  signed [20:0] grp_fu_4368_p2;
reg  signed [20:0] mul_ln1118_191_reg_5798;
wire   [15:0] acc_63_V_fu_2944_p2;
reg   [15:0] acc_63_V_reg_5803;
reg    ap_enable_reg_pp0_iter4;
wire   [15:0] acc_0_V_fu_3516_p2;
reg    ap_enable_reg_pp0_iter5;
wire   [15:0] acc_1_V_fu_3522_p2;
wire   [15:0] acc_2_V_fu_3528_p2;
wire   [15:0] acc_3_V_fu_3534_p2;
wire   [15:0] acc_4_V_fu_3540_p2;
wire   [15:0] acc_5_V_fu_3546_p2;
wire   [15:0] acc_6_V_fu_3552_p2;
wire   [15:0] acc_7_V_fu_3558_p2;
wire   [15:0] acc_8_V_fu_3564_p2;
wire   [15:0] acc_9_V_fu_3570_p2;
wire   [15:0] acc_10_V_fu_3576_p2;
wire   [15:0] acc_11_V_fu_3582_p2;
wire   [15:0] acc_12_V_fu_3588_p2;
wire   [15:0] acc_13_V_fu_3594_p2;
wire   [15:0] acc_14_V_fu_3600_p2;
wire   [15:0] acc_15_V_fu_3606_p2;
wire   [15:0] acc_16_V_fu_3612_p2;
wire   [15:0] acc_17_V_fu_3618_p2;
wire   [15:0] acc_18_V_fu_3624_p2;
wire   [15:0] acc_19_V_fu_3630_p2;
wire   [15:0] acc_20_V_fu_3636_p2;
wire   [15:0] acc_21_V_fu_3642_p2;
wire   [15:0] acc_22_V_fu_3648_p2;
wire   [15:0] acc_23_V_fu_3654_p2;
wire   [15:0] acc_24_V_fu_3660_p2;
wire   [15:0] acc_25_V_fu_3666_p2;
wire   [15:0] acc_26_V_fu_3672_p2;
wire   [15:0] acc_27_V_fu_3678_p2;
wire   [15:0] acc_28_V_fu_3684_p2;
wire   [15:0] acc_29_V_fu_3690_p2;
wire   [15:0] acc_30_V_fu_3696_p2;
wire   [15:0] acc_31_V_fu_3702_p2;
wire   [15:0] acc_32_V_fu_3708_p2;
wire   [15:0] acc_33_V_fu_3714_p2;
wire   [15:0] acc_34_V_fu_3720_p2;
wire   [15:0] acc_35_V_fu_3726_p2;
wire   [15:0] acc_36_V_fu_3732_p2;
wire   [15:0] acc_37_V_fu_3738_p2;
wire   [15:0] acc_38_V_fu_3744_p2;
wire   [15:0] acc_39_V_fu_3750_p2;
wire   [15:0] acc_40_V_fu_3756_p2;
wire   [15:0] acc_41_V_fu_3762_p2;
wire   [15:0] acc_42_V_fu_3768_p2;
wire   [15:0] acc_43_V_fu_3774_p2;
wire   [15:0] acc_44_V_fu_3780_p2;
wire   [15:0] acc_45_V_fu_3786_p2;
wire   [15:0] acc_46_V_fu_3792_p2;
wire   [15:0] acc_47_V_fu_3798_p2;
wire   [15:0] acc_48_V_fu_3804_p2;
wire   [15:0] acc_49_V_fu_3810_p2;
wire   [15:0] acc_50_V_fu_3816_p2;
wire   [15:0] acc_51_V_fu_3822_p2;
wire   [15:0] acc_52_V_fu_3828_p2;
wire   [15:0] acc_53_V_fu_3834_p2;
wire   [15:0] acc_54_V_fu_3840_p2;
wire   [15:0] acc_55_V_fu_3846_p2;
wire   [15:0] acc_56_V_fu_3852_p2;
wire   [15:0] acc_57_V_fu_3858_p2;
wire   [15:0] acc_58_V_fu_3864_p2;
wire   [15:0] acc_59_V_fu_3870_p2;
wire   [15:0] acc_60_V_fu_3876_p2;
wire   [15:0] acc_61_V_fu_3882_p2;
wire   [15:0] acc_62_V_fu_3888_p2;
wire   [6:0] i_ic_fu_3900_p2;
reg   [6:0] i_ic_reg_6126;
wire    ap_CS_fsm_state44;
wire   [0:0] icmp_ln266_fu_3894_p2;
wire   [0:0] icmp_ln277_fu_3911_p2;
reg   [0:0] icmp_ln277_reg_6136;
wire   [31:0] select_ln292_fu_3932_p3;
reg   [31:0] select_ln292_reg_6140;
wire   [31:0] select_ln287_fu_3972_p3;
reg   [31:0] select_ln287_reg_6148;
wire   [0:0] icmp_ln281_fu_3951_p2;
wire   [15:0] layer_out_i_q0;
reg   [15:0] res_pack_V_reg_6153;
wire    ap_CS_fsm_state45;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_idle;
wire   [5:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_data_V_address0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_data_V_ce0;
wire   [9:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_address0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_ce0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_we0;
wire   [15:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_d0;
reg   [7:0] i_0_i_reg_1077;
wire    ap_CS_fsm_state49;
reg   [6:0] i1_0_i_reg_1088;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln245_fu_1974_p2;
reg   [15:0] ap_phi_mux_acc_V_63_0_phi_fu_1105_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_1943;
wire    ap_CS_fsm_state43;
reg   [31:0] storemerge_i_reg_1954;
wire    ap_CS_fsm_state48;
reg    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln249_fu_1998_p1;
wire   [63:0] zext_ln344_fu_2093_p1;
wire   [63:0] zext_ln268_fu_3906_p1;
wire    ap_CS_fsm_state47;
wire   [31:0] add_ln285_fu_3956_p2;
wire   [31:0] add_ln290_fu_3916_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire   [30:0] tmp_190_fu_2027_p4;
wire   [30:0] tmp_191_fu_2047_p4;
wire   [0:0] icmp_ln255_11_fu_2037_p2;
wire   [0:0] icmp_ln255_12_fu_2057_p2;
wire   [0:0] and_ln255_7_fu_2069_p2;
wire   [0:0] and_ln255_fu_2063_p2;
wire  signed [15:0] grp_fu_2928_p1;
wire   [20:0] grp_fu_2928_p2;
wire   [15:0] trunc_ln_fu_2949_p4;
wire   [15:0] trunc_ln708_1_fu_2958_p4;
wire   [15:0] trunc_ln708_2_fu_2967_p4;
wire   [15:0] trunc_ln708_3_fu_2976_p4;
wire   [15:0] trunc_ln708_4_fu_2985_p4;
wire   [15:0] trunc_ln708_5_fu_2994_p4;
wire   [15:0] trunc_ln708_6_fu_3003_p4;
wire   [15:0] trunc_ln708_7_fu_3012_p4;
wire   [15:0] trunc_ln708_8_fu_3021_p4;
wire   [15:0] trunc_ln708_9_fu_3030_p4;
wire   [15:0] trunc_ln708_10_fu_3039_p4;
wire   [15:0] trunc_ln708_11_fu_3048_p4;
wire   [15:0] trunc_ln708_12_fu_3057_p4;
wire   [15:0] trunc_ln708_13_fu_3066_p4;
wire   [15:0] trunc_ln708_14_fu_3075_p4;
wire   [15:0] trunc_ln708_15_fu_3084_p4;
wire   [15:0] trunc_ln708_16_fu_3093_p4;
wire   [15:0] trunc_ln708_17_fu_3102_p4;
wire   [15:0] trunc_ln708_18_fu_3111_p4;
wire   [15:0] trunc_ln708_19_fu_3120_p4;
wire   [15:0] trunc_ln708_20_fu_3129_p4;
wire   [15:0] trunc_ln708_21_fu_3138_p4;
wire   [15:0] trunc_ln708_22_fu_3147_p4;
wire   [15:0] trunc_ln708_23_fu_3156_p4;
wire   [15:0] trunc_ln708_24_fu_3165_p4;
wire   [15:0] trunc_ln708_25_fu_3174_p4;
wire   [15:0] trunc_ln708_26_fu_3183_p4;
wire   [15:0] trunc_ln708_27_fu_3192_p4;
wire   [15:0] trunc_ln708_28_fu_3201_p4;
wire   [15:0] trunc_ln708_29_fu_3210_p4;
wire   [15:0] trunc_ln708_30_fu_3219_p4;
wire   [15:0] trunc_ln708_31_fu_3228_p4;
wire   [15:0] trunc_ln708_32_fu_3237_p4;
wire   [15:0] trunc_ln708_33_fu_3246_p4;
wire   [15:0] trunc_ln708_34_fu_3255_p4;
wire   [15:0] trunc_ln708_35_fu_3264_p4;
wire   [15:0] trunc_ln708_36_fu_3273_p4;
wire   [15:0] trunc_ln708_37_fu_3282_p4;
wire   [15:0] trunc_ln708_38_fu_3291_p4;
wire   [15:0] trunc_ln708_39_fu_3300_p4;
wire   [15:0] trunc_ln708_40_fu_3309_p4;
wire   [15:0] trunc_ln708_41_fu_3318_p4;
wire   [15:0] trunc_ln708_42_fu_3327_p4;
wire   [15:0] trunc_ln708_43_fu_3336_p4;
wire   [15:0] trunc_ln708_44_fu_3345_p4;
wire   [15:0] trunc_ln708_45_fu_3354_p4;
wire   [15:0] trunc_ln708_46_fu_3363_p4;
wire   [15:0] trunc_ln708_47_fu_3372_p4;
wire   [15:0] trunc_ln708_48_fu_3381_p4;
wire   [15:0] trunc_ln708_49_fu_3390_p4;
wire   [15:0] trunc_ln708_50_fu_3399_p4;
wire   [15:0] trunc_ln708_51_fu_3408_p4;
wire   [15:0] trunc_ln708_52_fu_3417_p4;
wire   [15:0] trunc_ln708_53_fu_3426_p4;
wire   [15:0] trunc_ln708_54_fu_3435_p4;
wire   [15:0] trunc_ln708_55_fu_3444_p4;
wire   [15:0] trunc_ln708_56_fu_3453_p4;
wire   [15:0] trunc_ln708_57_fu_3462_p4;
wire   [15:0] trunc_ln708_58_fu_3471_p4;
wire   [15:0] trunc_ln708_59_fu_3480_p4;
wire   [15:0] trunc_ln708_60_fu_3489_p4;
wire   [15:0] trunc_ln708_61_fu_3498_p4;
wire   [15:0] trunc_ln708_62_fu_3507_p4;
wire   [31:0] add_ln292_fu_3927_p2;
wire   [31:0] add_ln287_fu_3967_p2;
wire  signed [15:0] grp_fu_3996_p1;
wire  signed [15:0] grp_fu_4002_p1;
wire  signed [15:0] grp_fu_4008_p1;
wire  signed [15:0] grp_fu_4014_p1;
wire  signed [15:0] grp_fu_4020_p1;
wire  signed [15:0] grp_fu_4026_p1;
wire  signed [15:0] grp_fu_4032_p1;
wire  signed [15:0] grp_fu_4038_p1;
wire  signed [15:0] grp_fu_4044_p1;
wire  signed [15:0] grp_fu_4050_p1;
wire  signed [15:0] grp_fu_4056_p1;
wire  signed [15:0] grp_fu_4062_p1;
wire  signed [15:0] grp_fu_4068_p1;
wire  signed [15:0] grp_fu_4074_p1;
wire  signed [15:0] grp_fu_4080_p1;
wire  signed [15:0] grp_fu_4086_p1;
wire  signed [15:0] grp_fu_4092_p1;
wire  signed [15:0] grp_fu_4098_p1;
wire  signed [15:0] grp_fu_4104_p1;
wire  signed [15:0] grp_fu_4110_p1;
wire  signed [15:0] grp_fu_4116_p1;
wire  signed [15:0] grp_fu_4122_p1;
wire  signed [15:0] grp_fu_4128_p1;
wire  signed [15:0] grp_fu_4134_p1;
wire  signed [15:0] grp_fu_4140_p1;
wire  signed [15:0] grp_fu_4146_p1;
wire  signed [15:0] grp_fu_4152_p1;
wire  signed [15:0] grp_fu_4158_p1;
wire  signed [15:0] grp_fu_4164_p1;
wire  signed [15:0] grp_fu_4170_p1;
wire  signed [15:0] grp_fu_4176_p1;
wire  signed [15:0] grp_fu_4182_p1;
wire  signed [15:0] grp_fu_4188_p1;
wire  signed [15:0] grp_fu_4194_p1;
wire  signed [15:0] grp_fu_4200_p1;
wire  signed [15:0] grp_fu_4206_p1;
wire  signed [15:0] grp_fu_4212_p1;
wire  signed [15:0] grp_fu_4218_p1;
wire  signed [15:0] grp_fu_4224_p1;
wire  signed [15:0] grp_fu_4230_p1;
wire  signed [15:0] grp_fu_4236_p1;
wire  signed [15:0] grp_fu_4242_p1;
wire  signed [15:0] grp_fu_4248_p1;
wire  signed [15:0] grp_fu_4254_p1;
wire  signed [15:0] grp_fu_4260_p1;
wire  signed [15:0] grp_fu_4266_p1;
wire  signed [15:0] grp_fu_4272_p1;
wire  signed [15:0] grp_fu_4278_p1;
wire  signed [15:0] grp_fu_4284_p1;
wire  signed [15:0] grp_fu_4290_p1;
wire  signed [15:0] grp_fu_4296_p1;
wire  signed [15:0] grp_fu_4302_p1;
wire  signed [15:0] grp_fu_4308_p1;
wire  signed [15:0] grp_fu_4314_p1;
wire  signed [15:0] grp_fu_4320_p1;
wire  signed [15:0] grp_fu_4326_p1;
wire  signed [15:0] grp_fu_4332_p1;
wire  signed [15:0] grp_fu_4338_p1;
wire  signed [15:0] grp_fu_4344_p1;
wire  signed [15:0] grp_fu_4350_p1;
wire  signed [15:0] grp_fu_4356_p1;
wire  signed [15:0] grp_fu_4362_p1;
wire  signed [15:0] grp_fu_4368_p1;
reg   [43:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1023;
reg    ap_condition_1300;
reg    ap_condition_1034;
reg    ap_condition_1210;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 44'd1;
#0 sX_5 = 32'd0;
#0 sY_5 = 32'd0;
#0 pY_5 = 32'd0;
#0 pX_5 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layYie #(
    .DataWidth( 16 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_address0),
    .ce0(layer_in_V_ce0),
    .we0(layer_in_V_we0),
    .d0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_d0),
    .q0(layer_in_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V #(
    .DataWidth( 383 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
w12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w12_V_address0),
    .ce0(w12_V_ce0),
    .q0(w12_V_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinPgM #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(tmp_V_reg_4710),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layeWhU #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start),
    .ap_done(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done),
    .ap_idle(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_idle),
    .ap_ready(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_ready),
    .data_V_address0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_d0),
    .output_V_q0(layer_in_V_q0)
);

myproject_axi_mul_5s_16s_21_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_5s_16s_21_2_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_189_reg_5090),
    .din1(grp_fu_2928_p1),
    .ce(1'b1),
    .dout(grp_fu_2928_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln344_reg_4775),
    .din1(grp_fu_3996_p1),
    .ce(1'b1),
    .dout(grp_fu_3996_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_127_reg_4780),
    .din1(grp_fu_4002_p1),
    .ce(1'b1),
    .dout(grp_fu_4002_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_128_reg_4785),
    .din1(grp_fu_4008_p1),
    .ce(1'b1),
    .dout(grp_fu_4008_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_129_reg_4790),
    .din1(grp_fu_4014_p1),
    .ce(1'b1),
    .dout(grp_fu_4014_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_130_reg_4795),
    .din1(grp_fu_4020_p1),
    .ce(1'b1),
    .dout(grp_fu_4020_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_131_reg_4800),
    .din1(grp_fu_4026_p1),
    .ce(1'b1),
    .dout(grp_fu_4026_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_132_reg_4805),
    .din1(grp_fu_4032_p1),
    .ce(1'b1),
    .dout(grp_fu_4032_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_133_reg_4810),
    .din1(grp_fu_4038_p1),
    .ce(1'b1),
    .dout(grp_fu_4038_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_134_reg_4815),
    .din1(grp_fu_4044_p1),
    .ce(1'b1),
    .dout(grp_fu_4044_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_135_reg_4820),
    .din1(grp_fu_4050_p1),
    .ce(1'b1),
    .dout(grp_fu_4050_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_136_reg_4825),
    .din1(grp_fu_4056_p1),
    .ce(1'b1),
    .dout(grp_fu_4056_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_137_reg_4830),
    .din1(grp_fu_4062_p1),
    .ce(1'b1),
    .dout(grp_fu_4062_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_138_reg_4835),
    .din1(grp_fu_4068_p1),
    .ce(1'b1),
    .dout(grp_fu_4068_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_4840),
    .din1(grp_fu_4074_p1),
    .ce(1'b1),
    .dout(grp_fu_4074_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_140_reg_4845),
    .din1(grp_fu_4080_p1),
    .ce(1'b1),
    .dout(grp_fu_4080_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_141_reg_4850),
    .din1(grp_fu_4086_p1),
    .ce(1'b1),
    .dout(grp_fu_4086_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_142_reg_4855),
    .din1(grp_fu_4092_p1),
    .ce(1'b1),
    .dout(grp_fu_4092_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_143_reg_4860),
    .din1(grp_fu_4098_p1),
    .ce(1'b1),
    .dout(grp_fu_4098_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_144_reg_4865),
    .din1(grp_fu_4104_p1),
    .ce(1'b1),
    .dout(grp_fu_4104_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_145_reg_4870),
    .din1(grp_fu_4110_p1),
    .ce(1'b1),
    .dout(grp_fu_4110_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_146_reg_4875),
    .din1(grp_fu_4116_p1),
    .ce(1'b1),
    .dout(grp_fu_4116_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_147_reg_4880),
    .din1(grp_fu_4122_p1),
    .ce(1'b1),
    .dout(grp_fu_4122_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_148_reg_4885),
    .din1(grp_fu_4128_p1),
    .ce(1'b1),
    .dout(grp_fu_4128_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_149_reg_4890),
    .din1(grp_fu_4134_p1),
    .ce(1'b1),
    .dout(grp_fu_4134_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_150_reg_4895),
    .din1(grp_fu_4140_p1),
    .ce(1'b1),
    .dout(grp_fu_4140_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_151_reg_4900),
    .din1(grp_fu_4146_p1),
    .ce(1'b1),
    .dout(grp_fu_4146_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_152_reg_4905),
    .din1(grp_fu_4152_p1),
    .ce(1'b1),
    .dout(grp_fu_4152_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_153_reg_4910),
    .din1(grp_fu_4158_p1),
    .ce(1'b1),
    .dout(grp_fu_4158_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_154_reg_4915),
    .din1(grp_fu_4164_p1),
    .ce(1'b1),
    .dout(grp_fu_4164_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_155_reg_4920),
    .din1(grp_fu_4170_p1),
    .ce(1'b1),
    .dout(grp_fu_4170_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_156_reg_4925),
    .din1(grp_fu_4176_p1),
    .ce(1'b1),
    .dout(grp_fu_4176_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_157_reg_4930),
    .din1(grp_fu_4182_p1),
    .ce(1'b1),
    .dout(grp_fu_4182_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_158_reg_4935),
    .din1(grp_fu_4188_p1),
    .ce(1'b1),
    .dout(grp_fu_4188_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_159_reg_4940),
    .din1(grp_fu_4194_p1),
    .ce(1'b1),
    .dout(grp_fu_4194_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_160_reg_4945),
    .din1(grp_fu_4200_p1),
    .ce(1'b1),
    .dout(grp_fu_4200_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_161_reg_4950),
    .din1(grp_fu_4206_p1),
    .ce(1'b1),
    .dout(grp_fu_4206_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_162_reg_4955),
    .din1(grp_fu_4212_p1),
    .ce(1'b1),
    .dout(grp_fu_4212_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_163_reg_4960),
    .din1(grp_fu_4218_p1),
    .ce(1'b1),
    .dout(grp_fu_4218_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_164_reg_4965),
    .din1(grp_fu_4224_p1),
    .ce(1'b1),
    .dout(grp_fu_4224_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_165_reg_4970),
    .din1(grp_fu_4230_p1),
    .ce(1'b1),
    .dout(grp_fu_4230_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_166_reg_4975),
    .din1(grp_fu_4236_p1),
    .ce(1'b1),
    .dout(grp_fu_4236_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_167_reg_4980),
    .din1(grp_fu_4242_p1),
    .ce(1'b1),
    .dout(grp_fu_4242_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_168_reg_4985),
    .din1(grp_fu_4248_p1),
    .ce(1'b1),
    .dout(grp_fu_4248_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_169_reg_4990),
    .din1(grp_fu_4254_p1),
    .ce(1'b1),
    .dout(grp_fu_4254_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_170_reg_4995),
    .din1(grp_fu_4260_p1),
    .ce(1'b1),
    .dout(grp_fu_4260_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_171_reg_5000),
    .din1(grp_fu_4266_p1),
    .ce(1'b1),
    .dout(grp_fu_4266_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_172_reg_5005),
    .din1(grp_fu_4272_p1),
    .ce(1'b1),
    .dout(grp_fu_4272_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_173_reg_5010),
    .din1(grp_fu_4278_p1),
    .ce(1'b1),
    .dout(grp_fu_4278_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_174_reg_5015),
    .din1(grp_fu_4284_p1),
    .ce(1'b1),
    .dout(grp_fu_4284_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_175_reg_5020),
    .din1(grp_fu_4290_p1),
    .ce(1'b1),
    .dout(grp_fu_4290_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_176_reg_5025),
    .din1(grp_fu_4296_p1),
    .ce(1'b1),
    .dout(grp_fu_4296_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_177_reg_5030),
    .din1(grp_fu_4302_p1),
    .ce(1'b1),
    .dout(grp_fu_4302_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_178_reg_5035),
    .din1(grp_fu_4308_p1),
    .ce(1'b1),
    .dout(grp_fu_4308_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_179_reg_5040),
    .din1(grp_fu_4314_p1),
    .ce(1'b1),
    .dout(grp_fu_4314_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_180_reg_5045),
    .din1(grp_fu_4320_p1),
    .ce(1'b1),
    .dout(grp_fu_4320_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_181_reg_5050),
    .din1(grp_fu_4326_p1),
    .ce(1'b1),
    .dout(grp_fu_4326_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_182_reg_5055),
    .din1(grp_fu_4332_p1),
    .ce(1'b1),
    .dout(grp_fu_4332_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_183_reg_5060),
    .din1(grp_fu_4338_p1),
    .ce(1'b1),
    .dout(grp_fu_4338_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_184_reg_5065),
    .din1(grp_fu_4344_p1),
    .ce(1'b1),
    .dout(grp_fu_4344_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_185_reg_5070),
    .din1(grp_fu_4350_p1),
    .ce(1'b1),
    .dout(grp_fu_4350_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_186_reg_5075),
    .din1(grp_fu_4356_p1),
    .ce(1'b1),
    .dout(grp_fu_4356_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_187_reg_5080),
    .din1(grp_fu_4362_p1),
    .ce(1'b1),
    .dout(grp_fu_4362_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_188_reg_5085),
    .din1(grp_fu_4368_p1),
    .ce(1'b1),
    .dout(grp_fu_4368_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1974_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state6)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1986_p2 == 1'd1))) begin
            grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_0_0_reg_1919 <= acc_0_V_fu_3516_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_0_0_reg_1919 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_10_0_reg_1789 <= acc_10_V_fu_3576_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_10_0_reg_1789 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_11_0_reg_1776 <= acc_11_V_fu_3582_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_11_0_reg_1776 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_12_0_reg_1763 <= acc_12_V_fu_3588_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_12_0_reg_1763 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_13_0_reg_1750 <= acc_13_V_fu_3594_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_13_0_reg_1750 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_14_0_reg_1737 <= acc_14_V_fu_3600_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_14_0_reg_1737 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_15_0_reg_1724 <= acc_15_V_fu_3606_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_15_0_reg_1724 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_16_0_reg_1711 <= acc_16_V_fu_3612_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_16_0_reg_1711 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_17_0_reg_1698 <= acc_17_V_fu_3618_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_17_0_reg_1698 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_18_0_reg_1685 <= acc_18_V_fu_3624_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_18_0_reg_1685 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_19_0_reg_1672 <= acc_19_V_fu_3630_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_19_0_reg_1672 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_1_0_reg_1906 <= acc_1_V_fu_3522_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_1_0_reg_1906 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_20_0_reg_1659 <= acc_20_V_fu_3636_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_20_0_reg_1659 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_21_0_reg_1646 <= acc_21_V_fu_3642_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_21_0_reg_1646 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_22_0_reg_1633 <= acc_22_V_fu_3648_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_22_0_reg_1633 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_23_0_reg_1620 <= acc_23_V_fu_3654_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_23_0_reg_1620 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_24_0_reg_1607 <= acc_24_V_fu_3660_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_24_0_reg_1607 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_25_0_reg_1594 <= acc_25_V_fu_3666_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_25_0_reg_1594 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_26_0_reg_1581 <= acc_26_V_fu_3672_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_26_0_reg_1581 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_27_0_reg_1568 <= acc_27_V_fu_3678_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_27_0_reg_1568 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_28_0_reg_1555 <= acc_28_V_fu_3684_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_28_0_reg_1555 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_29_0_reg_1542 <= acc_29_V_fu_3690_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_29_0_reg_1542 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_2_0_reg_1893 <= acc_2_V_fu_3528_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_2_0_reg_1893 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_30_0_reg_1529 <= acc_30_V_fu_3696_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_30_0_reg_1529 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_31_0_reg_1516 <= acc_31_V_fu_3702_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_31_0_reg_1516 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_32_0_reg_1503 <= acc_32_V_fu_3708_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_32_0_reg_1503 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_33_0_reg_1490 <= acc_33_V_fu_3714_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_33_0_reg_1490 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_34_0_reg_1477 <= acc_34_V_fu_3720_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_34_0_reg_1477 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_35_0_reg_1464 <= acc_35_V_fu_3726_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_35_0_reg_1464 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_36_0_reg_1451 <= acc_36_V_fu_3732_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_36_0_reg_1451 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_37_0_reg_1438 <= acc_37_V_fu_3738_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_37_0_reg_1438 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_38_0_reg_1425 <= acc_38_V_fu_3744_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_38_0_reg_1425 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_39_0_reg_1412 <= acc_39_V_fu_3750_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_39_0_reg_1412 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_3_0_reg_1880 <= acc_3_V_fu_3534_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_3_0_reg_1880 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_40_0_reg_1399 <= acc_40_V_fu_3756_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_40_0_reg_1399 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_41_0_reg_1386 <= acc_41_V_fu_3762_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_41_0_reg_1386 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_42_0_reg_1373 <= acc_42_V_fu_3768_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_42_0_reg_1373 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_43_0_reg_1360 <= acc_43_V_fu_3774_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_43_0_reg_1360 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_44_0_reg_1347 <= acc_44_V_fu_3780_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_44_0_reg_1347 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_45_0_reg_1334 <= acc_45_V_fu_3786_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_45_0_reg_1334 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_46_0_reg_1321 <= acc_46_V_fu_3792_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_46_0_reg_1321 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_47_0_reg_1308 <= acc_47_V_fu_3798_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_47_0_reg_1308 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_48_0_reg_1295 <= acc_48_V_fu_3804_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_48_0_reg_1295 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_49_0_reg_1282 <= acc_49_V_fu_3810_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_49_0_reg_1282 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_4_0_reg_1867 <= acc_4_V_fu_3540_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_4_0_reg_1867 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_50_0_reg_1269 <= acc_50_V_fu_3816_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_50_0_reg_1269 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_51_0_reg_1256 <= acc_51_V_fu_3822_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_51_0_reg_1256 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_52_0_reg_1243 <= acc_52_V_fu_3828_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_52_0_reg_1243 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_53_0_reg_1230 <= acc_53_V_fu_3834_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_53_0_reg_1230 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_54_0_reg_1217 <= acc_54_V_fu_3840_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_54_0_reg_1217 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_55_0_reg_1204 <= acc_55_V_fu_3846_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_55_0_reg_1204 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_56_0_reg_1191 <= acc_56_V_fu_3852_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_56_0_reg_1191 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_57_0_reg_1178 <= acc_57_V_fu_3858_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_57_0_reg_1178 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_58_0_reg_1165 <= acc_58_V_fu_3864_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_58_0_reg_1165 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_59_0_reg_1152 <= acc_59_V_fu_3870_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_59_0_reg_1152 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_5_0_reg_1854 <= acc_5_V_fu_3546_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_5_0_reg_1854 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_60_0_reg_1139 <= acc_60_V_fu_3876_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_60_0_reg_1139 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_61_0_reg_1126 <= acc_61_V_fu_3882_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_61_0_reg_1126 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_62_0_reg_1113 <= acc_62_V_fu_3888_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_62_0_reg_1113 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_63_0_reg_1100 <= acc_63_V_reg_5803;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_63_0_reg_1100 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_6_0_reg_1841 <= acc_6_V_fu_3552_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_6_0_reg_1841 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_7_0_reg_1828 <= acc_7_V_fu_3558_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_7_0_reg_1828 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_8_0_reg_1815 <= acc_8_V_fu_3564_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_8_0_reg_1815 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0))) begin
        acc_V_9_0_reg_1802 <= acc_9_V_fu_3570_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_9_0_reg_1802 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1974_p2 == 1'd0))) begin
        i1_0_i_reg_1088 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i1_0_i_reg_1088 <= i1_reg_4705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_0_i_reg_1077 <= i_reg_4697;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1077 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        i_ic_0_i_reg_1943 <= i_ic_reg_6126;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        i_ic_0_i_reg_1943 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_fu_2081_p2 == 1'd0))) begin
        in_index_reg_1932 <= ir_fu_2087_p2;
    end else if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        in_index_reg_1932 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        if ((1'b1 == ap_condition_1300)) begin
            pX_5 <= 32'd0;
        end else if ((1'b1 == ap_condition_1023)) begin
            pX_5 <= add_ln290_fu_3916_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        if ((1'b1 == ap_condition_1210)) begin
            pY_5 <= 32'd0;
        end else if ((1'b1 == ap_condition_1034)) begin
            pY_5 <= add_ln285_fu_3956_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sX_5 <= select_ln292_reg_6140;
    end else if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
        sX_5 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln281_fu_3951_p2 == 1'd1) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln281_fu_3951_p2 == 1'd1) & (icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
        storemerge_i_reg_1954 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        storemerge_i_reg_1954 <= select_ln287_reg_6148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter3_reg == 1'd0))) begin
        acc_63_V_reg_5803 <= acc_63_V_fu_2944_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        and_ln255_8_reg_4747 <= and_ln255_8_fu_2075_p2;
        icmp_ln255_10_reg_4730 <= icmp_ln255_10_fu_2017_p2;
        icmp_ln255_reg_4720 <= icmp_ln255_fu_2007_p2;
        pX_5_load_reg_4741 <= pX_5;
        pY_5_load_reg_4735 <= pY_5;
        sX_5_load_reg_4715 <= sX_5;
        sY_5_load_reg_4725 <= sY_5;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_reg_4705 <= i1_fu_1992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln255_8_reg_4747) & (1'b1 == ap_CS_fsm_state44))) begin
        i_ic_reg_6126 <= i_ic_fu_3900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4697 <= i_fu_1980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & ((1'd0 == and_ln255_8_reg_4747) | (icmp_ln266_fu_3894_p2 == 1'd1)))) begin
        icmp_ln277_reg_6136 <= icmp_ln277_fu_3911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_4751 <= icmp_ln336_fu_2081_p2;
        icmp_ln336_reg_4751_pp0_iter1_reg <= icmp_ln336_reg_4751;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_4751_pp0_iter2_reg <= icmp_ln336_reg_4751_pp0_iter1_reg;
        icmp_ln336_reg_4751_pp0_iter3_reg <= icmp_ln336_reg_4751_pp0_iter2_reg;
        icmp_ln336_reg_4751_pp0_iter4_reg <= icmp_ln336_reg_4751_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_reg_4751 == 1'd0))) begin
        layer_in_V_load_reg_4770 <= layer_in_V_q0;
        tmp_127_reg_4780 <= {{w12_V_q0[11:6]}};
        tmp_128_reg_4785 <= {{w12_V_q0[17:12]}};
        tmp_129_reg_4790 <= {{w12_V_q0[23:18]}};
        tmp_130_reg_4795 <= {{w12_V_q0[29:24]}};
        tmp_131_reg_4800 <= {{w12_V_q0[35:30]}};
        tmp_132_reg_4805 <= {{w12_V_q0[41:36]}};
        tmp_133_reg_4810 <= {{w12_V_q0[47:42]}};
        tmp_134_reg_4815 <= {{w12_V_q0[53:48]}};
        tmp_135_reg_4820 <= {{w12_V_q0[59:54]}};
        tmp_136_reg_4825 <= {{w12_V_q0[65:60]}};
        tmp_137_reg_4830 <= {{w12_V_q0[71:66]}};
        tmp_138_reg_4835 <= {{w12_V_q0[77:72]}};
        tmp_139_reg_4840 <= {{w12_V_q0[83:78]}};
        tmp_140_reg_4845 <= {{w12_V_q0[89:84]}};
        tmp_141_reg_4850 <= {{w12_V_q0[95:90]}};
        tmp_142_reg_4855 <= {{w12_V_q0[101:96]}};
        tmp_143_reg_4860 <= {{w12_V_q0[107:102]}};
        tmp_144_reg_4865 <= {{w12_V_q0[113:108]}};
        tmp_145_reg_4870 <= {{w12_V_q0[119:114]}};
        tmp_146_reg_4875 <= {{w12_V_q0[125:120]}};
        tmp_147_reg_4880 <= {{w12_V_q0[131:126]}};
        tmp_148_reg_4885 <= {{w12_V_q0[137:132]}};
        tmp_149_reg_4890 <= {{w12_V_q0[143:138]}};
        tmp_150_reg_4895 <= {{w12_V_q0[149:144]}};
        tmp_151_reg_4900 <= {{w12_V_q0[155:150]}};
        tmp_152_reg_4905 <= {{w12_V_q0[161:156]}};
        tmp_153_reg_4910 <= {{w12_V_q0[167:162]}};
        tmp_154_reg_4915 <= {{w12_V_q0[173:168]}};
        tmp_155_reg_4920 <= {{w12_V_q0[179:174]}};
        tmp_156_reg_4925 <= {{w12_V_q0[185:180]}};
        tmp_157_reg_4930 <= {{w12_V_q0[191:186]}};
        tmp_158_reg_4935 <= {{w12_V_q0[197:192]}};
        tmp_159_reg_4940 <= {{w12_V_q0[203:198]}};
        tmp_160_reg_4945 <= {{w12_V_q0[209:204]}};
        tmp_161_reg_4950 <= {{w12_V_q0[215:210]}};
        tmp_162_reg_4955 <= {{w12_V_q0[221:216]}};
        tmp_163_reg_4960 <= {{w12_V_q0[227:222]}};
        tmp_164_reg_4965 <= {{w12_V_q0[233:228]}};
        tmp_165_reg_4970 <= {{w12_V_q0[239:234]}};
        tmp_166_reg_4975 <= {{w12_V_q0[245:240]}};
        tmp_167_reg_4980 <= {{w12_V_q0[251:246]}};
        tmp_168_reg_4985 <= {{w12_V_q0[257:252]}};
        tmp_169_reg_4990 <= {{w12_V_q0[263:258]}};
        tmp_170_reg_4995 <= {{w12_V_q0[269:264]}};
        tmp_171_reg_5000 <= {{w12_V_q0[275:270]}};
        tmp_172_reg_5005 <= {{w12_V_q0[281:276]}};
        tmp_173_reg_5010 <= {{w12_V_q0[287:282]}};
        tmp_174_reg_5015 <= {{w12_V_q0[293:288]}};
        tmp_175_reg_5020 <= {{w12_V_q0[299:294]}};
        tmp_176_reg_5025 <= {{w12_V_q0[305:300]}};
        tmp_177_reg_5030 <= {{w12_V_q0[311:306]}};
        tmp_178_reg_5035 <= {{w12_V_q0[317:312]}};
        tmp_179_reg_5040 <= {{w12_V_q0[323:318]}};
        tmp_180_reg_5045 <= {{w12_V_q0[329:324]}};
        tmp_181_reg_5050 <= {{w12_V_q0[335:330]}};
        tmp_182_reg_5055 <= {{w12_V_q0[341:336]}};
        tmp_183_reg_5060 <= {{w12_V_q0[347:342]}};
        tmp_184_reg_5065 <= {{w12_V_q0[353:348]}};
        tmp_185_reg_5070 <= {{w12_V_q0[359:354]}};
        tmp_186_reg_5075 <= {{w12_V_q0[365:360]}};
        tmp_187_reg_5080 <= {{w12_V_q0[371:366]}};
        tmp_188_reg_5085 <= {{w12_V_q0[377:372]}};
        tmp_189_reg_5090 <= {{w12_V_q0[382:378]}};
        trunc_ln344_reg_4775 <= trunc_ln344_fu_2099_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_4751_pp0_iter3_reg == 1'd0))) begin
        mul_ln1118_130_reg_5493 <= grp_fu_4002_p2;
        mul_ln1118_131_reg_5498 <= grp_fu_4008_p2;
        mul_ln1118_132_reg_5503 <= grp_fu_4014_p2;
        mul_ln1118_133_reg_5508 <= grp_fu_4020_p2;
        mul_ln1118_134_reg_5513 <= grp_fu_4026_p2;
        mul_ln1118_135_reg_5518 <= grp_fu_4032_p2;
        mul_ln1118_136_reg_5523 <= grp_fu_4038_p2;
        mul_ln1118_137_reg_5528 <= grp_fu_4044_p2;
        mul_ln1118_138_reg_5533 <= grp_fu_4050_p2;
        mul_ln1118_139_reg_5538 <= grp_fu_4056_p2;
        mul_ln1118_140_reg_5543 <= grp_fu_4062_p2;
        mul_ln1118_141_reg_5548 <= grp_fu_4068_p2;
        mul_ln1118_142_reg_5553 <= grp_fu_4074_p2;
        mul_ln1118_143_reg_5558 <= grp_fu_4080_p2;
        mul_ln1118_144_reg_5563 <= grp_fu_4086_p2;
        mul_ln1118_145_reg_5568 <= grp_fu_4092_p2;
        mul_ln1118_146_reg_5573 <= grp_fu_4098_p2;
        mul_ln1118_147_reg_5578 <= grp_fu_4104_p2;
        mul_ln1118_148_reg_5583 <= grp_fu_4110_p2;
        mul_ln1118_149_reg_5588 <= grp_fu_4116_p2;
        mul_ln1118_150_reg_5593 <= grp_fu_4122_p2;
        mul_ln1118_151_reg_5598 <= grp_fu_4128_p2;
        mul_ln1118_152_reg_5603 <= grp_fu_4134_p2;
        mul_ln1118_153_reg_5608 <= grp_fu_4140_p2;
        mul_ln1118_154_reg_5613 <= grp_fu_4146_p2;
        mul_ln1118_155_reg_5618 <= grp_fu_4152_p2;
        mul_ln1118_156_reg_5623 <= grp_fu_4158_p2;
        mul_ln1118_157_reg_5628 <= grp_fu_4164_p2;
        mul_ln1118_158_reg_5633 <= grp_fu_4170_p2;
        mul_ln1118_159_reg_5638 <= grp_fu_4176_p2;
        mul_ln1118_160_reg_5643 <= grp_fu_4182_p2;
        mul_ln1118_161_reg_5648 <= grp_fu_4188_p2;
        mul_ln1118_162_reg_5653 <= grp_fu_4194_p2;
        mul_ln1118_163_reg_5658 <= grp_fu_4200_p2;
        mul_ln1118_164_reg_5663 <= grp_fu_4206_p2;
        mul_ln1118_165_reg_5668 <= grp_fu_4212_p2;
        mul_ln1118_166_reg_5673 <= grp_fu_4218_p2;
        mul_ln1118_167_reg_5678 <= grp_fu_4224_p2;
        mul_ln1118_168_reg_5683 <= grp_fu_4230_p2;
        mul_ln1118_169_reg_5688 <= grp_fu_4236_p2;
        mul_ln1118_170_reg_5693 <= grp_fu_4242_p2;
        mul_ln1118_171_reg_5698 <= grp_fu_4248_p2;
        mul_ln1118_172_reg_5703 <= grp_fu_4254_p2;
        mul_ln1118_173_reg_5708 <= grp_fu_4260_p2;
        mul_ln1118_174_reg_5713 <= grp_fu_4266_p2;
        mul_ln1118_175_reg_5718 <= grp_fu_4272_p2;
        mul_ln1118_176_reg_5723 <= grp_fu_4278_p2;
        mul_ln1118_177_reg_5728 <= grp_fu_4284_p2;
        mul_ln1118_178_reg_5733 <= grp_fu_4290_p2;
        mul_ln1118_179_reg_5738 <= grp_fu_4296_p2;
        mul_ln1118_180_reg_5743 <= grp_fu_4302_p2;
        mul_ln1118_181_reg_5748 <= grp_fu_4308_p2;
        mul_ln1118_182_reg_5753 <= grp_fu_4314_p2;
        mul_ln1118_183_reg_5758 <= grp_fu_4320_p2;
        mul_ln1118_184_reg_5763 <= grp_fu_4326_p2;
        mul_ln1118_185_reg_5768 <= grp_fu_4332_p2;
        mul_ln1118_186_reg_5773 <= grp_fu_4338_p2;
        mul_ln1118_187_reg_5778 <= grp_fu_4344_p2;
        mul_ln1118_188_reg_5783 <= grp_fu_4350_p2;
        mul_ln1118_189_reg_5788 <= grp_fu_4356_p2;
        mul_ln1118_190_reg_5793 <= grp_fu_4362_p2;
        mul_ln1118_191_reg_5798 <= grp_fu_4368_p2;
        mul_ln1118_reg_5488 <= grp_fu_3996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        res_pack_V_reg_6153 <= layer_out_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (icmp_ln277_reg_6136 == 1'd1))) begin
        sY_5 <= storemerge_i_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln281_fu_3951_p2 == 1'd0) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln281_fu_3951_p2 == 1'd0) & (icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
        select_ln287_reg_6148 <= select_ln287_fu_3972_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln277_fu_3911_p2 == 1'd0)) | ((icmp_ln277_fu_3911_p2 == 1'd0) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
        select_ln292_reg_6140 <= select_ln292_fu_3932_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1986_p2 == 1'd0))) begin
        tmp_V_reg_4710 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_4751_pp0_iter2_reg == 1'd0))) begin
        trunc_ln708_s_reg_5483 <= {{grp_fu_2928_p2[20:5]}};
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_2081_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1974_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4751_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_acc_V_63_0_phi_fu_1105_p4 = acc_63_V_reg_5803;
    end else begin
        ap_phi_mux_acc_V_63_0_phi_fu_1105_p4 = acc_V_63_0_reg_1100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1986_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1986_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1974_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        layer_in_V_address0 = zext_ln344_fu_2093_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_address0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_address0;
    end else begin
        layer_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_ce0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_ce0;
    end else begin
        layer_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_we0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_output_V_we0;
    end else begin
        layer_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        layer_out_i_address0 = zext_ln268_fu_3906_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state44))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1113;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1139;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1165;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1191;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1217;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1243;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1269;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1295;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1321;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1347;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1373;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1399;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1425;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1451;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1477;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1503;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1529;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1555;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1581;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1607;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1633;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1659;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1685;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1711;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1737;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1763;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1789;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1815;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1841;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1867;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1893;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1919;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1100;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1126;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1152;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1178;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1204;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1230;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1256;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1282;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1308;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1334;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1360;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1386;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1412;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1438;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1464;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1490;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1516;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1542;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1568;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1594;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1620;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1646;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1672;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1698;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1724;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1750;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1776;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1802;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1828;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1854;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1906;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = zext_ln249_fu_1998_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w12_V_ce0 = 1'b1;
    end else begin
        w12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1974_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1986_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1986_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((1'd1 == and_ln255_8_fu_2075_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5) & (1'd0 == and_ln255_8_fu_2075_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln336_fu_2081_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln336_fu_2081_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln281_fu_3951_p2 == 1'd1) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln281_fu_3951_p2 == 1'd1) & (icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln281_fu_3951_p2 == 1'd0) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln281_fu_3951_p2 == 1'd0) & (icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln277_fu_3911_p2 == 1'd0)) | ((icmp_ln277_fu_3911_p2 == 1'd0) & (icmp_ln266_fu_3894_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3516_p2 = (acc_V_0_0_reg_1919 + trunc_ln_fu_2949_p4);

assign acc_10_V_fu_3576_p2 = (acc_V_10_0_reg_1789 + trunc_ln708_10_fu_3039_p4);

assign acc_11_V_fu_3582_p2 = (acc_V_11_0_reg_1776 + trunc_ln708_11_fu_3048_p4);

assign acc_12_V_fu_3588_p2 = (acc_V_12_0_reg_1763 + trunc_ln708_12_fu_3057_p4);

assign acc_13_V_fu_3594_p2 = (acc_V_13_0_reg_1750 + trunc_ln708_13_fu_3066_p4);

assign acc_14_V_fu_3600_p2 = (acc_V_14_0_reg_1737 + trunc_ln708_14_fu_3075_p4);

assign acc_15_V_fu_3606_p2 = (acc_V_15_0_reg_1724 + trunc_ln708_15_fu_3084_p4);

assign acc_16_V_fu_3612_p2 = (acc_V_16_0_reg_1711 + trunc_ln708_16_fu_3093_p4);

assign acc_17_V_fu_3618_p2 = (acc_V_17_0_reg_1698 + trunc_ln708_17_fu_3102_p4);

assign acc_18_V_fu_3624_p2 = (acc_V_18_0_reg_1685 + trunc_ln708_18_fu_3111_p4);

assign acc_19_V_fu_3630_p2 = (acc_V_19_0_reg_1672 + trunc_ln708_19_fu_3120_p4);

assign acc_1_V_fu_3522_p2 = (acc_V_1_0_reg_1906 + trunc_ln708_1_fu_2958_p4);

assign acc_20_V_fu_3636_p2 = (acc_V_20_0_reg_1659 + trunc_ln708_20_fu_3129_p4);

assign acc_21_V_fu_3642_p2 = (acc_V_21_0_reg_1646 + trunc_ln708_21_fu_3138_p4);

assign acc_22_V_fu_3648_p2 = (acc_V_22_0_reg_1633 + trunc_ln708_22_fu_3147_p4);

assign acc_23_V_fu_3654_p2 = (acc_V_23_0_reg_1620 + trunc_ln708_23_fu_3156_p4);

assign acc_24_V_fu_3660_p2 = (acc_V_24_0_reg_1607 + trunc_ln708_24_fu_3165_p4);

assign acc_25_V_fu_3666_p2 = (acc_V_25_0_reg_1594 + trunc_ln708_25_fu_3174_p4);

assign acc_26_V_fu_3672_p2 = (acc_V_26_0_reg_1581 + trunc_ln708_26_fu_3183_p4);

assign acc_27_V_fu_3678_p2 = (acc_V_27_0_reg_1568 + trunc_ln708_27_fu_3192_p4);

assign acc_28_V_fu_3684_p2 = (acc_V_28_0_reg_1555 + trunc_ln708_28_fu_3201_p4);

assign acc_29_V_fu_3690_p2 = (acc_V_29_0_reg_1542 + trunc_ln708_29_fu_3210_p4);

assign acc_2_V_fu_3528_p2 = (acc_V_2_0_reg_1893 + trunc_ln708_2_fu_2967_p4);

assign acc_30_V_fu_3696_p2 = (acc_V_30_0_reg_1529 + trunc_ln708_30_fu_3219_p4);

assign acc_31_V_fu_3702_p2 = (acc_V_31_0_reg_1516 + trunc_ln708_31_fu_3228_p4);

assign acc_32_V_fu_3708_p2 = (acc_V_32_0_reg_1503 + trunc_ln708_32_fu_3237_p4);

assign acc_33_V_fu_3714_p2 = (acc_V_33_0_reg_1490 + trunc_ln708_33_fu_3246_p4);

assign acc_34_V_fu_3720_p2 = (acc_V_34_0_reg_1477 + trunc_ln708_34_fu_3255_p4);

assign acc_35_V_fu_3726_p2 = (acc_V_35_0_reg_1464 + trunc_ln708_35_fu_3264_p4);

assign acc_36_V_fu_3732_p2 = (acc_V_36_0_reg_1451 + trunc_ln708_36_fu_3273_p4);

assign acc_37_V_fu_3738_p2 = (acc_V_37_0_reg_1438 + trunc_ln708_37_fu_3282_p4);

assign acc_38_V_fu_3744_p2 = (acc_V_38_0_reg_1425 + trunc_ln708_38_fu_3291_p4);

assign acc_39_V_fu_3750_p2 = (acc_V_39_0_reg_1412 + trunc_ln708_39_fu_3300_p4);

assign acc_3_V_fu_3534_p2 = (acc_V_3_0_reg_1880 + trunc_ln708_3_fu_2976_p4);

assign acc_40_V_fu_3756_p2 = (acc_V_40_0_reg_1399 + trunc_ln708_40_fu_3309_p4);

assign acc_41_V_fu_3762_p2 = (acc_V_41_0_reg_1386 + trunc_ln708_41_fu_3318_p4);

assign acc_42_V_fu_3768_p2 = (acc_V_42_0_reg_1373 + trunc_ln708_42_fu_3327_p4);

assign acc_43_V_fu_3774_p2 = (acc_V_43_0_reg_1360 + trunc_ln708_43_fu_3336_p4);

assign acc_44_V_fu_3780_p2 = (acc_V_44_0_reg_1347 + trunc_ln708_44_fu_3345_p4);

assign acc_45_V_fu_3786_p2 = (acc_V_45_0_reg_1334 + trunc_ln708_45_fu_3354_p4);

assign acc_46_V_fu_3792_p2 = (acc_V_46_0_reg_1321 + trunc_ln708_46_fu_3363_p4);

assign acc_47_V_fu_3798_p2 = (acc_V_47_0_reg_1308 + trunc_ln708_47_fu_3372_p4);

assign acc_48_V_fu_3804_p2 = (acc_V_48_0_reg_1295 + trunc_ln708_48_fu_3381_p4);

assign acc_49_V_fu_3810_p2 = (acc_V_49_0_reg_1282 + trunc_ln708_49_fu_3390_p4);

assign acc_4_V_fu_3540_p2 = (acc_V_4_0_reg_1867 + trunc_ln708_4_fu_2985_p4);

assign acc_50_V_fu_3816_p2 = (acc_V_50_0_reg_1269 + trunc_ln708_50_fu_3399_p4);

assign acc_51_V_fu_3822_p2 = (acc_V_51_0_reg_1256 + trunc_ln708_51_fu_3408_p4);

assign acc_52_V_fu_3828_p2 = (acc_V_52_0_reg_1243 + trunc_ln708_52_fu_3417_p4);

assign acc_53_V_fu_3834_p2 = (acc_V_53_0_reg_1230 + trunc_ln708_53_fu_3426_p4);

assign acc_54_V_fu_3840_p2 = (acc_V_54_0_reg_1217 + trunc_ln708_54_fu_3435_p4);

assign acc_55_V_fu_3846_p2 = (acc_V_55_0_reg_1204 + trunc_ln708_55_fu_3444_p4);

assign acc_56_V_fu_3852_p2 = (acc_V_56_0_reg_1191 + trunc_ln708_56_fu_3453_p4);

assign acc_57_V_fu_3858_p2 = (acc_V_57_0_reg_1178 + trunc_ln708_57_fu_3462_p4);

assign acc_58_V_fu_3864_p2 = (acc_V_58_0_reg_1165 + trunc_ln708_58_fu_3471_p4);

assign acc_59_V_fu_3870_p2 = (acc_V_59_0_reg_1152 + trunc_ln708_59_fu_3480_p4);

assign acc_5_V_fu_3546_p2 = (acc_V_5_0_reg_1854 + trunc_ln708_5_fu_2994_p4);

assign acc_60_V_fu_3876_p2 = (acc_V_60_0_reg_1139 + trunc_ln708_60_fu_3489_p4);

assign acc_61_V_fu_3882_p2 = (acc_V_61_0_reg_1126 + trunc_ln708_61_fu_3498_p4);

assign acc_62_V_fu_3888_p2 = (acc_V_62_0_reg_1113 + trunc_ln708_62_fu_3507_p4);

assign acc_63_V_fu_2944_p2 = (ap_phi_mux_acc_V_63_0_phi_fu_1105_p4 + trunc_ln708_s_reg_5483);

assign acc_6_V_fu_3552_p2 = (acc_V_6_0_reg_1841 + trunc_ln708_6_fu_3003_p4);

assign acc_7_V_fu_3558_p2 = (acc_V_7_0_reg_1828 + trunc_ln708_7_fu_3012_p4);

assign acc_8_V_fu_3564_p2 = (acc_V_8_0_reg_1815 + trunc_ln708_8_fu_3021_p4);

assign acc_9_V_fu_3570_p2 = (acc_V_9_0_reg_1802 + trunc_ln708_9_fu_3030_p4);

assign add_ln285_fu_3956_p2 = (pY_5_load_reg_4735 + 32'd1);

assign add_ln287_fu_3967_p2 = (sY_5_load_reg_4725 + 32'd1);

assign add_ln290_fu_3916_p2 = (pX_5_load_reg_4741 + 32'd1);

assign add_ln292_fu_3927_p2 = (sX_5_load_reg_4715 + 32'd1);

assign and_ln255_7_fu_2069_p2 = (icmp_ln255_12_fu_2057_p2 & icmp_ln255_11_fu_2037_p2);

assign and_ln255_8_fu_2075_p2 = (and_ln255_fu_2063_p2 & and_ln255_7_fu_2069_p2);

assign and_ln255_fu_2063_p2 = (icmp_ln255_fu_2007_p2 & icmp_ln255_10_fu_2017_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1986_p2 == 1'd0));
end

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1023 = (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln277_fu_3911_p2 == 1'd0)) | ((icmp_ln277_fu_3911_p2 == 1'd0) & (icmp_ln266_fu_3894_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1034 = (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln281_fu_3951_p2 == 1'd0) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln281_fu_3951_p2 == 1'd0) & (icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1210 = (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln281_fu_3951_p2 == 1'd1) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln281_fu_3951_p2 == 1'd1) & (icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1300 = (((1'd0 == and_ln255_8_reg_4747) & (icmp_ln277_fu_3911_p2 == 1'd1)) | ((icmp_ln277_fu_3911_p2 == 1'd1) & (icmp_ln266_fu_3894_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_fu_1965_ap_start_reg;

assign grp_fu_2928_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_3996_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4002_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4008_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4014_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4020_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4026_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4032_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4038_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4044_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4050_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4056_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4062_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4068_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4074_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4080_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4086_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4092_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4098_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4104_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4110_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4116_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4122_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4128_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4134_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4140_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4146_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4152_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4158_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4164_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4170_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4176_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4182_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4188_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4194_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4200_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4206_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4212_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4218_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4224_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4230_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4236_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4242_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4248_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4254_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4260_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4266_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4272_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4278_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4284_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4290_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4296_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4302_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4308_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4314_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4320_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4326_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4332_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4338_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4344_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4350_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4356_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4362_p1 = sext_ln1116_cast_fu_2733_p1;

assign grp_fu_4368_p1 = sext_ln1116_cast_fu_2733_p1;

assign i1_fu_1992_p2 = (i1_0_i_reg_1088 + 7'd1);

assign i_fu_1980_p2 = (i_0_i_reg_1077 + 8'd1);

assign i_ic_fu_3900_p2 = (i_ic_0_i_reg_1943 + 7'd1);

assign icmp_ln245_fu_1974_p2 = ((i_0_i_reg_1077 == 8'd225) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_1986_p2 = ((i1_0_i_reg_1088 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln255_10_fu_2017_p2 = ((sY_5 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln255_11_fu_2037_p2 = (($signed(tmp_190_fu_2027_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln255_12_fu_2057_p2 = (($signed(tmp_191_fu_2047_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_2007_p2 = ((sX_5 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_3894_p2 = ((i_ic_0_i_reg_1943 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_3911_p2 = ((pX_5_load_reg_4741 == 32'd14) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_3951_p2 = ((pY_5_load_reg_4735 == 32'd14) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_2081_p2 = ((in_index_reg_1932 == 10'd576) ? 1'b1 : 1'b0);

assign ir_fu_2087_p2 = (in_index_reg_1932 + 10'd1);

assign res_V_V_din = res_pack_V_reg_6153;

assign select_ln287_fu_3972_p3 = ((icmp_ln255_10_reg_4730[0:0] === 1'b1) ? 32'd2 : add_ln287_fu_3967_p2);

assign select_ln292_fu_3932_p3 = ((icmp_ln255_reg_4720[0:0] === 1'b1) ? 32'd2 : add_ln292_fu_3927_p2);

assign sext_ln1116_cast_fu_2733_p1 = $signed(layer_in_V_load_reg_4770);

assign start_out = real_start;

assign tmp_190_fu_2027_p4 = {{pY_5[31:1]}};

assign tmp_191_fu_2047_p4 = {{pX_5[31:1]}};

assign trunc_ln344_fu_2099_p1 = w12_V_q0[5:0];

assign trunc_ln708_10_fu_3039_p4 = {{mul_ln1118_139_reg_5538[20:5]}};

assign trunc_ln708_11_fu_3048_p4 = {{mul_ln1118_140_reg_5543[20:5]}};

assign trunc_ln708_12_fu_3057_p4 = {{mul_ln1118_141_reg_5548[20:5]}};

assign trunc_ln708_13_fu_3066_p4 = {{mul_ln1118_142_reg_5553[20:5]}};

assign trunc_ln708_14_fu_3075_p4 = {{mul_ln1118_143_reg_5558[20:5]}};

assign trunc_ln708_15_fu_3084_p4 = {{mul_ln1118_144_reg_5563[20:5]}};

assign trunc_ln708_16_fu_3093_p4 = {{mul_ln1118_145_reg_5568[20:5]}};

assign trunc_ln708_17_fu_3102_p4 = {{mul_ln1118_146_reg_5573[20:5]}};

assign trunc_ln708_18_fu_3111_p4 = {{mul_ln1118_147_reg_5578[20:5]}};

assign trunc_ln708_19_fu_3120_p4 = {{mul_ln1118_148_reg_5583[20:5]}};

assign trunc_ln708_1_fu_2958_p4 = {{mul_ln1118_130_reg_5493[20:5]}};

assign trunc_ln708_20_fu_3129_p4 = {{mul_ln1118_149_reg_5588[20:5]}};

assign trunc_ln708_21_fu_3138_p4 = {{mul_ln1118_150_reg_5593[20:5]}};

assign trunc_ln708_22_fu_3147_p4 = {{mul_ln1118_151_reg_5598[20:5]}};

assign trunc_ln708_23_fu_3156_p4 = {{mul_ln1118_152_reg_5603[20:5]}};

assign trunc_ln708_24_fu_3165_p4 = {{mul_ln1118_153_reg_5608[20:5]}};

assign trunc_ln708_25_fu_3174_p4 = {{mul_ln1118_154_reg_5613[20:5]}};

assign trunc_ln708_26_fu_3183_p4 = {{mul_ln1118_155_reg_5618[20:5]}};

assign trunc_ln708_27_fu_3192_p4 = {{mul_ln1118_156_reg_5623[20:5]}};

assign trunc_ln708_28_fu_3201_p4 = {{mul_ln1118_157_reg_5628[20:5]}};

assign trunc_ln708_29_fu_3210_p4 = {{mul_ln1118_158_reg_5633[20:5]}};

assign trunc_ln708_2_fu_2967_p4 = {{mul_ln1118_131_reg_5498[20:5]}};

assign trunc_ln708_30_fu_3219_p4 = {{mul_ln1118_159_reg_5638[20:5]}};

assign trunc_ln708_31_fu_3228_p4 = {{mul_ln1118_160_reg_5643[20:5]}};

assign trunc_ln708_32_fu_3237_p4 = {{mul_ln1118_161_reg_5648[20:5]}};

assign trunc_ln708_33_fu_3246_p4 = {{mul_ln1118_162_reg_5653[20:5]}};

assign trunc_ln708_34_fu_3255_p4 = {{mul_ln1118_163_reg_5658[20:5]}};

assign trunc_ln708_35_fu_3264_p4 = {{mul_ln1118_164_reg_5663[20:5]}};

assign trunc_ln708_36_fu_3273_p4 = {{mul_ln1118_165_reg_5668[20:5]}};

assign trunc_ln708_37_fu_3282_p4 = {{mul_ln1118_166_reg_5673[20:5]}};

assign trunc_ln708_38_fu_3291_p4 = {{mul_ln1118_167_reg_5678[20:5]}};

assign trunc_ln708_39_fu_3300_p4 = {{mul_ln1118_168_reg_5683[20:5]}};

assign trunc_ln708_3_fu_2976_p4 = {{mul_ln1118_132_reg_5503[20:5]}};

assign trunc_ln708_40_fu_3309_p4 = {{mul_ln1118_169_reg_5688[20:5]}};

assign trunc_ln708_41_fu_3318_p4 = {{mul_ln1118_170_reg_5693[20:5]}};

assign trunc_ln708_42_fu_3327_p4 = {{mul_ln1118_171_reg_5698[20:5]}};

assign trunc_ln708_43_fu_3336_p4 = {{mul_ln1118_172_reg_5703[20:5]}};

assign trunc_ln708_44_fu_3345_p4 = {{mul_ln1118_173_reg_5708[20:5]}};

assign trunc_ln708_45_fu_3354_p4 = {{mul_ln1118_174_reg_5713[20:5]}};

assign trunc_ln708_46_fu_3363_p4 = {{mul_ln1118_175_reg_5718[20:5]}};

assign trunc_ln708_47_fu_3372_p4 = {{mul_ln1118_176_reg_5723[20:5]}};

assign trunc_ln708_48_fu_3381_p4 = {{mul_ln1118_177_reg_5728[20:5]}};

assign trunc_ln708_49_fu_3390_p4 = {{mul_ln1118_178_reg_5733[20:5]}};

assign trunc_ln708_4_fu_2985_p4 = {{mul_ln1118_133_reg_5508[20:5]}};

assign trunc_ln708_50_fu_3399_p4 = {{mul_ln1118_179_reg_5738[20:5]}};

assign trunc_ln708_51_fu_3408_p4 = {{mul_ln1118_180_reg_5743[20:5]}};

assign trunc_ln708_52_fu_3417_p4 = {{mul_ln1118_181_reg_5748[20:5]}};

assign trunc_ln708_53_fu_3426_p4 = {{mul_ln1118_182_reg_5753[20:5]}};

assign trunc_ln708_54_fu_3435_p4 = {{mul_ln1118_183_reg_5758[20:5]}};

assign trunc_ln708_55_fu_3444_p4 = {{mul_ln1118_184_reg_5763[20:5]}};

assign trunc_ln708_56_fu_3453_p4 = {{mul_ln1118_185_reg_5768[20:5]}};

assign trunc_ln708_57_fu_3462_p4 = {{mul_ln1118_186_reg_5773[20:5]}};

assign trunc_ln708_58_fu_3471_p4 = {{mul_ln1118_187_reg_5778[20:5]}};

assign trunc_ln708_59_fu_3480_p4 = {{mul_ln1118_188_reg_5783[20:5]}};

assign trunc_ln708_5_fu_2994_p4 = {{mul_ln1118_134_reg_5513[20:5]}};

assign trunc_ln708_60_fu_3489_p4 = {{mul_ln1118_189_reg_5788[20:5]}};

assign trunc_ln708_61_fu_3498_p4 = {{mul_ln1118_190_reg_5793[20:5]}};

assign trunc_ln708_62_fu_3507_p4 = {{mul_ln1118_191_reg_5798[20:5]}};

assign trunc_ln708_6_fu_3003_p4 = {{mul_ln1118_135_reg_5518[20:5]}};

assign trunc_ln708_7_fu_3012_p4 = {{mul_ln1118_136_reg_5523[20:5]}};

assign trunc_ln708_8_fu_3021_p4 = {{mul_ln1118_137_reg_5528[20:5]}};

assign trunc_ln708_9_fu_3030_p4 = {{mul_ln1118_138_reg_5533[20:5]}};

assign trunc_ln_fu_2949_p4 = {{mul_ln1118_reg_5488[20:5]}};

assign w12_V_address0 = zext_ln344_fu_2093_p1;

assign zext_ln249_fu_1998_p1 = i1_0_i_reg_1088;

assign zext_ln268_fu_3906_p1 = i_ic_0_i_reg_1943;

assign zext_ln344_fu_2093_p1 = in_index_reg_1932;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
