Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 19 13:24:31 2020
| Host         : LAPTOP-MFH2O9HI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    86 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5001 |         1571 |
| No           | No                    | Yes                    |             128 |           54 |
| No           | Yes                   | No                     |             255 |          110 |
| Yes          | No                    | No                     |             840 |          265 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             868 |          429 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                   Enable Signal                                                                   |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  adc_clk                                       |                                                                                                                                                   |                                                                                                                              |                1 |              1 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                              |                1 |              2 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                        | ps/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |                3 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  adc_clk                                       | ps/axi_slave_gp0/ack_cnt[5]_i_2_n_0                                                                                                               | ps/axi_slave_gp0/ack_cnt[5]_i_1_n_0                                                                                          |                2 |              5 |
|  adc_clk                                       | ps/axi_slave_gp0/err_shift_idx_pre_reg[4][0]                                                                                                      | i_id/clear                                                                                                                   |                3 |              5 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                |                3 |              5 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                      | ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                          |                1 |              6 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                             |                2 |              7 |
|  dac_clk_1x                                    | mv_cnt                                                                                                                                            |                                                                                                                              |                3 |              7 |
|  adc_clk                                       | ps/axi_slave_gp0/err_shift_idx_reg[4]                                                                                                             | i_id/clear                                                                                                                   |                5 |              8 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  adc_clk                                       | i_id/sel                                                                                                                                          | i_id/clear                                                                                                                   |                2 |              9 |
|  dac_clk_1x                                    | p_1_out                                                                                                                                           | step_array_idx[8]_i_1_n_0                                                                                                    |                4 |              9 |
|  dac_clk_1x                                    | i_id/mv_shift_reg[0][0]                                                                                                                           |                                                                                                                              |                3 |             10 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                              |                6 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                              |                3 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                              |                3 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                              |                5 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                              |                4 |             13 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                              |                2 |             14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                              |                5 |             14 |
|  dac_clk_1x                                    | ADC_reg_L                                                                                                                                         |                                                                                                                              |                3 |             14 |
|  dac_clk_1x                                    | mod                                                                                                                                               |                                                                                                                              |                4 |             14 |
|  dac_clk_1x                                    | ADC_reg_Diff_ex_vth                                                                                                                               | i_id/ADC_reg_Diff_ex_vth_reg[14]                                                                                             |                7 |             15 |
|  adc_clk                                       | ps/axi_slave_gp0/Diff_vth_reg[14][0]                                                                                                              | i_id/clear                                                                                                                   |                6 |             15 |
|  dac_clk_1x                                    | ADC_reg_Diff[14]_i_1_n_0                                                                                                                          |                                                                                                                              |                4 |             15 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/SOFT_RESET_I/SR[0]                                                                                     |               13 |             16 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                              |                3 |             16 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                           | ps/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |                9 |             17 |
|  adc_clk                                       | ps/axi_slave_gp0/reg_err_gain_reg[16][0]                                                                                                          | i_id/clear                                                                                                                   |                8 |             17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                            | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                               |               10 |             20 |
|  dac_clk_1x                                    | ADC_reg_L_sum                                                                                                                                     |                                                                                                                              |                6 |             21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                              |                6 |             21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                              |                6 |             21 |
|  adc_clk                                       |                                                                                                                                                   | i_id/clear                                                                                                                   |               14 |             24 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                               |                7 |             24 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                          | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                 |                8 |             25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                              |                6 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/reg_mod_L_reg[31][0]                                                                                                             | i_id/clear                                                                                                                   |               20 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/reg_mod_H_reg[31]_1[0]                                                                                                           | i_id/clear                                                                                                                   |               24 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata                                                                                                                         |                                                                                                                              |               10 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/ADC_reg_H_offset_reg[31][0]                                                                                                      | i_id/clear                                                                                                                   |               15 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/Init_stable_cnt_reg[31][0]                                                                                                       | i_id/clear                                                                                                                   |               13 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/w_th_n_reg[31][0]                                                                                                                | i_id/clear                                                                                                                   |               19 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/w_th_p_reg[31][0]                                                                                                                | i_id/clear                                                                                                                   |               17 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/kal_Q_2_reg[31]_1[0]                                                                                                             | i_id/clear                                                                                                                   |               15 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/kal_Q_reg[31][0]                                                                                                                 | i_id/clear                                                                                                                   |               17 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/kal_R_2_reg[31][0]                                                                                                               | i_id/clear                                                                                                                   |               17 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/kal_R_reg[31][0]                                                                                                                 | i_id/clear                                                                                                                   |               20 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/ladder_1st_offset_reg[31]_0[0]                                                                                                   | i_id/clear                                                                                                                   |               15 |             32 |
|  dac_clk_1x                                    | initial_cnt                                                                                                                                       |                                                                                                                              |                8 |             32 |
|  dac_clk_1x                                    | dac_ladder_pre_vth[31]_i_1_n_0                                                                                                                    | i_id/ladder_rst                                                                                                              |               10 |             32 |
|  dac_clk_1x                                    | step_MV_sum[31]_i_1_n_0                                                                                                                           |                                                                                                                              |                8 |             32 |
|  dac_clk_1x                                    | i_id/dac_ladder_pre_reg[0][0]                                                                                                                     |                                                                                                                              |                8 |             32 |
|  adc_clk                                       | rstn                                                                                                                                              | ps/axi_slave_gp0/axi\\.RDATA[31]_i_1_n_0                                                                                     |                9 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                              |               11 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                              |                9 |             32 |
|  dac_clk_1x                                    | i_id/E[0]                                                                                                                                         | i_id/ladder_rst                                                                                                              |               22 |             32 |
|  dac_clk_1x                                    | i_id/dac_ladder_2_reg[0][0]                                                                                                                       | i_id/ladder_rst                                                                                                              |               16 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                              |                7 |             32 |
|  adc_clk                                       | rstn                                                                                                                                              | ps/axi_slave_gp0/sys_rdata_reg[31]_0                                                                                         |               16 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/test_add_reg[31][0]                                                                                                              | i_id/clear                                                                                                                   |               23 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/reg_vth_reg[31][0]                                                                                                               | i_id/clear                                                                                                                   |               16 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/reg_vth_1st_int_reg[31][0]                                                                                                       | i_id/clear                                                                                                                   |               15 |             32 |
|  adc_clk                                       | ps/axi_slave_gp0/reg_mod_freq_cnt_reg[31][0]                                                                                                      | i_id/clear                                                                                                                   |               18 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                              |               10 |             34 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_arid[11]_i_1_n_0                                                                                                              |                                                                                                                              |               18 |             35 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_awid[11]_i_1_n_0                                                                                                              |                                                                                                                              |               19 |             35 |
|  dac_clk_1x                                    | ADC_reg_H                                                                                                                                         |                                                                                                                              |               14 |             46 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                              |                6 |             47 |
|  dac_clk_1x                                    | p_1_out                                                                                                                                           |                                                                                                                              |               28 |             47 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                              |               14 |             47 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               28 |             56 |
|  adc_clk                                       | i_id/dna_value0                                                                                                                                   | i_id/clear                                                                                                                   |               19 |             57 |
|  dac_clk_1x                                    | step_array_reg_256_511_0_0_i_1_n_0                                                                                                                |                                                                                                                              |               15 |             60 |
|  dac_clk_1x                                    | step_array_reg_0_255_0_0_i_1_n_0                                                                                                                  |                                                                                                                              |               15 |             60 |
|  dac_clk_1x                                    | i_id/shift_figure_p_reg[0][0]                                                                                                                     |                                                                                                                              |               23 |             64 |
|  dac_clk_1x                                    | ADC_reg_H_sum                                                                                                                                     |                                                                                                                              |               17 |             64 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   |                                                                                                                              |               38 |            109 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |               37 |            115 |
|  ladder_start_strobe_reg_n_0_BUFG              |                                                                                                                                                   | i_id/clear                                                                                                                   |               54 |            128 |
|  dac_clk_1x                                    |                                                                                                                                                   |                                                                                                                              |             1537 |           4896 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     5 |
| 5      |                     3 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     2 |
| 9      |                     2 |
| 10     |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     4 |
| 15     |                     3 |
| 16+    |                    56 |
+--------+-----------------------+


