--
-- Generated by VASY
--
ENTITY xr2_x1 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT
);
END xr2_x1;

ARCHITECTURE VBE OF xr2_x1 IS

  SIGNAL v_net3	: BIT;
  SIGNAL v_net0	: BIT;

BEGIN

  q <= ((((NOT(v_net3) AND NOT(i1)) OR (NOT(v_net3) AND NOT(i0))) OR (NOT(v_net0) AND 
NOT(i1))) OR (NOT(v_net0) AND NOT(i0)));
  v_net3 <= NOT(i1);
  v_net0 <= NOT(i0);
END VBE;
