<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Assertions</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Assertions</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<br clear=all>
<div class="ui-layout-west">
<b>Assertions by Category</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>79</td><td>0</td><td>0</td></tr>
<tr class="wht"><td class="lf">Category 0</td><td>79</td><td>0</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Assertions by Severity</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>79</td><td>0</td><td>0</td></tr>
<tr class="wht"><td class="lf">Severity 0</td><td>79</td><td>0</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Summary for Assertions</b><table class="noborder">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> </td><td>NUMBER</td><td>PERCENT</td>
<tr class="wht"><td class="lf">Total Number</td><td>79</td><td>100.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_covr">Uncovered</a></td><td>2</td><td>2.53</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_succ">Success</a></td><td>77</td><td>97.47</td></tr>
<tr class="wht"><td class="lf">Failure</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_incp">Incomplete</a></td><td>1</td><td>1.27</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_attp">Without Attempts</a></td><td>2</td><td>2.53</td></tr>
</table>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<hr>
<br clear=all>
<b>Detail Report for Assertions</b><br clear=all>
<br clear=all>
Assertions Uncovered:<a name="tag_ast_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged" title="mod35.html#985038280" href="mod35.html#985038280">comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_resend_last .resendLastAsExpected" title="mod22.html#650557274" href="mod22.html#650557274">specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_resend_last .resendLastAsExpected</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Success:<a name="tag_ast_succ"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive" title="mod31.html#397961344" href="mod31.html#397961344">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive</a>
</td><td>0</td><td>0</td><td class="s9">5738</td><td class="s9">5738</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar" title="mod31.html#424282958" href="mod31.html#424282958">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar</a>
</td><td>0</td><td>0</td><td class="s9">3670</td><td class="s9">3670</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt" title="mod31.html#714252443" href="mod31.html#714252443">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt</a>
</td><td>0</td><td>0</td><td class="s9">13819</td><td class="s9">13819</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle" title="mod31.html#1065332110" href="mod31.html#1065332110">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle</a>
</td><td>0</td><td>0</td><td class="s9">13886</td><td class="s9">13886</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1" title="mod31.html#964891167" href="mod31.html#964891167">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1</a>
</td><td>0</td><td>0</td><td class="s9">1532</td><td class="s9">1532</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2" title="mod31.html#756192864" href="mod31.html#756192864">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2</a>
</td><td>0</td><td>0</td><td class="s9">13003</td><td class="s9">13003</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady" title="mod31.html#246287959" href="mod31.html#246287959">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady</a>
</td><td>0</td><td>0</td><td class="s9">13037</td><td class="s9">13037</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar" title="mod31.html#57330715" href="mod31.html#57330715">iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar</a>
</td><td>0</td><td>0</td><td class="s9">10970</td><td class="s9">10970</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK" title="mod31.html#1853956851" href="mod31.html#1853956851">iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK</a>
</td><td>0</td><td>0</td><td class="s9">30695</td><td class="s9">30695</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected" title="mod31.html#720138011" href="mod31.html#720138011">iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected</a>
</td><td>0</td><td>0</td><td class="s9">2535</td><td class="s9">2535</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected" title="mod31.html#1510979025" href="mod31.html#1510979025">iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected</a>
</td><td>0</td><td>0</td><td class="s9">69106</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick" title="mod2.html#584492402" href="mod2.html#584492402">iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">2321059</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick" title="mod2.html#134762613" href="mod2.html#134762613">iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick" title="mod2.html#838028124" href="mod2.html#838028124">iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1857</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#1898680958" href="mod2.html#1898680958">iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset" title="mod2.html#1804177908" href="mod2.html#1804177908">iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick" title="mod2.html#1393626307" href="mod2.html#1393626307">iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick" title="mod5.html#926125112" href="mod5.html#926125112">iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">497660</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle" title="mod5.html#866613419" href="mod5.html#866613419">iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">289615</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset" title="mod5.html#1876564466" href="mod5.html#1876564466">iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize" title="mod4.html#564599400" href="mod4.html#564599400">iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize" title="mod4.html#1823562326" href="mod4.html#1823562326">iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize" title="mod4.html#1849825302" href="mod4.html#1849825302">iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick" title="mod2.html#418495778" href="mod2.html#418495778">iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">2321059</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick" title="mod2.html#692648087" href="mod2.html#692648087">iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick" title="mod2.html#1372294392" href="mod2.html#1372294392">iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1857</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#2141508846" href="mod2.html#2141508846">iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset" title="mod2.html#1071023032" href="mod2.html#1071023032">iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick" title="mod2.html#1880310665" href="mod2.html#1880310665">iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick" title="mod2.html#2142189509" href="mod2.html#2142189509">iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">239321</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick" title="mod2.html#2067056340" href="mod2.html#2067056340">iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">57103</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick" title="mod2.html#1655763749" href="mod2.html#1655763749">iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">792</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#102045771" href="mod2.html#102045771">iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset" title="mod2.html#1072632363" href="mod2.html#1072632363">iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick" title="mod2.html#390745210" href="mod2.html#390745210">iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">57103</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick" title="mod2.html#1413800761" href="mod2.html#1413800761">iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">296822</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick" title="mod2.html#364112782" href="mod2.html#364112782">iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick" title="mod2.html#1088229789" href="mod2.html#1088229789">iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1857</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#1138496183" href="mod2.html#1138496183">iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset" title="mod2.html#1695733997" href="mod2.html#1695733997">iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick" title="mod2.html#600598940" href="mod2.html#600598940">iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick" title="mod5.html#218432494" href="mod5.html#218432494">iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">61393</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle" title="mod5.html#1899631457" href="mod5.html#1899631457">iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">94296</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset" title="mod5.html#808850520" href="mod5.html#808850520">iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick" title="mod5.html#376148342" href="mod5.html#376148342">iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">63371</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle" title="mod5.html#608519735" href="mod5.html#608519735">iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">100313</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset" title="mod5.html#1772532880" href="mod5.html#1772532880">iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.part4Req" title="mod31.html#1417503872" href="mod31.html#1417503872">iso14443_3a_tb.part4Req</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1978</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rtsStaysLowDuringRx" title="mod31.html#1033113167" href="mod31.html#1033113167">iso14443_3a_tb.rtsStaysLowDuringRx</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rtsStaysLowUntilNextEOC" title="mod31.html#1495522768" href="mod31.html#1495522768">iso14443_3a_tb.rtsStaysLowUntilNextEOC</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">34415</td><td>0</td><td>1</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick" title="mod2.html#356524925" href="mod2.html#356524925">iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">2628922</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick" title="mod2.html#938143844" href="mod2.html#938143844">iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick" title="mod2.html#252834707" href="mod2.html#252834707">iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1857</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#1120842899" href="mod2.html#1120842899">iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset" title="mod2.html#693559069" href="mod2.html#693559069">iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick" title="mod2.html#10738354" href="mod2.html#10738354">iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick" title="mod2.html#1385283248" href="mod2.html#1385283248">iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">96380</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick" title="mod2.html#678913705" href="mod2.html#678913705">iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">20411</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick" title="mod2.html#979067834" href="mod2.html#979067834">iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1307</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#1334583968" href="mod2.html#1334583968">iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset" title="mod2.html#859382378" href="mod2.html#859382378">iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick" title="mod2.html#1368146139" href="mod2.html#1368146139">iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">20411</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tagActive" title="mod31.html#1673402237" href="mod31.html#1673402237">iso14443_3a_tb.tagActive</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">68654891</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.triggerBlock.fdtTime" title="mod31.html#759159827" href="mod31.html#759159827">iso14443_3a_tb.triggerBlock.fdtTime</a>
</td><td>0</td><td>0</td><td class="s9">34415</td><td class="s9">34415</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick" title="mod5.html#1749159085" href="mod5.html#1749159085">iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">1978</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle" title="mod5.html#864609248" href="mod5.html#864609248">iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">2971</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset" title="mod5.html#721876071" href="mod5.html#721876071">iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick" title="mod5.html#1668488156" href="mod5.html#1668488156">iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">739591</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle" title="mod5.html#394564593" href="mod5.html#394564593">iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">321454</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset" title="mod5.html#2082297322" href="mod5.html#2082297322">iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">22800</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_rx_byte_transaction_pkg.\RxByteTransaction::append_crc .fullBytes" title="mod3.html#1056510090" href="mod3.html#1056510090">rx_byte_transaction_pkg.\RxByteTransaction::append_crc .fullBytes</a>
</td><td>0</td><td>0</td><td class="s9">29263</td><td class="s9">29263</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/rx_byte_transaction.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/rx_byte_transaction.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_rx_iface_driver_pkg.\RxIfaceDriver#(rx_interface#(1'b0,1'b1),rx_bit_transaction_pkg::RxBitTransaction)::process .errorSentAsExpected" title="mod15.html#256073228" href="mod15.html#256073228">rx_iface_driver_pkg.\RxIfaceDriver#(rx_interface#(1'b0,1'b1),rx_bit_transaction_pkg::RxBitTransaction)::process .errorSentAsExpected</a>
</td><td>0</td><td>0</td><td class="s9">69106</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/drivers/rx_iface_driver.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/drivers/rx_iface_driver.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::send_ac .uidBitsNot32" title="mod32.html#1240500862" href="mod32.html#1240500862">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::send_ac .uidBitsNot32</a>
</td><td>0</td><td>0</td><td class="s9">4856</td><td class="s9">4856</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_no_reply .noReply" title="mod32.html#1928693522" href="mod32.html#1928693522">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_no_reply .noReply</a>
</td><td>0</td><td>0</td><td class="s9">34691</td><td class="s9">34691</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_trans .transAsExpected" title="mod32.html#1120183549" href="mod32.html#1120183549">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_trans .transAsExpected</a>
</td><td>0</td><td>0</td><td class="s9">34415</td><td class="s9">34415</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::wait_for_reply .replyReceived" title="mod32.html#399991474" href="mod32.html#399991474">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::wait_for_reply .replyReceived</a>
</td><td>0</td><td>0</td><td class="s9">69106</td><td class="s9">69106</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_tx_byte_transaction_pkg.\TxByteTransaction::append_crc .fullBytes" title="mod44.html#1118549706" href="mod44.html#1118549706">tx_byte_transaction_pkg.\TxByteTransaction::append_crc .fullBytes</a>
</td><td>0</td><td>0</td><td class="s9">9920</td><td class="s9">9920</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/tx_byte_transaction.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/tx_byte_transaction.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Incomplete:<a name="tag_ast_incp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_iso14443_3a_tb.rtsStaysLowUntilNextEOC" title="mod31.html#1495522768" href="mod31.html#1495522768">iso14443_3a_tb.rtsStaysLowUntilNextEOC</a>
</td><td>0</td><td>0</td><td class="s9">68654891</td><td class="s9">34415</td><td>0</td><td>1</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/iso14443_3a_tb.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Without Attempts:<a name="tag_ast_no_attp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged" title="mod35.html#985038280" href="mod35.html#985038280">comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_resend_last .resendLastAsExpected" title="mod22.html#650557274" href="mod22.html#650557274">specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_bit_transaction_pkg::TxBitTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToBitTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_bit_iface_monitor_pkg::TxBitIfaceMonitor)::verify_resend_last .resendLastAsExpected</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#tag_ast_no_covr">Assertions Uncovered</a>    </li>
    <li>
      <a href="#tag_ast_succ">Assertions Success</a>    </li>
    <li>
      <a href="#tag_ast_incp">Assertions Incomplete</a>    </li>
    <li>
      <a href="#tag_ast_no_attp">Assertions Without Attempts</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
