--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MARC.twx MARC.ncd -o MARC.twr MARC.pcf

Design file:              MARC.ncd
Physical constraint file: MARC.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset_a     |    4.285(R)|      SLOW  |   -1.403(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_buss<0> |    3.664(R)|      SLOW  |    0.482(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<1> |    3.367(R)|      SLOW  |    0.697(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<2> |    3.089(R)|      SLOW  |    0.604(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<3> |    3.925(R)|      SLOW  |    0.522(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<4> |    3.343(R)|      SLOW  |    0.538(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<5> |    3.703(R)|      SLOW  |    0.725(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<6> |    2.437(R)|      SLOW  |    0.622(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<7> |    3.998(R)|      SLOW  |    0.377(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<8> |    3.763(R)|      SLOW  |    0.437(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<9> |    3.448(R)|      SLOW  |    0.489(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<10>|    0.341(R)|      FAST  |    0.518(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<11>|    0.497(R)|      FAST  |    0.302(R)|      SLOW  |clk_BUFGP         |   0.000|
tmp_buss<12>|    0.468(R)|      FAST  |    0.351(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
tmp_gpu_data<0>|         7.052(R)|      SLOW  |         3.649(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<1>|         7.181(R)|      SLOW  |         3.727(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<2>|         7.403(R)|      SLOW  |         3.886(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<3>|         7.380(R)|      SLOW  |         3.842(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<4>|         7.110(R)|      SLOW  |         3.676(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<5>|         6.950(R)|      SLOW  |         3.580(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<6>|         7.118(R)|      SLOW  |         3.697(R)|      FAST  |clk_BUFGP         |   0.000|
tmp_gpu_data<7>|         7.100(R)|      SLOW  |         3.643(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.748|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 26 16:02:39 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



