
c2_13_semaphore1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004834  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004944  08004944  00005944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049a4  080049a4  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080049a4  080049a4  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080049a4  080049a4  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049a4  080049a4  000059a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049a8  080049a8  000059a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080049ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000234c  20000060  08004a0c  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200023ac  08004a0c  000063ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105e8  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002998  00000000  00000000  00016671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  00019010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c3f  00000000  00000000  00019fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fc6  00000000  00000000  0001abff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012586  00000000  00000000  00033bc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092404  00000000  00000000  0004614b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d854f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043c4  00000000  00000000  000d8594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000dc958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	0800492c 	.word	0x0800492c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	0800492c 	.word	0x0800492c

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b086      	sub	sp, #24
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fb4b 	bl	80007f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f897 	bl	800028c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f8fb 	bl	8000358 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f8cf 	bl	8000304 <MX_USART1_UART_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000166:	2201      	movs	r2, #1
 8000168:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800016c:	483a      	ldr	r0, [pc, #232]	@ (8000258 <main+0x108>)
 800016e:	f000 fe87 	bl	8000e80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8000172:	2200      	movs	r2, #0
 8000174:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000178:	4837      	ldr	r0, [pc, #220]	@ (8000258 <main+0x108>)
 800017a:	f000 fe81 	bl	8000e80 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(UartSend_handler, "UartMaster", 200, NULL, 2, &UartSend_handle);
 800017e:	4b37      	ldr	r3, [pc, #220]	@ (800025c <main+0x10c>)
 8000180:	9301      	str	r3, [sp, #4]
 8000182:	2302      	movs	r3, #2
 8000184:	9300      	str	r3, [sp, #0]
 8000186:	2300      	movs	r3, #0
 8000188:	22c8      	movs	r2, #200	@ 0xc8
 800018a:	4935      	ldr	r1, [pc, #212]	@ (8000260 <main+0x110>)
 800018c:	4835      	ldr	r0, [pc, #212]	@ (8000264 <main+0x114>)
 800018e:	f002 fff4 	bl	800317a <xTaskCreate>
 8000192:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8000194:	68fb      	ldr	r3, [r7, #12]
 8000196:	2b01      	cmp	r3, #1
 8000198:	d00b      	beq.n	80001b2 <main+0x62>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800019a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800019e:	f383 8811 	msr	BASEPRI, r3
 80001a2:	f3bf 8f6f 	isb	sy
 80001a6:	f3bf 8f4f 	dsb	sy
 80001aa:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80001ac:	bf00      	nop
 80001ae:	bf00      	nop
 80001b0:	e7fd      	b.n	80001ae <main+0x5e>

  status = xTaskCreate(Print1_handler, "Print1",200, "Print1", 1, &Print1_handle);
 80001b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000268 <main+0x118>)
 80001b4:	9301      	str	r3, [sp, #4]
 80001b6:	2301      	movs	r3, #1
 80001b8:	9300      	str	r3, [sp, #0]
 80001ba:	4b2c      	ldr	r3, [pc, #176]	@ (800026c <main+0x11c>)
 80001bc:	22c8      	movs	r2, #200	@ 0xc8
 80001be:	492b      	ldr	r1, [pc, #172]	@ (800026c <main+0x11c>)
 80001c0:	482b      	ldr	r0, [pc, #172]	@ (8000270 <main+0x120>)
 80001c2:	f002 ffda 	bl	800317a <xTaskCreate>
 80001c6:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 80001c8:	68fb      	ldr	r3, [r7, #12]
 80001ca:	2b01      	cmp	r3, #1
 80001cc:	d00b      	beq.n	80001e6 <main+0x96>
        __asm volatile
 80001ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001d2:	f383 8811 	msr	BASEPRI, r3
 80001d6:	f3bf 8f6f 	isb	sy
 80001da:	f3bf 8f4f 	dsb	sy
 80001de:	607b      	str	r3, [r7, #4]
    }
 80001e0:	bf00      	nop
 80001e2:	bf00      	nop
 80001e4:	e7fd      	b.n	80001e2 <main+0x92>

  status = xTaskCreate(Print2_handler, "Print2",200, "Print2", 1, &Print2_handle);
 80001e6:	4b23      	ldr	r3, [pc, #140]	@ (8000274 <main+0x124>)
 80001e8:	9301      	str	r3, [sp, #4]
 80001ea:	2301      	movs	r3, #1
 80001ec:	9300      	str	r3, [sp, #0]
 80001ee:	4b22      	ldr	r3, [pc, #136]	@ (8000278 <main+0x128>)
 80001f0:	22c8      	movs	r2, #200	@ 0xc8
 80001f2:	4921      	ldr	r1, [pc, #132]	@ (8000278 <main+0x128>)
 80001f4:	4821      	ldr	r0, [pc, #132]	@ (800027c <main+0x12c>)
 80001f6:	f002 ffc0 	bl	800317a <xTaskCreate>
 80001fa:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	2b01      	cmp	r3, #1
 8000200:	d00b      	beq.n	800021a <main+0xca>
        __asm volatile
 8000202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000206:	f383 8811 	msr	BASEPRI, r3
 800020a:	f3bf 8f6f 	isb	sy
 800020e:	f3bf 8f4f 	dsb	sy
 8000212:	603b      	str	r3, [r7, #0]
    }
 8000214:	bf00      	nop
 8000216:	bf00      	nop
 8000218:	e7fd      	b.n	8000216 <main+0xc6>

//  q_txBuffer=xQueueCreate(20,1);
//  configASSERT( q_txBuffer != NULL );

  vSemaphoreCreateBinary(s_work);
 800021a:	2203      	movs	r2, #3
 800021c:	2100      	movs	r1, #0
 800021e:	2001      	movs	r0, #1
 8000220:	f002 fc16 	bl	8002a50 <xQueueGenericCreate>
 8000224:	4603      	mov	r3, r0
 8000226:	4a16      	ldr	r2, [pc, #88]	@ (8000280 <main+0x130>)
 8000228:	6013      	str	r3, [r2, #0]
 800022a:	4b15      	ldr	r3, [pc, #84]	@ (8000280 <main+0x130>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	2b00      	cmp	r3, #0
 8000230:	d006      	beq.n	8000240 <main+0xf0>
 8000232:	4b13      	ldr	r3, [pc, #76]	@ (8000280 <main+0x130>)
 8000234:	6818      	ldr	r0, [r3, #0]
 8000236:	2300      	movs	r3, #0
 8000238:	2200      	movs	r2, #0
 800023a:	2100      	movs	r1, #0
 800023c:	f002 fc8a 	bl	8002b54 <xQueueGenericSend>
  HAL_UART_Transmit(&huart1, "Scheduled\n\r", 11, 1000);
 8000240:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000244:	220b      	movs	r2, #11
 8000246:	490f      	ldr	r1, [pc, #60]	@ (8000284 <main+0x134>)
 8000248:	480f      	ldr	r0, [pc, #60]	@ (8000288 <main+0x138>)
 800024a:	f001 fd21 	bl	8001c90 <HAL_UART_Transmit>


  vTaskStartScheduler();
 800024e:	f003 f91b 	bl	8003488 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000252:	bf00      	nop
 8000254:	e7fd      	b.n	8000252 <main+0x102>
 8000256:	bf00      	nop
 8000258:	40011000 	.word	0x40011000
 800025c:	200000c4 	.word	0x200000c4
 8000260:	08004944 	.word	0x08004944
 8000264:	08000445 	.word	0x08000445
 8000268:	200000c8 	.word	0x200000c8
 800026c:	08004950 	.word	0x08004950
 8000270:	0800046d 	.word	0x0800046d
 8000274:	200000cc 	.word	0x200000cc
 8000278:	08004958 	.word	0x08004958
 800027c:	080004b1 	.word	0x080004b1
 8000280:	200000d0 	.word	0x200000d0
 8000284:	08004960 	.word	0x08004960
 8000288:	2000007c 	.word	0x2000007c

0800028c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b090      	sub	sp, #64	@ 0x40
 8000290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000292:	f107 0318 	add.w	r3, r7, #24
 8000296:	2228      	movs	r2, #40	@ 0x28
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f004 fa58 	bl	8004750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]
 80002ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ae:	2302      	movs	r3, #2
 80002b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b2:	2301      	movs	r3, #1
 80002b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b6:	2310      	movs	r3, #16
 80002b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ba:	2300      	movs	r3, #0
 80002bc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002be:	f107 0318 	add.w	r3, r7, #24
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 fe16 	bl	8000ef4 <HAL_RCC_OscConfig>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002ce:	f000 f923 	bl	8000518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d2:	230f      	movs	r3, #15
 80002d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002d6:	2300      	movs	r3, #0
 80002d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002da:	2300      	movs	r3, #0
 80002dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002de:	2300      	movs	r3, #0
 80002e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	2100      	movs	r1, #0
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 f884 	bl	80013f8 <HAL_RCC_ClockConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002f6:	f000 f90f 	bl	8000518 <Error_Handler>
  }
}
 80002fa:	bf00      	nop
 80002fc:	3740      	adds	r7, #64	@ 0x40
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000308:	4b11      	ldr	r3, [pc, #68]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 800030a:	4a12      	ldr	r2, [pc, #72]	@ (8000354 <MX_USART1_UART_Init+0x50>)
 800030c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800030e:	4b10      	ldr	r3, [pc, #64]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 8000310:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000314:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000316:	4b0e      	ldr	r3, [pc, #56]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 8000318:	2200      	movs	r2, #0
 800031a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800031c:	4b0c      	ldr	r3, [pc, #48]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 800031e:	2200      	movs	r2, #0
 8000320:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000322:	4b0b      	ldr	r3, [pc, #44]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 8000324:	2200      	movs	r2, #0
 8000326:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000328:	4b09      	ldr	r3, [pc, #36]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 800032a:	220c      	movs	r2, #12
 800032c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032e:	4b08      	ldr	r3, [pc, #32]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 8000330:	2200      	movs	r2, #0
 8000332:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000334:	4b06      	ldr	r3, [pc, #24]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 8000336:	2200      	movs	r2, #0
 8000338:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800033a:	4805      	ldr	r0, [pc, #20]	@ (8000350 <MX_USART1_UART_Init+0x4c>)
 800033c:	f001 fc58 	bl	8001bf0 <HAL_UART_Init>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000346:	f000 f8e7 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	2000007c 	.word	0x2000007c
 8000354:	40013800 	.word	0x40013800

08000358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b086      	sub	sp, #24
 800035c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035e:	f107 0308 	add.w	r3, r7, #8
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800036c:	4b31      	ldr	r3, [pc, #196]	@ (8000434 <MX_GPIO_Init+0xdc>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a30      	ldr	r2, [pc, #192]	@ (8000434 <MX_GPIO_Init+0xdc>)
 8000372:	f043 0310 	orr.w	r3, r3, #16
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	4b2e      	ldr	r3, [pc, #184]	@ (8000434 <MX_GPIO_Init+0xdc>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	f003 0310 	and.w	r3, r3, #16
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b2b      	ldr	r3, [pc, #172]	@ (8000434 <MX_GPIO_Init+0xdc>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	4a2a      	ldr	r2, [pc, #168]	@ (8000434 <MX_GPIO_Init+0xdc>)
 800038a:	f043 0304 	orr.w	r3, r3, #4
 800038e:	6193      	str	r3, [r2, #24]
 8000390:	4b28      	ldr	r3, [pc, #160]	@ (8000434 <MX_GPIO_Init+0xdc>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	f003 0304 	and.w	r3, r3, #4
 8000398:	603b      	str	r3, [r7, #0]
 800039a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003a2:	4825      	ldr	r0, [pc, #148]	@ (8000438 <MX_GPIO_Init+0xe0>)
 80003a4:	f000 fd6c 	bl	8000e80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2107      	movs	r1, #7
 80003ac:	4823      	ldr	r0, [pc, #140]	@ (800043c <MX_GPIO_Init+0xe4>)
 80003ae:	f000 fd67 	bl	8000e80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b8:	2301      	movs	r3, #1
 80003ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003bc:	2300      	movs	r3, #0
 80003be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c0:	2302      	movs	r3, #2
 80003c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003c4:	f107 0308 	add.w	r3, r7, #8
 80003c8:	4619      	mov	r1, r3
 80003ca:	481b      	ldr	r0, [pc, #108]	@ (8000438 <MX_GPIO_Init+0xe0>)
 80003cc:	f000 fbd4 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80003d0:	2307      	movs	r3, #7
 80003d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d4:	2301      	movs	r3, #1
 80003d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003dc:	2302      	movs	r3, #2
 80003de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e0:	f107 0308 	add.w	r3, r7, #8
 80003e4:	4619      	mov	r1, r3
 80003e6:	4815      	ldr	r0, [pc, #84]	@ (800043c <MX_GPIO_Init+0xe4>)
 80003e8:	f000 fbc6 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80003ec:	2308      	movs	r3, #8
 80003ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f4:	2300      	movs	r3, #0
 80003f6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f8:	f107 0308 	add.w	r3, r7, #8
 80003fc:	4619      	mov	r1, r3
 80003fe:	480f      	ldr	r0, [pc, #60]	@ (800043c <MX_GPIO_Init+0xe4>)
 8000400:	f000 fbba 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000404:	2310      	movs	r3, #16
 8000406:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000408:	4b0d      	ldr	r3, [pc, #52]	@ (8000440 <MX_GPIO_Init+0xe8>)
 800040a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040c:	2300      	movs	r3, #0
 800040e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000410:	f107 0308 	add.w	r3, r7, #8
 8000414:	4619      	mov	r1, r3
 8000416:	4809      	ldr	r0, [pc, #36]	@ (800043c <MX_GPIO_Init+0xe4>)
 8000418:	f000 fbae 	bl	8000b78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800041c:	2200      	movs	r2, #0
 800041e:	2100      	movs	r1, #0
 8000420:	200a      	movs	r0, #10
 8000422:	f000 facc 	bl	80009be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000426:	200a      	movs	r0, #10
 8000428:	f000 fae5 	bl	80009f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800042c:	bf00      	nop
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40021000 	.word	0x40021000
 8000438:	40011000 	.word	0x40011000
 800043c:	40010800 	.word	0x40010800
 8000440:	10110000 	.word	0x10110000

08000444 <UartSend_handler>:

/* USER CODE BEGIN 4 */

void UartSend_handler(void *pvparameter)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]

	while(1){

		xSemaphoreGive(s_work);
 800044c:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <UartSend_handler+0x24>)
 800044e:	6818      	ldr	r0, [r3, #0]
 8000450:	2300      	movs	r3, #0
 8000452:	2200      	movs	r2, #0
 8000454:	2100      	movs	r1, #0
 8000456:	f002 fb7d 	bl	8002b54 <xQueueGenericSend>

		vTaskDelay(pdMS_TO_TICKS(1000));
 800045a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800045e:	f002 ffdd 	bl	800341c <vTaskDelay>
		xSemaphoreGive(s_work);
 8000462:	bf00      	nop
 8000464:	e7f2      	b.n	800044c <UartSend_handler+0x8>
 8000466:	bf00      	nop
 8000468:	200000d0 	.word	0x200000d0

0800046c <Print1_handler>:
	}
}


void Print1_handler(void *pvparameter)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
	uint8_t *data =(uint8_t*) pvparameter ;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	60fb      	str	r3, [r7, #12]
	while(1){

		xSemaphoreTake(s_work,portMAX_DELAY);
 8000478:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <Print1_handler+0x3c>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f04f 31ff 	mov.w	r1, #4294967295
 8000480:	4618      	mov	r0, r3
 8000482:	f002 fc69 	bl	8002d58 <xQueueSemaphoreTake>

		do{
			HAL_UART_Transmit(&huart1, data, 1, 1000);
 8000486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800048a:	2201      	movs	r2, #1
 800048c:	68f9      	ldr	r1, [r7, #12]
 800048e:	4807      	ldr	r0, [pc, #28]	@ (80004ac <Print1_handler+0x40>)
 8000490:	f001 fbfe 	bl	8001c90 <HAL_UART_Transmit>
			data++;
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	3301      	adds	r3, #1
 8000498:	60fb      	str	r3, [r7, #12]
		}while(*data != '\0');
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d1f1      	bne.n	8000486 <Print1_handler+0x1a>
		data =(uint8_t*) pvparameter ;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	60fb      	str	r3, [r7, #12]
		xSemaphoreTake(s_work,portMAX_DELAY);
 80004a6:	e7e7      	b.n	8000478 <Print1_handler+0xc>
 80004a8:	200000d0 	.word	0x200000d0
 80004ac:	2000007c 	.word	0x2000007c

080004b0 <Print2_handler>:
	}

}

void Print2_handler(void *pvparameter)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
	uint8_t *data =(uint8_t*) pvparameter ;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	60fb      	str	r3, [r7, #12]
	while(1){
		xSemaphoreTake(s_work,portMAX_DELAY);
 80004bc:	4b0b      	ldr	r3, [pc, #44]	@ (80004ec <Print2_handler+0x3c>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	f04f 31ff 	mov.w	r1, #4294967295
 80004c4:	4618      	mov	r0, r3
 80004c6:	f002 fc47 	bl	8002d58 <xQueueSemaphoreTake>
		do{
			HAL_UART_Transmit(&huart1, data, 1, 1000);
 80004ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004ce:	2201      	movs	r2, #1
 80004d0:	68f9      	ldr	r1, [r7, #12]
 80004d2:	4807      	ldr	r0, [pc, #28]	@ (80004f0 <Print2_handler+0x40>)
 80004d4:	f001 fbdc 	bl	8001c90 <HAL_UART_Transmit>
			data++;
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	3301      	adds	r3, #1
 80004dc:	60fb      	str	r3, [r7, #12]
		}while(*data != '\0');
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d1f1      	bne.n	80004ca <Print2_handler+0x1a>
		data =(uint8_t*) pvparameter ;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	60fb      	str	r3, [r7, #12]
		xSemaphoreTake(s_work,portMAX_DELAY);
 80004ea:	e7e7      	b.n	80004bc <Print2_handler+0xc>
 80004ec:	200000d0 	.word	0x200000d0
 80004f0:	2000007c 	.word	0x2000007c

080004f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4a04      	ldr	r2, [pc, #16]	@ (8000514 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d101      	bne.n	800050a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000506:	f000 f989 	bl	800081c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800050a:	bf00      	nop
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40000800 	.word	0x40000800

08000518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800051c:	b672      	cpsid	i
}
 800051e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <Error_Handler+0x8>

08000524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800052a:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <HAL_MspInit+0x5c>)
 800052c:	699b      	ldr	r3, [r3, #24]
 800052e:	4a14      	ldr	r2, [pc, #80]	@ (8000580 <HAL_MspInit+0x5c>)
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	6193      	str	r3, [r2, #24]
 8000536:	4b12      	ldr	r3, [pc, #72]	@ (8000580 <HAL_MspInit+0x5c>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	60bb      	str	r3, [r7, #8]
 8000540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000542:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <HAL_MspInit+0x5c>)
 8000544:	69db      	ldr	r3, [r3, #28]
 8000546:	4a0e      	ldr	r2, [pc, #56]	@ (8000580 <HAL_MspInit+0x5c>)
 8000548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054c:	61d3      	str	r3, [r2, #28]
 800054e:	4b0c      	ldr	r3, [pc, #48]	@ (8000580 <HAL_MspInit+0x5c>)
 8000550:	69db      	ldr	r3, [r3, #28]
 8000552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800055a:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <HAL_MspInit+0x60>)
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	4a04      	ldr	r2, [pc, #16]	@ (8000584 <HAL_MspInit+0x60>)
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000576:	bf00      	nop
 8000578:	3714      	adds	r7, #20
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr
 8000580:	40021000 	.word	0x40021000
 8000584:	40010000 	.word	0x40010000

08000588 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b088      	sub	sp, #32
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a20      	ldr	r2, [pc, #128]	@ (8000624 <HAL_UART_MspInit+0x9c>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d139      	bne.n	800061c <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <HAL_UART_MspInit+0xa0>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a1e      	ldr	r2, [pc, #120]	@ (8000628 <HAL_UART_MspInit+0xa0>)
 80005ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005b2:	6193      	str	r3, [r2, #24]
 80005b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000628 <HAL_UART_MspInit+0xa0>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005bc:	60fb      	str	r3, [r7, #12]
 80005be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <HAL_UART_MspInit+0xa0>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	4a18      	ldr	r2, [pc, #96]	@ (8000628 <HAL_UART_MspInit+0xa0>)
 80005c6:	f043 0304 	orr.w	r3, r3, #4
 80005ca:	6193      	str	r3, [r2, #24]
 80005cc:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <HAL_UART_MspInit+0xa0>)
 80005ce:	699b      	ldr	r3, [r3, #24]
 80005d0:	f003 0304 	and.w	r3, r3, #4
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80005dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005de:	2302      	movs	r3, #2
 80005e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e2:	2303      	movs	r3, #3
 80005e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e6:	f107 0310 	add.w	r3, r7, #16
 80005ea:	4619      	mov	r1, r3
 80005ec:	480f      	ldr	r0, [pc, #60]	@ (800062c <HAL_UART_MspInit+0xa4>)
 80005ee:	f000 fac3 	bl	8000b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000600:	f107 0310 	add.w	r3, r7, #16
 8000604:	4619      	mov	r1, r3
 8000606:	4809      	ldr	r0, [pc, #36]	@ (800062c <HAL_UART_MspInit+0xa4>)
 8000608:	f000 fab6 	bl	8000b78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 800060c:	2200      	movs	r2, #0
 800060e:	2106      	movs	r1, #6
 8000610:	2025      	movs	r0, #37	@ 0x25
 8000612:	f000 f9d4 	bl	80009be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000616:	2025      	movs	r0, #37	@ 0x25
 8000618:	f000 f9ed 	bl	80009f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800061c:	bf00      	nop
 800061e:	3720      	adds	r7, #32
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40013800 	.word	0x40013800
 8000628:	40021000 	.word	0x40021000
 800062c:	40010800 	.word	0x40010800

08000630 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08e      	sub	sp, #56	@ 0x38
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000638:	2300      	movs	r3, #0
 800063a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800063c:	2300      	movs	r3, #0
 800063e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000640:	2300      	movs	r3, #0
 8000642:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000646:	4b34      	ldr	r3, [pc, #208]	@ (8000718 <HAL_InitTick+0xe8>)
 8000648:	69db      	ldr	r3, [r3, #28]
 800064a:	4a33      	ldr	r2, [pc, #204]	@ (8000718 <HAL_InitTick+0xe8>)
 800064c:	f043 0304 	orr.w	r3, r3, #4
 8000650:	61d3      	str	r3, [r2, #28]
 8000652:	4b31      	ldr	r3, [pc, #196]	@ (8000718 <HAL_InitTick+0xe8>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	f003 0304 	and.w	r3, r3, #4
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800065e:	f107 0210 	add.w	r2, r7, #16
 8000662:	f107 0314 	add.w	r3, r7, #20
 8000666:	4611      	mov	r1, r2
 8000668:	4618      	mov	r0, r3
 800066a:	f001 f835 	bl	80016d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800066e:	6a3b      	ldr	r3, [r7, #32]
 8000670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000674:	2b00      	cmp	r3, #0
 8000676:	d103      	bne.n	8000680 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000678:	f001 f806 	bl	8001688 <HAL_RCC_GetPCLK1Freq>
 800067c:	6378      	str	r0, [r7, #52]	@ 0x34
 800067e:	e004      	b.n	800068a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000680:	f001 f802 	bl	8001688 <HAL_RCC_GetPCLK1Freq>
 8000684:	4603      	mov	r3, r0
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800068a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800068c:	4a23      	ldr	r2, [pc, #140]	@ (800071c <HAL_InitTick+0xec>)
 800068e:	fba2 2303 	umull	r2, r3, r2, r3
 8000692:	0c9b      	lsrs	r3, r3, #18
 8000694:	3b01      	subs	r3, #1
 8000696:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000698:	4b21      	ldr	r3, [pc, #132]	@ (8000720 <HAL_InitTick+0xf0>)
 800069a:	4a22      	ldr	r2, [pc, #136]	@ (8000724 <HAL_InitTick+0xf4>)
 800069c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800069e:	4b20      	ldr	r3, [pc, #128]	@ (8000720 <HAL_InitTick+0xf0>)
 80006a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006a4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80006a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000720 <HAL_InitTick+0xf0>)
 80006a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006aa:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80006ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <HAL_InitTick+0xf0>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000720 <HAL_InitTick+0xf0>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006b8:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <HAL_InitTick+0xf0>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80006be:	4818      	ldr	r0, [pc, #96]	@ (8000720 <HAL_InitTick+0xf0>)
 80006c0:	f001 f858 	bl	8001774 <HAL_TIM_Base_Init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80006ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d11b      	bne.n	800070a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80006d2:	4813      	ldr	r0, [pc, #76]	@ (8000720 <HAL_InitTick+0xf0>)
 80006d4:	f001 f8a6 	bl	8001824 <HAL_TIM_Base_Start_IT>
 80006d8:	4603      	mov	r3, r0
 80006da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80006de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d111      	bne.n	800070a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80006e6:	201e      	movs	r0, #30
 80006e8:	f000 f985 	bl	80009f6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b0f      	cmp	r3, #15
 80006f0:	d808      	bhi.n	8000704 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80006f2:	2200      	movs	r2, #0
 80006f4:	6879      	ldr	r1, [r7, #4]
 80006f6:	201e      	movs	r0, #30
 80006f8:	f000 f961 	bl	80009be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006fc:	4a0a      	ldr	r2, [pc, #40]	@ (8000728 <HAL_InitTick+0xf8>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6013      	str	r3, [r2, #0]
 8000702:	e002      	b.n	800070a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000704:	2301      	movs	r3, #1
 8000706:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800070a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800070e:	4618      	mov	r0, r3
 8000710:	3738      	adds	r7, #56	@ 0x38
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40021000 	.word	0x40021000
 800071c:	431bde83 	.word	0x431bde83
 8000720:	200000d4 	.word	0x200000d4
 8000724:	40000800 	.word	0x40000800
 8000728:	20000004 	.word	0x20000004

0800072c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <NMI_Handler+0x4>

08000734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000738:	bf00      	nop
 800073a:	e7fd      	b.n	8000738 <HardFault_Handler+0x4>

0800073c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000740:	bf00      	nop
 8000742:	e7fd      	b.n	8000740 <MemManage_Handler+0x4>

08000744 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <BusFault_Handler+0x4>

0800074c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <UsageFault_Handler+0x4>

08000754 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr

08000760 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000764:	2010      	movs	r0, #16
 8000766:	f000 fba3 	bl	8000eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000774:	4802      	ldr	r0, [pc, #8]	@ (8000780 <TIM4_IRQHandler+0x10>)
 8000776:	f001 f8a7 	bl	80018c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	200000d4 	.word	0x200000d4

08000784 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000788:	4802      	ldr	r0, [pc, #8]	@ (8000794 <USART1_IRQHandler+0x10>)
 800078a:	f001 fb0d 	bl	8001da8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000007c 	.word	0x2000007c

08000798 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	bc80      	pop	{r7}
 80007a2:	4770      	bx	lr

080007a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a4:	f7ff fff8 	bl	8000798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a8:	480b      	ldr	r0, [pc, #44]	@ (80007d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007aa:	490c      	ldr	r1, [pc, #48]	@ (80007dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007ac:	4a0c      	ldr	r2, [pc, #48]	@ (80007e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b0:	e002      	b.n	80007b8 <LoopCopyDataInit>

080007b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b6:	3304      	adds	r3, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007bc:	d3f9      	bcc.n	80007b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007be:	4a09      	ldr	r2, [pc, #36]	@ (80007e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007c0:	4c09      	ldr	r4, [pc, #36]	@ (80007e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c4:	e001      	b.n	80007ca <LoopFillZerobss>

080007c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c8:	3204      	adds	r2, #4

080007ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007cc:	d3fb      	bcc.n	80007c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ce:	f004 f825 	bl	800481c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d2:	f7ff fcbd 	bl	8000150 <main>
  bx lr
 80007d6:	4770      	bx	lr
  ldr r0, =_sdata
 80007d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007dc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80007e0:	080049ac 	.word	0x080049ac
  ldr r2, =_sbss
 80007e4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80007e8:	200023ac 	.word	0x200023ac

080007ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007ec:	e7fe      	b.n	80007ec <ADC1_2_IRQHandler>
	...

080007f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f4:	4b08      	ldr	r3, [pc, #32]	@ (8000818 <HAL_Init+0x28>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a07      	ldr	r2, [pc, #28]	@ (8000818 <HAL_Init+0x28>)
 80007fa:	f043 0310 	orr.w	r3, r3, #16
 80007fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000800:	2003      	movs	r0, #3
 8000802:	f000 f8d1 	bl	80009a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000806:	200f      	movs	r0, #15
 8000808:	f7ff ff12 	bl	8000630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800080c:	f7ff fe8a 	bl	8000524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000810:	2300      	movs	r3, #0
}
 8000812:	4618      	mov	r0, r3
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40022000 	.word	0x40022000

0800081c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000820:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <HAL_IncTick+0x1c>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	461a      	mov	r2, r3
 8000826:	4b05      	ldr	r3, [pc, #20]	@ (800083c <HAL_IncTick+0x20>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4413      	add	r3, r2
 800082c:	4a03      	ldr	r2, [pc, #12]	@ (800083c <HAL_IncTick+0x20>)
 800082e:	6013      	str	r3, [r2, #0]
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	20000008 	.word	0x20000008
 800083c:	2000011c 	.word	0x2000011c

08000840 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  return uwTick;
 8000844:	4b02      	ldr	r3, [pc, #8]	@ (8000850 <HAL_GetTick+0x10>)
 8000846:	681b      	ldr	r3, [r3, #0]
}
 8000848:	4618      	mov	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	bc80      	pop	{r7}
 800084e:	4770      	bx	lr
 8000850:	2000011c 	.word	0x2000011c

08000854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <__NVIC_SetPriorityGrouping+0x44>)
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800086a:	68ba      	ldr	r2, [r7, #8]
 800086c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000870:	4013      	ands	r3, r2
 8000872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800087c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000886:	4a04      	ldr	r2, [pc, #16]	@ (8000898 <__NVIC_SetPriorityGrouping+0x44>)
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	60d3      	str	r3, [r2, #12]
}
 800088c:	bf00      	nop
 800088e:	3714      	adds	r7, #20
 8000890:	46bd      	mov	sp, r7
 8000892:	bc80      	pop	{r7}
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	e000ed00 	.word	0xe000ed00

0800089c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a0:	4b04      	ldr	r3, [pc, #16]	@ (80008b4 <__NVIC_GetPriorityGrouping+0x18>)
 80008a2:	68db      	ldr	r3, [r3, #12]
 80008a4:	0a1b      	lsrs	r3, r3, #8
 80008a6:	f003 0307 	and.w	r3, r3, #7
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc80      	pop	{r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	e000ed00 	.word	0xe000ed00

080008b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	db0b      	blt.n	80008e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	f003 021f 	and.w	r2, r3, #31
 80008d0:	4906      	ldr	r1, [pc, #24]	@ (80008ec <__NVIC_EnableIRQ+0x34>)
 80008d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d6:	095b      	lsrs	r3, r3, #5
 80008d8:	2001      	movs	r0, #1
 80008da:	fa00 f202 	lsl.w	r2, r0, r2
 80008de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008e2:	bf00      	nop
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr
 80008ec:	e000e100 	.word	0xe000e100

080008f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	6039      	str	r1, [r7, #0]
 80008fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000900:	2b00      	cmp	r3, #0
 8000902:	db0a      	blt.n	800091a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	b2da      	uxtb	r2, r3
 8000908:	490c      	ldr	r1, [pc, #48]	@ (800093c <__NVIC_SetPriority+0x4c>)
 800090a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090e:	0112      	lsls	r2, r2, #4
 8000910:	b2d2      	uxtb	r2, r2
 8000912:	440b      	add	r3, r1
 8000914:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000918:	e00a      	b.n	8000930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	b2da      	uxtb	r2, r3
 800091e:	4908      	ldr	r1, [pc, #32]	@ (8000940 <__NVIC_SetPriority+0x50>)
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	f003 030f 	and.w	r3, r3, #15
 8000926:	3b04      	subs	r3, #4
 8000928:	0112      	lsls	r2, r2, #4
 800092a:	b2d2      	uxtb	r2, r2
 800092c:	440b      	add	r3, r1
 800092e:	761a      	strb	r2, [r3, #24]
}
 8000930:	bf00      	nop
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000e100 	.word	0xe000e100
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000944:	b480      	push	{r7}
 8000946:	b089      	sub	sp, #36	@ 0x24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	f003 0307 	and.w	r3, r3, #7
 8000956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000958:	69fb      	ldr	r3, [r7, #28]
 800095a:	f1c3 0307 	rsb	r3, r3, #7
 800095e:	2b04      	cmp	r3, #4
 8000960:	bf28      	it	cs
 8000962:	2304      	movcs	r3, #4
 8000964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	3304      	adds	r3, #4
 800096a:	2b06      	cmp	r3, #6
 800096c:	d902      	bls.n	8000974 <NVIC_EncodePriority+0x30>
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	3b03      	subs	r3, #3
 8000972:	e000      	b.n	8000976 <NVIC_EncodePriority+0x32>
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000978:	f04f 32ff 	mov.w	r2, #4294967295
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	43da      	mvns	r2, r3
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	401a      	ands	r2, r3
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800098c:	f04f 31ff 	mov.w	r1, #4294967295
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	fa01 f303 	lsl.w	r3, r1, r3
 8000996:	43d9      	mvns	r1, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800099c:	4313      	orrs	r3, r2
         );
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3724      	adds	r7, #36	@ 0x24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f7ff ff4f 	bl	8000854 <__NVIC_SetPriorityGrouping>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009be:	b580      	push	{r7, lr}
 80009c0:	b086      	sub	sp, #24
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	4603      	mov	r3, r0
 80009c6:	60b9      	str	r1, [r7, #8]
 80009c8:	607a      	str	r2, [r7, #4]
 80009ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009d0:	f7ff ff64 	bl	800089c <__NVIC_GetPriorityGrouping>
 80009d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	68b9      	ldr	r1, [r7, #8]
 80009da:	6978      	ldr	r0, [r7, #20]
 80009dc:	f7ff ffb2 	bl	8000944 <NVIC_EncodePriority>
 80009e0:	4602      	mov	r2, r0
 80009e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e6:	4611      	mov	r1, r2
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff ff81 	bl	80008f0 <__NVIC_SetPriority>
}
 80009ee:	bf00      	nop
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff57 	bl	80008b8 <__NVIC_EnableIRQ>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a12:	b480      	push	{r7}
 8000a14:	b085      	sub	sp, #20
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	2b02      	cmp	r3, #2
 8000a28:	d008      	beq.n	8000a3c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e020      	b.n	8000a7e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f022 020e 	bic.w	r2, r2, #14
 8000a4a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f022 0201 	bic.w	r2, r2, #1
 8000a5a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a64:	2101      	movs	r1, #1
 8000a66:	fa01 f202 	lsl.w	r2, r1, r2
 8000a6a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2200      	movs	r2, #0
 8000a78:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr

08000a88 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d005      	beq.n	8000aac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2204      	movs	r2, #4
 8000aa4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	73fb      	strb	r3, [r7, #15]
 8000aaa:	e051      	b.n	8000b50 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f022 020e 	bic.w	r2, r2, #14
 8000aba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f022 0201 	bic.w	r2, r2, #1
 8000aca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a22      	ldr	r2, [pc, #136]	@ (8000b5c <HAL_DMA_Abort_IT+0xd4>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d029      	beq.n	8000b2a <HAL_DMA_Abort_IT+0xa2>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a21      	ldr	r2, [pc, #132]	@ (8000b60 <HAL_DMA_Abort_IT+0xd8>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d022      	beq.n	8000b26 <HAL_DMA_Abort_IT+0x9e>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8000b64 <HAL_DMA_Abort_IT+0xdc>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d01a      	beq.n	8000b20 <HAL_DMA_Abort_IT+0x98>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a1e      	ldr	r2, [pc, #120]	@ (8000b68 <HAL_DMA_Abort_IT+0xe0>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d012      	beq.n	8000b1a <HAL_DMA_Abort_IT+0x92>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a1c      	ldr	r2, [pc, #112]	@ (8000b6c <HAL_DMA_Abort_IT+0xe4>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d00a      	beq.n	8000b14 <HAL_DMA_Abort_IT+0x8c>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a1b      	ldr	r2, [pc, #108]	@ (8000b70 <HAL_DMA_Abort_IT+0xe8>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d102      	bne.n	8000b0e <HAL_DMA_Abort_IT+0x86>
 8000b08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000b0c:	e00e      	b.n	8000b2c <HAL_DMA_Abort_IT+0xa4>
 8000b0e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b12:	e00b      	b.n	8000b2c <HAL_DMA_Abort_IT+0xa4>
 8000b14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b18:	e008      	b.n	8000b2c <HAL_DMA_Abort_IT+0xa4>
 8000b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b1e:	e005      	b.n	8000b2c <HAL_DMA_Abort_IT+0xa4>
 8000b20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b24:	e002      	b.n	8000b2c <HAL_DMA_Abort_IT+0xa4>
 8000b26:	2310      	movs	r3, #16
 8000b28:	e000      	b.n	8000b2c <HAL_DMA_Abort_IT+0xa4>
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	4a11      	ldr	r2, [pc, #68]	@ (8000b74 <HAL_DMA_Abort_IT+0xec>)
 8000b2e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2201      	movs	r2, #1
 8000b34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d003      	beq.n	8000b50 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	4798      	blx	r3
    } 
  }
  return status;
 8000b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40020008 	.word	0x40020008
 8000b60:	4002001c 	.word	0x4002001c
 8000b64:	40020030 	.word	0x40020030
 8000b68:	40020044 	.word	0x40020044
 8000b6c:	40020058 	.word	0x40020058
 8000b70:	4002006c 	.word	0x4002006c
 8000b74:	40020000 	.word	0x40020000

08000b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b08b      	sub	sp, #44	@ 0x2c
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b86:	2300      	movs	r3, #0
 8000b88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b8a:	e169      	b.n	8000e60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b90:	fa02 f303 	lsl.w	r3, r2, r3
 8000b94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	69fa      	ldr	r2, [r7, #28]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	69fb      	ldr	r3, [r7, #28]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	f040 8158 	bne.w	8000e5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	4a9a      	ldr	r2, [pc, #616]	@ (8000e18 <HAL_GPIO_Init+0x2a0>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d05e      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bb4:	4a98      	ldr	r2, [pc, #608]	@ (8000e18 <HAL_GPIO_Init+0x2a0>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d875      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bba:	4a98      	ldr	r2, [pc, #608]	@ (8000e1c <HAL_GPIO_Init+0x2a4>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d058      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bc0:	4a96      	ldr	r2, [pc, #600]	@ (8000e1c <HAL_GPIO_Init+0x2a4>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d86f      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bc6:	4a96      	ldr	r2, [pc, #600]	@ (8000e20 <HAL_GPIO_Init+0x2a8>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d052      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bcc:	4a94      	ldr	r2, [pc, #592]	@ (8000e20 <HAL_GPIO_Init+0x2a8>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d869      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bd2:	4a94      	ldr	r2, [pc, #592]	@ (8000e24 <HAL_GPIO_Init+0x2ac>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d04c      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bd8:	4a92      	ldr	r2, [pc, #584]	@ (8000e24 <HAL_GPIO_Init+0x2ac>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d863      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bde:	4a92      	ldr	r2, [pc, #584]	@ (8000e28 <HAL_GPIO_Init+0x2b0>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d046      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000be4:	4a90      	ldr	r2, [pc, #576]	@ (8000e28 <HAL_GPIO_Init+0x2b0>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d85d      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bea:	2b12      	cmp	r3, #18
 8000bec:	d82a      	bhi.n	8000c44 <HAL_GPIO_Init+0xcc>
 8000bee:	2b12      	cmp	r3, #18
 8000bf0:	d859      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8000bf8 <HAL_GPIO_Init+0x80>)
 8000bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf8:	08000c73 	.word	0x08000c73
 8000bfc:	08000c4d 	.word	0x08000c4d
 8000c00:	08000c5f 	.word	0x08000c5f
 8000c04:	08000ca1 	.word	0x08000ca1
 8000c08:	08000ca7 	.word	0x08000ca7
 8000c0c:	08000ca7 	.word	0x08000ca7
 8000c10:	08000ca7 	.word	0x08000ca7
 8000c14:	08000ca7 	.word	0x08000ca7
 8000c18:	08000ca7 	.word	0x08000ca7
 8000c1c:	08000ca7 	.word	0x08000ca7
 8000c20:	08000ca7 	.word	0x08000ca7
 8000c24:	08000ca7 	.word	0x08000ca7
 8000c28:	08000ca7 	.word	0x08000ca7
 8000c2c:	08000ca7 	.word	0x08000ca7
 8000c30:	08000ca7 	.word	0x08000ca7
 8000c34:	08000ca7 	.word	0x08000ca7
 8000c38:	08000ca7 	.word	0x08000ca7
 8000c3c:	08000c55 	.word	0x08000c55
 8000c40:	08000c69 	.word	0x08000c69
 8000c44:	4a79      	ldr	r2, [pc, #484]	@ (8000e2c <HAL_GPIO_Init+0x2b4>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d013      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c4a:	e02c      	b.n	8000ca6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	623b      	str	r3, [r7, #32]
          break;
 8000c52:	e029      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	623b      	str	r3, [r7, #32]
          break;
 8000c5c:	e024      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	3308      	adds	r3, #8
 8000c64:	623b      	str	r3, [r7, #32]
          break;
 8000c66:	e01f      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	330c      	adds	r3, #12
 8000c6e:	623b      	str	r3, [r7, #32]
          break;
 8000c70:	e01a      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c7a:	2304      	movs	r3, #4
 8000c7c:	623b      	str	r3, [r7, #32]
          break;
 8000c7e:	e013      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d105      	bne.n	8000c94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c88:	2308      	movs	r3, #8
 8000c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69fa      	ldr	r2, [r7, #28]
 8000c90:	611a      	str	r2, [r3, #16]
          break;
 8000c92:	e009      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c94:	2308      	movs	r3, #8
 8000c96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	69fa      	ldr	r2, [r7, #28]
 8000c9c:	615a      	str	r2, [r3, #20]
          break;
 8000c9e:	e003      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
          break;
 8000ca4:	e000      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          break;
 8000ca6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	2bff      	cmp	r3, #255	@ 0xff
 8000cac:	d801      	bhi.n	8000cb2 <HAL_GPIO_Init+0x13a>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	e001      	b.n	8000cb6 <HAL_GPIO_Init+0x13e>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	2bff      	cmp	r3, #255	@ 0xff
 8000cbc:	d802      	bhi.n	8000cc4 <HAL_GPIO_Init+0x14c>
 8000cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	e002      	b.n	8000cca <HAL_GPIO_Init+0x152>
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	3b08      	subs	r3, #8
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	210f      	movs	r1, #15
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	401a      	ands	r2, r3
 8000cdc:	6a39      	ldr	r1, [r7, #32]
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cf8:	4b4d      	ldr	r3, [pc, #308]	@ (8000e30 <HAL_GPIO_Init+0x2b8>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	4a4c      	ldr	r2, [pc, #304]	@ (8000e30 <HAL_GPIO_Init+0x2b8>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6193      	str	r3, [r2, #24]
 8000d04:	4b4a      	ldr	r3, [pc, #296]	@ (8000e30 <HAL_GPIO_Init+0x2b8>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d10:	4a48      	ldr	r2, [pc, #288]	@ (8000e34 <HAL_GPIO_Init+0x2bc>)
 8000d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d14:	089b      	lsrs	r3, r3, #2
 8000d16:	3302      	adds	r3, #2
 8000d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d20:	f003 0303 	and.w	r3, r3, #3
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	220f      	movs	r2, #15
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	4013      	ands	r3, r2
 8000d32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4a40      	ldr	r2, [pc, #256]	@ (8000e38 <HAL_GPIO_Init+0x2c0>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d013      	beq.n	8000d64 <HAL_GPIO_Init+0x1ec>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e3c <HAL_GPIO_Init+0x2c4>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d00d      	beq.n	8000d60 <HAL_GPIO_Init+0x1e8>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4a3e      	ldr	r2, [pc, #248]	@ (8000e40 <HAL_GPIO_Init+0x2c8>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d007      	beq.n	8000d5c <HAL_GPIO_Init+0x1e4>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e44 <HAL_GPIO_Init+0x2cc>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d101      	bne.n	8000d58 <HAL_GPIO_Init+0x1e0>
 8000d54:	2303      	movs	r3, #3
 8000d56:	e006      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d58:	2304      	movs	r3, #4
 8000d5a:	e004      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	e002      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d60:	2301      	movs	r3, #1
 8000d62:	e000      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d64:	2300      	movs	r3, #0
 8000d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d68:	f002 0203 	and.w	r2, r2, #3
 8000d6c:	0092      	lsls	r2, r2, #2
 8000d6e:	4093      	lsls	r3, r2
 8000d70:	68fa      	ldr	r2, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d76:	492f      	ldr	r1, [pc, #188]	@ (8000e34 <HAL_GPIO_Init+0x2bc>)
 8000d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d006      	beq.n	8000d9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d90:	4b2d      	ldr	r3, [pc, #180]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d92:	689a      	ldr	r2, [r3, #8]
 8000d94:	492c      	ldr	r1, [pc, #176]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	608b      	str	r3, [r1, #8]
 8000d9c:	e006      	b.n	8000dac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000da0:	689a      	ldr	r2, [r3, #8]
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	43db      	mvns	r3, r3
 8000da6:	4928      	ldr	r1, [pc, #160]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000da8:	4013      	ands	r3, r2
 8000daa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d006      	beq.n	8000dc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000db8:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dba:	68da      	ldr	r2, [r3, #12]
 8000dbc:	4922      	ldr	r1, [pc, #136]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	60cb      	str	r3, [r1, #12]
 8000dc4:	e006      	b.n	8000dd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000dc6:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dc8:	68da      	ldr	r2, [r3, #12]
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	491e      	ldr	r1, [pc, #120]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d006      	beq.n	8000dee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000de0:	4b19      	ldr	r3, [pc, #100]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000de2:	685a      	ldr	r2, [r3, #4]
 8000de4:	4918      	ldr	r1, [pc, #96]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	604b      	str	r3, [r1, #4]
 8000dec:	e006      	b.n	8000dfc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dee:	4b16      	ldr	r3, [pc, #88]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000df0:	685a      	ldr	r2, [r3, #4]
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4914      	ldr	r1, [pc, #80]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d021      	beq.n	8000e4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	490e      	ldr	r1, [pc, #56]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	600b      	str	r3, [r1, #0]
 8000e14:	e021      	b.n	8000e5a <HAL_GPIO_Init+0x2e2>
 8000e16:	bf00      	nop
 8000e18:	10320000 	.word	0x10320000
 8000e1c:	10310000 	.word	0x10310000
 8000e20:	10220000 	.word	0x10220000
 8000e24:	10210000 	.word	0x10210000
 8000e28:	10120000 	.word	0x10120000
 8000e2c:	10110000 	.word	0x10110000
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40010000 	.word	0x40010000
 8000e38:	40010800 	.word	0x40010800
 8000e3c:	40010c00 	.word	0x40010c00
 8000e40:	40011000 	.word	0x40011000
 8000e44:	40011400 	.word	0x40011400
 8000e48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <HAL_GPIO_Init+0x304>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	43db      	mvns	r3, r3
 8000e54:	4909      	ldr	r1, [pc, #36]	@ (8000e7c <HAL_GPIO_Init+0x304>)
 8000e56:	4013      	ands	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e66:	fa22 f303 	lsr.w	r3, r2, r3
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f47f ae8e 	bne.w	8000b8c <HAL_GPIO_Init+0x14>
  }
}
 8000e70:	bf00      	nop
 8000e72:	bf00      	nop
 8000e74:	372c      	adds	r7, #44	@ 0x2c
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr
 8000e7c:	40010400 	.word	0x40010400

08000e80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e90:	787b      	ldrb	r3, [r7, #1]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d003      	beq.n	8000e9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e96:	887a      	ldrh	r2, [r7, #2]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e9c:	e003      	b.n	8000ea6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e9e:	887b      	ldrh	r3, [r7, #2]
 8000ea0:	041a      	lsls	r2, r3, #16
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	611a      	str	r2, [r3, #16]
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000eba:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ebc:	695a      	ldr	r2, [r3, #20]
 8000ebe:	88fb      	ldrh	r3, [r7, #6]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d006      	beq.n	8000ed4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ec6:	4a05      	ldr	r2, [pc, #20]	@ (8000edc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ecc:	88fb      	ldrh	r3, [r7, #6]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 f806 	bl	8000ee0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40010400 	.word	0x40010400

08000ee0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr

08000ef4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d101      	bne.n	8000f06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e272      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f000 8087 	beq.w	8001022 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f14:	4b92      	ldr	r3, [pc, #584]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 030c 	and.w	r3, r3, #12
 8000f1c:	2b04      	cmp	r3, #4
 8000f1e:	d00c      	beq.n	8000f3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f20:	4b8f      	ldr	r3, [pc, #572]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 030c 	and.w	r3, r3, #12
 8000f28:	2b08      	cmp	r3, #8
 8000f2a:	d112      	bne.n	8000f52 <HAL_RCC_OscConfig+0x5e>
 8000f2c:	4b8c      	ldr	r3, [pc, #560]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f38:	d10b      	bne.n	8000f52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3a:	4b89      	ldr	r3, [pc, #548]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d06c      	beq.n	8001020 <HAL_RCC_OscConfig+0x12c>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d168      	bne.n	8001020 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e24c      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f5a:	d106      	bne.n	8000f6a <HAL_RCC_OscConfig+0x76>
 8000f5c:	4b80      	ldr	r3, [pc, #512]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a7f      	ldr	r2, [pc, #508]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	e02e      	b.n	8000fc8 <HAL_RCC_OscConfig+0xd4>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d10c      	bne.n	8000f8c <HAL_RCC_OscConfig+0x98>
 8000f72:	4b7b      	ldr	r3, [pc, #492]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a7a      	ldr	r2, [pc, #488]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f7c:	6013      	str	r3, [r2, #0]
 8000f7e:	4b78      	ldr	r3, [pc, #480]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a77      	ldr	r2, [pc, #476]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	e01d      	b.n	8000fc8 <HAL_RCC_OscConfig+0xd4>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f94:	d10c      	bne.n	8000fb0 <HAL_RCC_OscConfig+0xbc>
 8000f96:	4b72      	ldr	r3, [pc, #456]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a71      	ldr	r2, [pc, #452]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000f9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	4b6f      	ldr	r3, [pc, #444]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a6e      	ldr	r2, [pc, #440]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fac:	6013      	str	r3, [r2, #0]
 8000fae:	e00b      	b.n	8000fc8 <HAL_RCC_OscConfig+0xd4>
 8000fb0:	4b6b      	ldr	r3, [pc, #428]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a6a      	ldr	r2, [pc, #424]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fba:	6013      	str	r3, [r2, #0]
 8000fbc:	4b68      	ldr	r3, [pc, #416]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a67      	ldr	r2, [pc, #412]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d013      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fc36 	bl	8000840 <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fd8:	f7ff fc32 	bl	8000840 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b64      	cmp	r3, #100	@ 0x64
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e200      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fea:	4b5d      	ldr	r3, [pc, #372]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d0f0      	beq.n	8000fd8 <HAL_RCC_OscConfig+0xe4>
 8000ff6:	e014      	b.n	8001022 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff8:	f7ff fc22 	bl	8000840 <HAL_GetTick>
 8000ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ffe:	e008      	b.n	8001012 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001000:	f7ff fc1e 	bl	8000840 <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b64      	cmp	r3, #100	@ 0x64
 800100c:	d901      	bls.n	8001012 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e1ec      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001012:	4b53      	ldr	r3, [pc, #332]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d1f0      	bne.n	8001000 <HAL_RCC_OscConfig+0x10c>
 800101e:	e000      	b.n	8001022 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	2b00      	cmp	r3, #0
 800102c:	d063      	beq.n	80010f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800102e:	4b4c      	ldr	r3, [pc, #304]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 030c 	and.w	r3, r3, #12
 8001036:	2b00      	cmp	r3, #0
 8001038:	d00b      	beq.n	8001052 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800103a:	4b49      	ldr	r3, [pc, #292]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 030c 	and.w	r3, r3, #12
 8001042:	2b08      	cmp	r3, #8
 8001044:	d11c      	bne.n	8001080 <HAL_RCC_OscConfig+0x18c>
 8001046:	4b46      	ldr	r3, [pc, #280]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d116      	bne.n	8001080 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001052:	4b43      	ldr	r3, [pc, #268]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d005      	beq.n	800106a <HAL_RCC_OscConfig+0x176>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	691b      	ldr	r3, [r3, #16]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d001      	beq.n	800106a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e1c0      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106a:	4b3d      	ldr	r3, [pc, #244]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	4939      	ldr	r1, [pc, #228]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 800107a:	4313      	orrs	r3, r2
 800107c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107e:	e03a      	b.n	80010f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	691b      	ldr	r3, [r3, #16]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d020      	beq.n	80010ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001088:	4b36      	ldr	r3, [pc, #216]	@ (8001164 <HAL_RCC_OscConfig+0x270>)
 800108a:	2201      	movs	r2, #1
 800108c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108e:	f7ff fbd7 	bl	8000840 <HAL_GetTick>
 8001092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001094:	e008      	b.n	80010a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001096:	f7ff fbd3 	bl	8000840 <HAL_GetTick>
 800109a:	4602      	mov	r2, r0
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d901      	bls.n	80010a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e1a1      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0302 	and.w	r3, r3, #2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0f0      	beq.n	8001096 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	4927      	ldr	r1, [pc, #156]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 80010c4:	4313      	orrs	r3, r2
 80010c6:	600b      	str	r3, [r1, #0]
 80010c8:	e015      	b.n	80010f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ca:	4b26      	ldr	r3, [pc, #152]	@ (8001164 <HAL_RCC_OscConfig+0x270>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fbb6 	bl	8000840 <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010d8:	f7ff fbb2 	bl	8000840 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e180      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0308 	and.w	r3, r3, #8
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d03a      	beq.n	8001178 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d019      	beq.n	800113e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800110a:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <HAL_RCC_OscConfig+0x274>)
 800110c:	2201      	movs	r2, #1
 800110e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001110:	f7ff fb96 	bl	8000840 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001118:	f7ff fb92 	bl	8000840 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b02      	cmp	r3, #2
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e160      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800112a:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <HAL_RCC_OscConfig+0x26c>)
 800112c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0f0      	beq.n	8001118 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001136:	2001      	movs	r0, #1
 8001138:	f000 fafe 	bl	8001738 <RCC_Delay>
 800113c:	e01c      	b.n	8001178 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800113e:	4b0a      	ldr	r3, [pc, #40]	@ (8001168 <HAL_RCC_OscConfig+0x274>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001144:	f7ff fb7c 	bl	8000840 <HAL_GetTick>
 8001148:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800114a:	e00f      	b.n	800116c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800114c:	f7ff fb78 	bl	8000840 <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d908      	bls.n	800116c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e146      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
 800115e:	bf00      	nop
 8001160:	40021000 	.word	0x40021000
 8001164:	42420000 	.word	0x42420000
 8001168:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800116c:	4b92      	ldr	r3, [pc, #584]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800116e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1e9      	bne.n	800114c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	2b00      	cmp	r3, #0
 8001182:	f000 80a6 	beq.w	80012d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001186:	2300      	movs	r3, #0
 8001188:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800118a:	4b8b      	ldr	r3, [pc, #556]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800118c:	69db      	ldr	r3, [r3, #28]
 800118e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d10d      	bne.n	80011b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001196:	4b88      	ldr	r3, [pc, #544]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	4a87      	ldr	r2, [pc, #540]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800119c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	61d3      	str	r3, [r2, #28]
 80011a2:	4b85      	ldr	r3, [pc, #532]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011ae:	2301      	movs	r3, #1
 80011b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b2:	4b82      	ldr	r3, [pc, #520]	@ (80013bc <HAL_RCC_OscConfig+0x4c8>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d118      	bne.n	80011f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011be:	4b7f      	ldr	r3, [pc, #508]	@ (80013bc <HAL_RCC_OscConfig+0x4c8>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a7e      	ldr	r2, [pc, #504]	@ (80013bc <HAL_RCC_OscConfig+0x4c8>)
 80011c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011ca:	f7ff fb39 	bl	8000840 <HAL_GetTick>
 80011ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d0:	e008      	b.n	80011e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011d2:	f7ff fb35 	bl	8000840 <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b64      	cmp	r3, #100	@ 0x64
 80011de:	d901      	bls.n	80011e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e103      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e4:	4b75      	ldr	r3, [pc, #468]	@ (80013bc <HAL_RCC_OscConfig+0x4c8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d0f0      	beq.n	80011d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d106      	bne.n	8001206 <HAL_RCC_OscConfig+0x312>
 80011f8:	4b6f      	ldr	r3, [pc, #444]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80011fa:	6a1b      	ldr	r3, [r3, #32]
 80011fc:	4a6e      	ldr	r2, [pc, #440]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80011fe:	f043 0301 	orr.w	r3, r3, #1
 8001202:	6213      	str	r3, [r2, #32]
 8001204:	e02d      	b.n	8001262 <HAL_RCC_OscConfig+0x36e>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d10c      	bne.n	8001228 <HAL_RCC_OscConfig+0x334>
 800120e:	4b6a      	ldr	r3, [pc, #424]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	4a69      	ldr	r2, [pc, #420]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001214:	f023 0301 	bic.w	r3, r3, #1
 8001218:	6213      	str	r3, [r2, #32]
 800121a:	4b67      	ldr	r3, [pc, #412]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800121c:	6a1b      	ldr	r3, [r3, #32]
 800121e:	4a66      	ldr	r2, [pc, #408]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001220:	f023 0304 	bic.w	r3, r3, #4
 8001224:	6213      	str	r3, [r2, #32]
 8001226:	e01c      	b.n	8001262 <HAL_RCC_OscConfig+0x36e>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	2b05      	cmp	r3, #5
 800122e:	d10c      	bne.n	800124a <HAL_RCC_OscConfig+0x356>
 8001230:	4b61      	ldr	r3, [pc, #388]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001232:	6a1b      	ldr	r3, [r3, #32]
 8001234:	4a60      	ldr	r2, [pc, #384]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6213      	str	r3, [r2, #32]
 800123c:	4b5e      	ldr	r3, [pc, #376]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4a5d      	ldr	r2, [pc, #372]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6213      	str	r3, [r2, #32]
 8001248:	e00b      	b.n	8001262 <HAL_RCC_OscConfig+0x36e>
 800124a:	4b5b      	ldr	r3, [pc, #364]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	4a5a      	ldr	r2, [pc, #360]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001250:	f023 0301 	bic.w	r3, r3, #1
 8001254:	6213      	str	r3, [r2, #32]
 8001256:	4b58      	ldr	r3, [pc, #352]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	6a1b      	ldr	r3, [r3, #32]
 800125a:	4a57      	ldr	r2, [pc, #348]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800125c:	f023 0304 	bic.w	r3, r3, #4
 8001260:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d015      	beq.n	8001296 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800126a:	f7ff fae9 	bl	8000840 <HAL_GetTick>
 800126e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001270:	e00a      	b.n	8001288 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001272:	f7ff fae5 	bl	8000840 <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001280:	4293      	cmp	r3, r2
 8001282:	d901      	bls.n	8001288 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e0b1      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001288:	4b4b      	ldr	r3, [pc, #300]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800128a:	6a1b      	ldr	r3, [r3, #32]
 800128c:	f003 0302 	and.w	r3, r3, #2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d0ee      	beq.n	8001272 <HAL_RCC_OscConfig+0x37e>
 8001294:	e014      	b.n	80012c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001296:	f7ff fad3 	bl	8000840 <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800129c:	e00a      	b.n	80012b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800129e:	f7ff facf 	bl	8000840 <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e09b      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012b4:	4b40      	ldr	r3, [pc, #256]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1ee      	bne.n	800129e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d105      	bne.n	80012d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012c6:	4b3c      	ldr	r3, [pc, #240]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80012c8:	69db      	ldr	r3, [r3, #28]
 80012ca:	4a3b      	ldr	r2, [pc, #236]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80012cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f000 8087 	beq.w	80013ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012dc:	4b36      	ldr	r3, [pc, #216]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f003 030c 	and.w	r3, r3, #12
 80012e4:	2b08      	cmp	r3, #8
 80012e6:	d061      	beq.n	80013ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	69db      	ldr	r3, [r3, #28]
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d146      	bne.n	800137e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012f0:	4b33      	ldr	r3, [pc, #204]	@ (80013c0 <HAL_RCC_OscConfig+0x4cc>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f6:	f7ff faa3 	bl	8000840 <HAL_GetTick>
 80012fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012fe:	f7ff fa9f 	bl	8000840 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e06d      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001310:	4b29      	ldr	r3, [pc, #164]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1f0      	bne.n	80012fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001324:	d108      	bne.n	8001338 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001326:	4b24      	ldr	r3, [pc, #144]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	4921      	ldr	r1, [pc, #132]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001338:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a19      	ldr	r1, [r3, #32]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001348:	430b      	orrs	r3, r1
 800134a:	491b      	ldr	r1, [pc, #108]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 800134c:	4313      	orrs	r3, r2
 800134e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001350:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <HAL_RCC_OscConfig+0x4cc>)
 8001352:	2201      	movs	r2, #1
 8001354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001356:	f7ff fa73 	bl	8000840 <HAL_GetTick>
 800135a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800135c:	e008      	b.n	8001370 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800135e:	f7ff fa6f 	bl	8000840 <HAL_GetTick>
 8001362:	4602      	mov	r2, r0
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	2b02      	cmp	r3, #2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e03d      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001370:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d0f0      	beq.n	800135e <HAL_RCC_OscConfig+0x46a>
 800137c:	e035      	b.n	80013ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800137e:	4b10      	ldr	r3, [pc, #64]	@ (80013c0 <HAL_RCC_OscConfig+0x4cc>)
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001384:	f7ff fa5c 	bl	8000840 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800138c:	f7ff fa58 	bl	8000840 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e026      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_RCC_OscConfig+0x4c4>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f0      	bne.n	800138c <HAL_RCC_OscConfig+0x498>
 80013aa:	e01e      	b.n	80013ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d107      	bne.n	80013c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e019      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
 80013b8:	40021000 	.word	0x40021000
 80013bc:	40007000 	.word	0x40007000
 80013c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013c4:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <HAL_RCC_OscConfig+0x500>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d106      	bne.n	80013e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d001      	beq.n	80013ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e000      	b.n	80013ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000

080013f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e0d0      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800140c:	4b6a      	ldr	r3, [pc, #424]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	683a      	ldr	r2, [r7, #0]
 8001416:	429a      	cmp	r2, r3
 8001418:	d910      	bls.n	800143c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800141a:	4b67      	ldr	r3, [pc, #412]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f023 0207 	bic.w	r2, r3, #7
 8001422:	4965      	ldr	r1, [pc, #404]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	4313      	orrs	r3, r2
 8001428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800142a:	4b63      	ldr	r3, [pc, #396]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	429a      	cmp	r2, r3
 8001436:	d001      	beq.n	800143c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e0b8      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d020      	beq.n	800148a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	d005      	beq.n	8001460 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001454:	4b59      	ldr	r3, [pc, #356]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	4a58      	ldr	r2, [pc, #352]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 800145a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800145e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0308 	and.w	r3, r3, #8
 8001468:	2b00      	cmp	r3, #0
 800146a:	d005      	beq.n	8001478 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800146c:	4b53      	ldr	r3, [pc, #332]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	4a52      	ldr	r2, [pc, #328]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001472:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001476:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001478:	4b50      	ldr	r3, [pc, #320]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	494d      	ldr	r1, [pc, #308]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001486:	4313      	orrs	r3, r2
 8001488:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	d040      	beq.n	8001518 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d107      	bne.n	80014ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149e:	4b47      	ldr	r3, [pc, #284]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d115      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e07f      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d107      	bne.n	80014c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b6:	4b41      	ldr	r3, [pc, #260]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d109      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e073      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c6:	4b3d      	ldr	r3, [pc, #244]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d101      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e06b      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014d6:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f023 0203 	bic.w	r2, r3, #3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	4936      	ldr	r1, [pc, #216]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014e8:	f7ff f9aa 	bl	8000840 <HAL_GetTick>
 80014ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ee:	e00a      	b.n	8001506 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f0:	f7ff f9a6 	bl	8000840 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014fe:	4293      	cmp	r3, r2
 8001500:	d901      	bls.n	8001506 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e053      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001506:	4b2d      	ldr	r3, [pc, #180]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 020c 	and.w	r2, r3, #12
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	429a      	cmp	r2, r3
 8001516:	d1eb      	bne.n	80014f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001518:	4b27      	ldr	r3, [pc, #156]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0307 	and.w	r3, r3, #7
 8001520:	683a      	ldr	r2, [r7, #0]
 8001522:	429a      	cmp	r2, r3
 8001524:	d210      	bcs.n	8001548 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001526:	4b24      	ldr	r3, [pc, #144]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f023 0207 	bic.w	r2, r3, #7
 800152e:	4922      	ldr	r1, [pc, #136]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001536:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d001      	beq.n	8001548 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e032      	b.n	80015ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	d008      	beq.n	8001566 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001554:	4b19      	ldr	r3, [pc, #100]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	4916      	ldr	r1, [pc, #88]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001562:	4313      	orrs	r3, r2
 8001564:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0308 	and.w	r3, r3, #8
 800156e:	2b00      	cmp	r3, #0
 8001570:	d009      	beq.n	8001586 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	490e      	ldr	r1, [pc, #56]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 8001582:	4313      	orrs	r3, r2
 8001584:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001586:	f000 f821 	bl	80015cc <HAL_RCC_GetSysClockFreq>
 800158a:	4602      	mov	r2, r0
 800158c:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <HAL_RCC_ClockConfig+0x1c4>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	490a      	ldr	r1, [pc, #40]	@ (80015c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001598:	5ccb      	ldrb	r3, [r1, r3]
 800159a:	fa22 f303 	lsr.w	r3, r2, r3
 800159e:	4a09      	ldr	r2, [pc, #36]	@ (80015c4 <HAL_RCC_ClockConfig+0x1cc>)
 80015a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <HAL_RCC_ClockConfig+0x1d0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff f842 	bl	8000630 <HAL_InitTick>

  return HAL_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40022000 	.word	0x40022000
 80015bc:	40021000 	.word	0x40021000
 80015c0:	08004974 	.word	0x08004974
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20000004 	.word	0x20000004

080015cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b087      	sub	sp, #28
 80015d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <HAL_RCC_GetSysClockFreq+0x94>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d002      	beq.n	80015fc <HAL_RCC_GetSysClockFreq+0x30>
 80015f6:	2b08      	cmp	r3, #8
 80015f8:	d003      	beq.n	8001602 <HAL_RCC_GetSysClockFreq+0x36>
 80015fa:	e027      	b.n	800164c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015fc:	4b19      	ldr	r3, [pc, #100]	@ (8001664 <HAL_RCC_GetSysClockFreq+0x98>)
 80015fe:	613b      	str	r3, [r7, #16]
      break;
 8001600:	e027      	b.n	8001652 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	0c9b      	lsrs	r3, r3, #18
 8001606:	f003 030f 	and.w	r3, r3, #15
 800160a:	4a17      	ldr	r2, [pc, #92]	@ (8001668 <HAL_RCC_GetSysClockFreq+0x9c>)
 800160c:	5cd3      	ldrb	r3, [r2, r3]
 800160e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d010      	beq.n	800163c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800161a:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <HAL_RCC_GetSysClockFreq+0x94>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	0c5b      	lsrs	r3, r3, #17
 8001620:	f003 0301 	and.w	r3, r3, #1
 8001624:	4a11      	ldr	r2, [pc, #68]	@ (800166c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001626:	5cd3      	ldrb	r3, [r2, r3]
 8001628:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a0d      	ldr	r2, [pc, #52]	@ (8001664 <HAL_RCC_GetSysClockFreq+0x98>)
 800162e:	fb03 f202 	mul.w	r2, r3, r2
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	fbb2 f3f3 	udiv	r3, r2, r3
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	e004      	b.n	8001646 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001640:	fb02 f303 	mul.w	r3, r2, r3
 8001644:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	613b      	str	r3, [r7, #16]
      break;
 800164a:	e002      	b.n	8001652 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800164c:	4b05      	ldr	r3, [pc, #20]	@ (8001664 <HAL_RCC_GetSysClockFreq+0x98>)
 800164e:	613b      	str	r3, [r7, #16]
      break;
 8001650:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001652:	693b      	ldr	r3, [r7, #16]
}
 8001654:	4618      	mov	r0, r3
 8001656:	371c      	adds	r7, #28
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40021000 	.word	0x40021000
 8001664:	007a1200 	.word	0x007a1200
 8001668:	0800498c 	.word	0x0800498c
 800166c:	0800499c 	.word	0x0800499c
 8001670:	003d0900 	.word	0x003d0900

08001674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001678:	4b02      	ldr	r3, [pc, #8]	@ (8001684 <HAL_RCC_GetHCLKFreq+0x10>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr
 8001684:	20000000 	.word	0x20000000

08001688 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800168c:	f7ff fff2 	bl	8001674 <HAL_RCC_GetHCLKFreq>
 8001690:	4602      	mov	r2, r0
 8001692:	4b05      	ldr	r3, [pc, #20]	@ (80016a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	0a1b      	lsrs	r3, r3, #8
 8001698:	f003 0307 	and.w	r3, r3, #7
 800169c:	4903      	ldr	r1, [pc, #12]	@ (80016ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800169e:	5ccb      	ldrb	r3, [r1, r3]
 80016a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40021000 	.word	0x40021000
 80016ac:	08004984 	.word	0x08004984

080016b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016b4:	f7ff ffde 	bl	8001674 <HAL_RCC_GetHCLKFreq>
 80016b8:	4602      	mov	r2, r0
 80016ba:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	0adb      	lsrs	r3, r3, #11
 80016c0:	f003 0307 	and.w	r3, r3, #7
 80016c4:	4903      	ldr	r1, [pc, #12]	@ (80016d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016c6:	5ccb      	ldrb	r3, [r1, r3]
 80016c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40021000 	.word	0x40021000
 80016d4:	08004984 	.word	0x08004984

080016d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	220f      	movs	r2, #15
 80016e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <HAL_RCC_GetClockConfig+0x58>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 0203 	and.w	r2, r3, #3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80016f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <HAL_RCC_GetClockConfig+0x58>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <HAL_RCC_GetClockConfig+0x58>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <HAL_RCC_GetClockConfig+0x58>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	08db      	lsrs	r3, r3, #3
 8001712:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_RCC_GetClockConfig+0x5c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0207 	and.w	r2, r3, #7
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	40021000 	.word	0x40021000
 8001734:	40022000 	.word	0x40022000

08001738 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001740:	4b0a      	ldr	r3, [pc, #40]	@ (800176c <RCC_Delay+0x34>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0a      	ldr	r2, [pc, #40]	@ (8001770 <RCC_Delay+0x38>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	0a5b      	lsrs	r3, r3, #9
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	fb02 f303 	mul.w	r3, r2, r3
 8001752:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001754:	bf00      	nop
  }
  while (Delay --);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	1e5a      	subs	r2, r3, #1
 800175a:	60fa      	str	r2, [r7, #12]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1f9      	bne.n	8001754 <RCC_Delay+0x1c>
}
 8001760:	bf00      	nop
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	20000000 	.word	0x20000000
 8001770:	10624dd3 	.word	0x10624dd3

08001774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e041      	b.n	800180a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	d106      	bne.n	80017a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 f839 	bl	8001812 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2202      	movs	r2, #2
 80017a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3304      	adds	r3, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4610      	mov	r0, r2
 80017b4:	f000 f99c 	bl	8001af0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2201      	movs	r2, #1
 80017bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2201      	movs	r2, #1
 80017c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2201      	movs	r2, #1
 80017cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2201      	movs	r2, #1
 80017e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b01      	cmp	r3, #1
 8001836:	d001      	beq.n	800183c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e03a      	b.n	80018b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2202      	movs	r2, #2
 8001840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68da      	ldr	r2, [r3, #12]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 0201 	orr.w	r2, r2, #1
 8001852:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a18      	ldr	r2, [pc, #96]	@ (80018bc <HAL_TIM_Base_Start_IT+0x98>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d00e      	beq.n	800187c <HAL_TIM_Base_Start_IT+0x58>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001866:	d009      	beq.n	800187c <HAL_TIM_Base_Start_IT+0x58>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a14      	ldr	r2, [pc, #80]	@ (80018c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d004      	beq.n	800187c <HAL_TIM_Base_Start_IT+0x58>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a13      	ldr	r2, [pc, #76]	@ (80018c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d111      	bne.n	80018a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2b06      	cmp	r3, #6
 800188c:	d010      	beq.n	80018b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f042 0201 	orr.w	r2, r2, #1
 800189c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800189e:	e007      	b.n	80018b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f042 0201 	orr.w	r2, r2, #1
 80018ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	40012c00 	.word	0x40012c00
 80018c0:	40000400 	.word	0x40000400
 80018c4:	40000800 	.word	0x40000800

080018c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d020      	beq.n	800192c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f003 0302 	and.w	r3, r3, #2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d01b      	beq.n	800192c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f06f 0202 	mvn.w	r2, #2
 80018fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	f003 0303 	and.w	r3, r3, #3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f000 f8d1 	bl	8001aba <HAL_TIM_IC_CaptureCallback>
 8001918:	e005      	b.n	8001926 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f000 f8c4 	bl	8001aa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 f8d3 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	2b00      	cmp	r3, #0
 8001934:	d020      	beq.n	8001978 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f003 0304 	and.w	r3, r3, #4
 800193c:	2b00      	cmp	r3, #0
 800193e:	d01b      	beq.n	8001978 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f06f 0204 	mvn.w	r2, #4
 8001948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2202      	movs	r2, #2
 800194e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800195a:	2b00      	cmp	r3, #0
 800195c:	d003      	beq.n	8001966 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f8ab 	bl	8001aba <HAL_TIM_IC_CaptureCallback>
 8001964:	e005      	b.n	8001972 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 f89e 	bl	8001aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 f8ad 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	2b00      	cmp	r3, #0
 8001980:	d020      	beq.n	80019c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f003 0308 	and.w	r3, r3, #8
 8001988:	2b00      	cmp	r3, #0
 800198a:	d01b      	beq.n	80019c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f06f 0208 	mvn.w	r2, #8
 8001994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2204      	movs	r2, #4
 800199a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 f885 	bl	8001aba <HAL_TIM_IC_CaptureCallback>
 80019b0:	e005      	b.n	80019be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 f878 	bl	8001aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f887 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	f003 0310 	and.w	r3, r3, #16
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d020      	beq.n	8001a10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f003 0310 	and.w	r3, r3, #16
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d01b      	beq.n	8001a10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f06f 0210 	mvn.w	r2, #16
 80019e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2208      	movs	r2, #8
 80019e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 f85f 	bl	8001aba <HAL_TIM_IC_CaptureCallback>
 80019fc:	e005      	b.n	8001a0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 f852 	bl	8001aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 f861 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00c      	beq.n	8001a34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d007      	beq.n	8001a34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f06f 0201 	mvn.w	r2, #1
 8001a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7fe fd60 	bl	80004f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00c      	beq.n	8001a58 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d007      	beq.n	8001a58 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f000 f8c3 	bl	8001bde <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d00c      	beq.n	8001a7c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d007      	beq.n	8001a7c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f831 	bl	8001ade <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	f003 0320 	and.w	r3, r3, #32
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00c      	beq.n	8001aa0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f003 0320 	and.w	r3, r3, #32
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d007      	beq.n	8001aa0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f06f 0220 	mvn.w	r2, #32
 8001a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f896 	bl	8001bcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bc80      	pop	{r7}
 8001ab8:	4770      	bx	lr

08001aba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ad4:	bf00      	nop
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a2f      	ldr	r2, [pc, #188]	@ (8001bc0 <TIM_Base_SetConfig+0xd0>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d00b      	beq.n	8001b20 <TIM_Base_SetConfig+0x30>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b0e:	d007      	beq.n	8001b20 <TIM_Base_SetConfig+0x30>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a2c      	ldr	r2, [pc, #176]	@ (8001bc4 <TIM_Base_SetConfig+0xd4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d003      	beq.n	8001b20 <TIM_Base_SetConfig+0x30>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8001bc8 <TIM_Base_SetConfig+0xd8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d108      	bne.n	8001b32 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a22      	ldr	r2, [pc, #136]	@ (8001bc0 <TIM_Base_SetConfig+0xd0>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d00b      	beq.n	8001b52 <TIM_Base_SetConfig+0x62>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b40:	d007      	beq.n	8001b52 <TIM_Base_SetConfig+0x62>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a1f      	ldr	r2, [pc, #124]	@ (8001bc4 <TIM_Base_SetConfig+0xd4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d003      	beq.n	8001b52 <TIM_Base_SetConfig+0x62>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a1e      	ldr	r2, [pc, #120]	@ (8001bc8 <TIM_Base_SetConfig+0xd8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d108      	bne.n	8001b64 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc0 <TIM_Base_SetConfig+0xd0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d103      	bne.n	8001b98 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	691a      	ldr	r2, [r3, #16]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d005      	beq.n	8001bb6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	f023 0201 	bic.w	r2, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	611a      	str	r2, [r3, #16]
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	40012c00 	.word	0x40012c00
 8001bc4:	40000400 	.word	0x40000400
 8001bc8:	40000800 	.word	0x40000800

08001bcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr

08001bde <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e042      	b.n	8001c88 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d106      	bne.n	8001c1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7fe fcb6 	bl	8000588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2224      	movs	r2, #36	@ 0x24
 8001c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 fd63 	bl	8002700 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	691a      	ldr	r2, [r3, #16]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001c48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	695a      	ldr	r2, [r3, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2220      	movs	r2, #32
 8001c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2220      	movs	r2, #32
 8001c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	@ 0x28
 8001c94:	af02      	add	r7, sp, #8
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	603b      	str	r3, [r7, #0]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b20      	cmp	r3, #32
 8001cae:	d175      	bne.n	8001d9c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <HAL_UART_Transmit+0x2c>
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e06e      	b.n	8001d9e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2221      	movs	r2, #33	@ 0x21
 8001cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001cce:	f7fe fdb7 	bl	8000840 <HAL_GetTick>
 8001cd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	88fa      	ldrh	r2, [r7, #6]
 8001cd8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	88fa      	ldrh	r2, [r7, #6]
 8001cde:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ce8:	d108      	bne.n	8001cfc <HAL_UART_Transmit+0x6c>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d104      	bne.n	8001cfc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	61bb      	str	r3, [r7, #24]
 8001cfa:	e003      	b.n	8001d04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d04:	e02e      	b.n	8001d64 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2180      	movs	r1, #128	@ 0x80
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	f000 fb01 	bl	8002318 <UART_WaitOnFlagUntilTimeout>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2220      	movs	r2, #32
 8001d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e03a      	b.n	8001d9e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10b      	bne.n	8001d46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	461a      	mov	r2, r3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	3302      	adds	r3, #2
 8001d42:	61bb      	str	r3, [r7, #24]
 8001d44:	e007      	b.n	8001d56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	781a      	ldrb	r2, [r3, #0]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	3301      	adds	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1cb      	bne.n	8001d06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	2200      	movs	r2, #0
 8001d76:	2140      	movs	r1, #64	@ 0x40
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f000 facd 	bl	8002318 <UART_WaitOnFlagUntilTimeout>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d005      	beq.n	8001d90 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2220      	movs	r2, #32
 8001d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e006      	b.n	8001d9e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2220      	movs	r2, #32
 8001d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	e000      	b.n	8001d9e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d9c:	2302      	movs	r3, #2
  }
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3720      	adds	r7, #32
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b0ba      	sub	sp, #232	@ 0xe8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dde:	f003 030f 	and.w	r3, r3, #15
 8001de2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001de6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10f      	bne.n	8001e0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001df2:	f003 0320 	and.w	r3, r3, #32
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d009      	beq.n	8001e0e <HAL_UART_IRQHandler+0x66>
 8001dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001dfe:	f003 0320 	and.w	r3, r3, #32
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 fbbc 	bl	8002584 <UART_Receive_IT>
      return;
 8001e0c:	e25b      	b.n	80022c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001e0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80de 	beq.w	8001fd4 <HAL_UART_IRQHandler+0x22c>
 8001e18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d106      	bne.n	8001e32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f000 80d1 	beq.w	8001fd4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00b      	beq.n	8001e56 <HAL_UART_IRQHandler+0xae>
 8001e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d005      	beq.n	8001e56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4e:	f043 0201 	orr.w	r2, r3, #1
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e5a:	f003 0304 	and.w	r3, r3, #4
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00b      	beq.n	8001e7a <HAL_UART_IRQHandler+0xd2>
 8001e62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d005      	beq.n	8001e7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e72:	f043 0202 	orr.w	r2, r3, #2
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d00b      	beq.n	8001e9e <HAL_UART_IRQHandler+0xf6>
 8001e86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d005      	beq.n	8001e9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	f043 0204 	orr.w	r2, r3, #4
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d011      	beq.n	8001ece <HAL_UART_IRQHandler+0x126>
 8001eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d105      	bne.n	8001ec2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001eb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f043 0208 	orr.w	r2, r3, #8
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 81f2 	beq.w	80022bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001edc:	f003 0320 	and.w	r3, r3, #32
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_UART_IRQHandler+0x14e>
 8001ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ee8:	f003 0320 	and.w	r3, r3, #32
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d002      	beq.n	8001ef6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 fb47 	bl	8002584 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	bf14      	ite	ne
 8001f04:	2301      	movne	r3, #1
 8001f06:	2300      	moveq	r3, #0
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f12:	f003 0308 	and.w	r3, r3, #8
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d103      	bne.n	8001f22 <HAL_UART_IRQHandler+0x17a>
 8001f1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d04f      	beq.n	8001fc2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 fa51 	bl	80023ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d041      	beq.n	8001fba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	3314      	adds	r3, #20
 8001f3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f44:	e853 3f00 	ldrex	r3, [r3]
 8001f48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001f4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	3314      	adds	r3, #20
 8001f5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001f62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001f66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001f6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001f72:	e841 2300 	strex	r3, r2, [r1]
 8001f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001f7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1d9      	bne.n	8001f36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d013      	beq.n	8001fb2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8e:	4a7e      	ldr	r2, [pc, #504]	@ (8002188 <HAL_UART_IRQHandler+0x3e0>)
 8001f90:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fd76 	bl	8000a88 <HAL_DMA_Abort_IT>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001fac:	4610      	mov	r0, r2
 8001fae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb0:	e00e      	b.n	8001fd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f99c 	bl	80022f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb8:	e00a      	b.n	8001fd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f998 	bl	80022f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fc0:	e006      	b.n	8001fd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f994 	bl	80022f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001fce:	e175      	b.n	80022bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fd0:	bf00      	nop
    return;
 8001fd2:	e173      	b.n	80022bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	f040 814f 	bne.w	800227c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fe2:	f003 0310 	and.w	r3, r3, #16
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8148 	beq.w	800227c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001fec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ff0:	f003 0310 	and.w	r3, r3, #16
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	f000 8141 	beq.w	800227c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 80b6 	beq.w	800218c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800202c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 8145 	beq.w	80022c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800203a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800203e:	429a      	cmp	r2, r3
 8002040:	f080 813e 	bcs.w	80022c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800204a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002050:	699b      	ldr	r3, [r3, #24]
 8002052:	2b20      	cmp	r3, #32
 8002054:	f000 8088 	beq.w	8002168 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	330c      	adds	r3, #12
 800205e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002062:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002066:	e853 3f00 	ldrex	r3, [r3]
 800206a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800206e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002072:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002076:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	330c      	adds	r3, #12
 8002080:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002084:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002088:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800208c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002090:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002094:	e841 2300 	strex	r3, r2, [r1]
 8002098:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800209c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1d9      	bne.n	8002058 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	3314      	adds	r3, #20
 80020aa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020ae:	e853 3f00 	ldrex	r3, [r3]
 80020b2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80020b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	3314      	adds	r3, #20
 80020c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80020c8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80020cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80020d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80020d4:	e841 2300 	strex	r3, r2, [r1]
 80020d8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80020da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1e1      	bne.n	80020a4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	3314      	adds	r3, #20
 80020e6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020ea:	e853 3f00 	ldrex	r3, [r3]
 80020ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80020f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80020f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	3314      	adds	r3, #20
 8002100:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002104:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002106:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002108:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800210a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800210c:	e841 2300 	strex	r3, r2, [r1]
 8002110:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002112:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1e3      	bne.n	80020e0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2220      	movs	r2, #32
 800211c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	330c      	adds	r3, #12
 800212c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800212e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002130:	e853 3f00 	ldrex	r3, [r3]
 8002134:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002136:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002138:	f023 0310 	bic.w	r3, r3, #16
 800213c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	330c      	adds	r3, #12
 8002146:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800214a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800214c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800214e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002150:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002152:	e841 2300 	strex	r3, r2, [r1]
 8002156:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1e3      	bne.n	8002126 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002162:	4618      	mov	r0, r3
 8002164:	f7fe fc55 	bl	8000a12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2202      	movs	r2, #2
 800216c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002176:	b29b      	uxth	r3, r3
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	b29b      	uxth	r3, r3
 800217c:	4619      	mov	r1, r3
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f8bf 	bl	8002302 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002184:	e09c      	b.n	80022c0 <HAL_UART_IRQHandler+0x518>
 8002186:	bf00      	nop
 8002188:	0800248f 	.word	0x0800248f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002194:	b29b      	uxth	r3, r3
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 808e 	beq.w	80022c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80021a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 8089 	beq.w	80022c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	330c      	adds	r3, #12
 80021b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021bc:	e853 3f00 	ldrex	r3, [r3]
 80021c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80021c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80021c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	330c      	adds	r3, #12
 80021d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80021d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80021d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80021de:	e841 2300 	strex	r3, r2, [r1]
 80021e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80021e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1e3      	bne.n	80021b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	3314      	adds	r3, #20
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f4:	e853 3f00 	ldrex	r3, [r3]
 80021f8:	623b      	str	r3, [r7, #32]
   return(result);
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	f023 0301 	bic.w	r3, r3, #1
 8002200:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	3314      	adds	r3, #20
 800220a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800220e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002210:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002216:	e841 2300 	strex	r3, r2, [r1]
 800221a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800221c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1e3      	bne.n	80021ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2220      	movs	r2, #32
 8002226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	330c      	adds	r3, #12
 8002236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	e853 3f00 	ldrex	r3, [r3]
 800223e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f023 0310 	bic.w	r3, r3, #16
 8002246:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	330c      	adds	r3, #12
 8002250:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002254:	61fa      	str	r2, [r7, #28]
 8002256:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002258:	69b9      	ldr	r1, [r7, #24]
 800225a:	69fa      	ldr	r2, [r7, #28]
 800225c:	e841 2300 	strex	r3, r2, [r1]
 8002260:	617b      	str	r3, [r7, #20]
   return(result);
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d1e3      	bne.n	8002230 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800226e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002272:	4619      	mov	r1, r3
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 f844 	bl	8002302 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800227a:	e023      	b.n	80022c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800227c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002284:	2b00      	cmp	r3, #0
 8002286:	d009      	beq.n	800229c <HAL_UART_IRQHandler+0x4f4>
 8002288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800228c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 f90e 	bl	80024b6 <UART_Transmit_IT>
    return;
 800229a:	e014      	b.n	80022c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800229c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00e      	beq.n	80022c6 <HAL_UART_IRQHandler+0x51e>
 80022a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f94d 	bl	8002554 <UART_EndTransmit_IT>
    return;
 80022ba:	e004      	b.n	80022c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80022bc:	bf00      	nop
 80022be:	e002      	b.n	80022c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80022c0:	bf00      	nop
 80022c2:	e000      	b.n	80022c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80022c4:	bf00      	nop
  }
}
 80022c6:	37e8      	adds	r7, #232	@ 0xe8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr

080022de <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022de:	b480      	push	{r7}
 80022e0:	b083      	sub	sp, #12
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80022e6:	bf00      	nop
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr

080022f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr

08002302 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
 800230a:	460b      	mov	r3, r1
 800230c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr

08002318 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	4613      	mov	r3, r2
 8002326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002328:	e03b      	b.n	80023a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002330:	d037      	beq.n	80023a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002332:	f7fe fa85 	bl	8000840 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	6a3a      	ldr	r2, [r7, #32]
 800233e:	429a      	cmp	r2, r3
 8002340:	d302      	bcc.n	8002348 <UART_WaitOnFlagUntilTimeout+0x30>
 8002342:	6a3b      	ldr	r3, [r7, #32]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e03a      	b.n	80023c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f003 0304 	and.w	r3, r3, #4
 8002356:	2b00      	cmp	r3, #0
 8002358:	d023      	beq.n	80023a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b80      	cmp	r3, #128	@ 0x80
 800235e:	d020      	beq.n	80023a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b40      	cmp	r3, #64	@ 0x40
 8002364:	d01d      	beq.n	80023a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b08      	cmp	r3, #8
 8002372:	d116      	bne.n	80023a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f000 f81d 	bl	80023ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2208      	movs	r2, #8
 8002394:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e00f      	b.n	80023c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	4013      	ands	r3, r2
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	bf0c      	ite	eq
 80023b2:	2301      	moveq	r3, #1
 80023b4:	2300      	movne	r3, #0
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	461a      	mov	r2, r3
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d0b4      	beq.n	800232a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b095      	sub	sp, #84	@ 0x54
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	330c      	adds	r3, #12
 80023d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023dc:	e853 3f00 	ldrex	r3, [r3]
 80023e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80023e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80023e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	330c      	adds	r3, #12
 80023f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023f2:	643a      	str	r2, [r7, #64]	@ 0x40
 80023f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80023fa:	e841 2300 	strex	r3, r2, [r1]
 80023fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1e5      	bne.n	80023d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	3314      	adds	r3, #20
 800240c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800240e:	6a3b      	ldr	r3, [r7, #32]
 8002410:	e853 3f00 	ldrex	r3, [r3]
 8002414:	61fb      	str	r3, [r7, #28]
   return(result);
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	f023 0301 	bic.w	r3, r3, #1
 800241c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	3314      	adds	r3, #20
 8002424:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002426:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002428:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800242a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800242c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800242e:	e841 2300 	strex	r3, r2, [r1]
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1e5      	bne.n	8002406 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	2b01      	cmp	r3, #1
 8002440:	d119      	bne.n	8002476 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	330c      	adds	r3, #12
 8002448:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	e853 3f00 	ldrex	r3, [r3]
 8002450:	60bb      	str	r3, [r7, #8]
   return(result);
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	f023 0310 	bic.w	r3, r3, #16
 8002458:	647b      	str	r3, [r7, #68]	@ 0x44
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	330c      	adds	r3, #12
 8002460:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002462:	61ba      	str	r2, [r7, #24]
 8002464:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002466:	6979      	ldr	r1, [r7, #20]
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	e841 2300 	strex	r3, r2, [r1]
 800246e:	613b      	str	r3, [r7, #16]
   return(result);
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1e5      	bne.n	8002442 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2220      	movs	r2, #32
 800247a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002484:	bf00      	nop
 8002486:	3754      	adds	r7, #84	@ 0x54
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr

0800248e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b084      	sub	sp, #16
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2200      	movs	r2, #0
 80024a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f7ff ff21 	bl	80022f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b085      	sub	sp, #20
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b21      	cmp	r3, #33	@ 0x21
 80024c8:	d13e      	bne.n	8002548 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024d2:	d114      	bne.n	80024fe <UART_Transmit_IT+0x48>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d110      	bne.n	80024fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	1c9a      	adds	r2, r3, #2
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	621a      	str	r2, [r3, #32]
 80024fc:	e008      	b.n	8002510 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	1c59      	adds	r1, r3, #1
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6211      	str	r1, [r2, #32]
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002514:	b29b      	uxth	r3, r3
 8002516:	3b01      	subs	r3, #1
 8002518:	b29b      	uxth	r3, r3
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	4619      	mov	r1, r3
 800251e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10f      	bne.n	8002544 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68da      	ldr	r2, [r3, #12]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002532:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002542:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	e000      	b.n	800254a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002548:	2302      	movs	r3, #2
  }
}
 800254a:	4618      	mov	r0, r3
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800256a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff fea9 	bl	80022cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08c      	sub	sp, #48	@ 0x30
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b22      	cmp	r3, #34	@ 0x22
 8002596:	f040 80ae 	bne.w	80026f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025a2:	d117      	bne.n	80025d4 <UART_Receive_IT+0x50>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d113      	bne.n	80025d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025cc:	1c9a      	adds	r2, r3, #2
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80025d2:	e026      	b.n	8002622 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025e6:	d007      	beq.n	80025f8 <UART_Receive_IT+0x74>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10a      	bne.n	8002606 <UART_Receive_IT+0x82>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002602:	701a      	strb	r2, [r3, #0]
 8002604:	e008      	b.n	8002618 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	b2db      	uxtb	r3, r3
 800260e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002612:	b2da      	uxtb	r2, r3
 8002614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002616:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002626:	b29b      	uxth	r3, r3
 8002628:	3b01      	subs	r3, #1
 800262a:	b29b      	uxth	r3, r3
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	4619      	mov	r1, r3
 8002630:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002632:	2b00      	cmp	r3, #0
 8002634:	d15d      	bne.n	80026f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 0220 	bic.w	r2, r2, #32
 8002644:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002654:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	695a      	ldr	r2, [r3, #20]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0201 	bic.w	r2, r2, #1
 8002664:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2220      	movs	r2, #32
 800266a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002678:	2b01      	cmp	r3, #1
 800267a:	d135      	bne.n	80026e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	330c      	adds	r3, #12
 8002688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	e853 3f00 	ldrex	r3, [r3]
 8002690:	613b      	str	r3, [r7, #16]
   return(result);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	f023 0310 	bic.w	r3, r3, #16
 8002698:	627b      	str	r3, [r7, #36]	@ 0x24
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	330c      	adds	r3, #12
 80026a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026a2:	623a      	str	r2, [r7, #32]
 80026a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a6:	69f9      	ldr	r1, [r7, #28]
 80026a8:	6a3a      	ldr	r2, [r7, #32]
 80026aa:	e841 2300 	strex	r3, r2, [r1]
 80026ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1e5      	bne.n	8002682 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0310 	and.w	r3, r3, #16
 80026c0:	2b10      	cmp	r3, #16
 80026c2:	d10a      	bne.n	80026da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026c4:	2300      	movs	r3, #0
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80026de:	4619      	mov	r1, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff fe0e 	bl	8002302 <HAL_UARTEx_RxEventCallback>
 80026e6:	e002      	b.n	80026ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f7ff fdf8 	bl	80022de <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e002      	b.n	80026f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	e000      	b.n	80026f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80026f6:	2302      	movs	r3, #2
  }
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3730      	adds	r7, #48	@ 0x30
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	4313      	orrs	r3, r2
 800272e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800273a:	f023 030c 	bic.w	r3, r3, #12
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	68b9      	ldr	r1, [r7, #8]
 8002744:	430b      	orrs	r3, r1
 8002746:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699a      	ldr	r2, [r3, #24]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a2c      	ldr	r2, [pc, #176]	@ (8002814 <UART_SetConfig+0x114>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d103      	bne.n	8002770 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002768:	f7fe ffa2 	bl	80016b0 <HAL_RCC_GetPCLK2Freq>
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	e002      	b.n	8002776 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002770:	f7fe ff8a 	bl	8001688 <HAL_RCC_GetPCLK1Freq>
 8002774:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	4613      	mov	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	009a      	lsls	r2, r3, #2
 8002780:	441a      	add	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	fbb2 f3f3 	udiv	r3, r2, r3
 800278c:	4a22      	ldr	r2, [pc, #136]	@ (8002818 <UART_SetConfig+0x118>)
 800278e:	fba2 2303 	umull	r2, r3, r2, r3
 8002792:	095b      	lsrs	r3, r3, #5
 8002794:	0119      	lsls	r1, r3, #4
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	009a      	lsls	r2, r3, #2
 80027a0:	441a      	add	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <UART_SetConfig+0x118>)
 80027ae:	fba3 0302 	umull	r0, r3, r3, r2
 80027b2:	095b      	lsrs	r3, r3, #5
 80027b4:	2064      	movs	r0, #100	@ 0x64
 80027b6:	fb00 f303 	mul.w	r3, r0, r3
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	3332      	adds	r3, #50	@ 0x32
 80027c0:	4a15      	ldr	r2, [pc, #84]	@ (8002818 <UART_SetConfig+0x118>)
 80027c2:	fba2 2303 	umull	r2, r3, r2, r3
 80027c6:	095b      	lsrs	r3, r3, #5
 80027c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027cc:	4419      	add	r1, r3
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	4613      	mov	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	009a      	lsls	r2, r3, #2
 80027d8:	441a      	add	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002818 <UART_SetConfig+0x118>)
 80027e6:	fba3 0302 	umull	r0, r3, r3, r2
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	2064      	movs	r0, #100	@ 0x64
 80027ee:	fb00 f303 	mul.w	r3, r0, r3
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	3332      	adds	r3, #50	@ 0x32
 80027f8:	4a07      	ldr	r2, [pc, #28]	@ (8002818 <UART_SetConfig+0x118>)
 80027fa:	fba2 2303 	umull	r2, r3, r2, r3
 80027fe:	095b      	lsrs	r3, r3, #5
 8002800:	f003 020f 	and.w	r2, r3, #15
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	440a      	add	r2, r1
 800280a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800280c:	bf00      	nop
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40013800 	.word	0x40013800
 8002818:	51eb851f 	.word	0x51eb851f

0800281c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f103 0208 	add.w	r2, r3, #8
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f04f 32ff 	mov.w	r2, #4294967295
 8002834:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f103 0208 	add.w	r2, r3, #8
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f103 0208 	add.w	r2, r3, #8
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr

0800285a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	bc80      	pop	{r7}
 8002870:	4770      	bx	lr

08002872 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002872:	b480      	push	{r7}
 8002874:	b085      	sub	sp, #20
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	1c5a      	adds	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	601a      	str	r2, [r3, #0]
}
 80028ae:	bf00      	nop
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ce:	d103      	bne.n	80028d8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	e00c      	b.n	80028f2 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	3308      	adds	r3, #8
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	e002      	b.n	80028e6 <vListInsert+0x2e>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	60fb      	str	r3, [r7, #12]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d2f6      	bcs.n	80028e0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	68fa      	ldr	r2, [r7, #12]
 8002906:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	1c5a      	adds	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	601a      	str	r2, [r3, #0]
}
 800291e:	bf00      	nop
 8002920:	3714      	adds	r7, #20
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6892      	ldr	r2, [r2, #8]
 800293e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6852      	ldr	r2, [r2, #4]
 8002948:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	429a      	cmp	r2, r3
 8002952:	d103      	bne.n	800295c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	1e5a      	subs	r2, r3, #1
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3714      	adds	r7, #20
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
	...

0800297c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10b      	bne.n	80029a8 <xQueueGenericReset+0x2c>
        __asm volatile
 8002990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002994:	f383 8811 	msr	BASEPRI, r3
 8002998:	f3bf 8f6f 	isb	sy
 800299c:	f3bf 8f4f 	dsb	sy
 80029a0:	60bb      	str	r3, [r7, #8]
    }
 80029a2:	bf00      	nop
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80029a8:	f001 fc10 	bl	80041cc <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b4:	68f9      	ldr	r1, [r7, #12]
 80029b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80029b8:	fb01 f303 	mul.w	r3, r1, r3
 80029bc:	441a      	add	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d8:	3b01      	subs	r3, #1
 80029da:	68f9      	ldr	r1, [r7, #12]
 80029dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	441a      	add	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	22ff      	movs	r2, #255	@ 0xff
 80029ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	22ff      	movs	r2, #255	@ 0xff
 80029f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d114      	bne.n	8002a28 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d01a      	beq.n	8002a3c <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	3310      	adds	r3, #16
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 ff80 	bl	8003910 <xTaskRemoveFromEventList>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d012      	beq.n	8002a3c <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002a16:	4b0d      	ldr	r3, [pc, #52]	@ (8002a4c <xQueueGenericReset+0xd0>)
 8002a18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	f3bf 8f4f 	dsb	sy
 8002a22:	f3bf 8f6f 	isb	sy
 8002a26:	e009      	b.n	8002a3c <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	3310      	adds	r3, #16
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fef5 	bl	800281c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	3324      	adds	r3, #36	@ 0x24
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fef0 	bl	800281c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002a3c:	f001 fbf6 	bl	800422c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002a40:	2301      	movs	r3, #1
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	e000ed04 	.word	0xe000ed04

08002a50 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b08c      	sub	sp, #48	@ 0x30
 8002a54:	af02      	add	r7, sp, #8
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10b      	bne.n	8002a7c <xQueueGenericCreate+0x2c>
        __asm volatile
 8002a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a68:	f383 8811 	msr	BASEPRI, r3
 8002a6c:	f3bf 8f6f 	isb	sy
 8002a70:	f3bf 8f4f 	dsb	sy
 8002a74:	61bb      	str	r3, [r7, #24]
    }
 8002a76:	bf00      	nop
 8002a78:	bf00      	nop
 8002a7a:	e7fd      	b.n	8002a78 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	fb02 f303 	mul.w	r3, r2, r3
 8002a84:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d006      	beq.n	8002a9a <xQueueGenericCreate+0x4a>
 8002a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d101      	bne.n	8002a9e <xQueueGenericCreate+0x4e>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <xQueueGenericCreate+0x50>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10b      	bne.n	8002abc <xQueueGenericCreate+0x6c>
        __asm volatile
 8002aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aa8:	f383 8811 	msr	BASEPRI, r3
 8002aac:	f3bf 8f6f 	isb	sy
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	617b      	str	r3, [r7, #20]
    }
 8002ab6:	bf00      	nop
 8002ab8:	bf00      	nop
 8002aba:	e7fd      	b.n	8002ab8 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abe:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 8002ac2:	d90b      	bls.n	8002adc <xQueueGenericCreate+0x8c>
        __asm volatile
 8002ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac8:	f383 8811 	msr	BASEPRI, r3
 8002acc:	f3bf 8f6f 	isb	sy
 8002ad0:	f3bf 8f4f 	dsb	sy
 8002ad4:	613b      	str	r3, [r7, #16]
    }
 8002ad6:	bf00      	nop
 8002ad8:	bf00      	nop
 8002ada:	e7fd      	b.n	8002ad8 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ade:	3348      	adds	r3, #72	@ 0x48
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f001 fc35 	bl	8004350 <pvPortMalloc>
 8002ae6:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00d      	beq.n	8002b0a <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002aee:	6a3b      	ldr	r3, [r7, #32]
 8002af0:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	3348      	adds	r3, #72	@ 0x48
 8002af6:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002af8:	79fa      	ldrb	r2, [r7, #7]
 8002afa:	6a3b      	ldr	r3, [r7, #32]
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	4613      	mov	r3, r2
 8002b00:	69fa      	ldr	r2, [r7, #28]
 8002b02:	68b9      	ldr	r1, [r7, #8]
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f000 f805 	bl	8002b14 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002b0a:	6a3b      	ldr	r3, [r7, #32]
    }
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3728      	adds	r7, #40	@ 0x28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d103      	bne.n	8002b30 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	e002      	b.n	8002b36 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b42:	2101      	movs	r1, #1
 8002b44:	69b8      	ldr	r0, [r7, #24]
 8002b46:	f7ff ff19 	bl	800297c <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08e      	sub	sp, #56	@ 0x38
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
 8002b60:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002b62:	2300      	movs	r3, #0
 8002b64:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8002b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10b      	bne.n	8002b88 <xQueueGenericSend+0x34>
        __asm volatile
 8002b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d103      	bne.n	8002b96 <xQueueGenericSend+0x42>
 8002b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <xQueueGenericSend+0x46>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <xQueueGenericSend+0x48>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10b      	bne.n	8002bb8 <xQueueGenericSend+0x64>
        __asm volatile
 8002ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba4:	f383 8811 	msr	BASEPRI, r3
 8002ba8:	f3bf 8f6f 	isb	sy
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8002bb2:	bf00      	nop
 8002bb4:	bf00      	nop
 8002bb6:	e7fd      	b.n	8002bb4 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d103      	bne.n	8002bc6 <xQueueGenericSend+0x72>
 8002bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d101      	bne.n	8002bca <xQueueGenericSend+0x76>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <xQueueGenericSend+0x78>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10b      	bne.n	8002be8 <xQueueGenericSend+0x94>
        __asm volatile
 8002bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bd4:	f383 8811 	msr	BASEPRI, r3
 8002bd8:	f3bf 8f6f 	isb	sy
 8002bdc:	f3bf 8f4f 	dsb	sy
 8002be0:	623b      	str	r3, [r7, #32]
    }
 8002be2:	bf00      	nop
 8002be4:	bf00      	nop
 8002be6:	e7fd      	b.n	8002be4 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002be8:	f001 f836 	bl	8003c58 <xTaskGetSchedulerState>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d102      	bne.n	8002bf8 <xQueueGenericSend+0xa4>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <xQueueGenericSend+0xa8>
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e000      	b.n	8002bfe <xQueueGenericSend+0xaa>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <xQueueGenericSend+0xc6>
        __asm volatile
 8002c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c06:	f383 8811 	msr	BASEPRI, r3
 8002c0a:	f3bf 8f6f 	isb	sy
 8002c0e:	f3bf 8f4f 	dsb	sy
 8002c12:	61fb      	str	r3, [r7, #28]
    }
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop
 8002c18:	e7fd      	b.n	8002c16 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002c1a:	f001 fad7 	bl	80041cc <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d302      	bcc.n	8002c30 <xQueueGenericSend+0xdc>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d129      	bne.n	8002c84 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	68b9      	ldr	r1, [r7, #8]
 8002c34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c36:	f000 f9b6 	bl	8002fa6 <prvCopyDataToQueue>
 8002c3a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d010      	beq.n	8002c66 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c46:	3324      	adds	r3, #36	@ 0x24
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f000 fe61 	bl	8003910 <xTaskRemoveFromEventList>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d013      	beq.n	8002c7c <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002c54:	4b3f      	ldr	r3, [pc, #252]	@ (8002d54 <xQueueGenericSend+0x200>)
 8002c56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	f3bf 8f6f 	isb	sy
 8002c64:	e00a      	b.n	8002c7c <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d007      	beq.n	8002c7c <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002c6c:	4b39      	ldr	r3, [pc, #228]	@ (8002d54 <xQueueGenericSend+0x200>)
 8002c6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	f3bf 8f4f 	dsb	sy
 8002c78:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002c7c:	f001 fad6 	bl	800422c <vPortExitCritical>
                return pdPASS;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e063      	b.n	8002d4c <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d103      	bne.n	8002c92 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002c8a:	f001 facf 	bl	800422c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	e05c      	b.n	8002d4c <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d106      	bne.n	8002ca6 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f000 fe9b 	bl	80039d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002ca6:	f001 fac1 	bl	800422c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002caa:	f000 fc43 	bl	8003534 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002cae:	f001 fa8d 	bl	80041cc <vPortEnterCritical>
 8002cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002cb8:	b25b      	sxtb	r3, r3
 8002cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cbe:	d103      	bne.n	8002cc8 <xQueueGenericSend+0x174>
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002cce:	b25b      	sxtb	r3, r3
 8002cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd4:	d103      	bne.n	8002cde <xQueueGenericSend+0x18a>
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002cde:	f001 faa5 	bl	800422c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ce2:	1d3a      	adds	r2, r7, #4
 8002ce4:	f107 0314 	add.w	r3, r7, #20
 8002ce8:	4611      	mov	r1, r2
 8002cea:	4618      	mov	r0, r3
 8002cec:	f000 fe8a 	bl	8003a04 <xTaskCheckForTimeOut>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d124      	bne.n	8002d40 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002cf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002cf8:	f000 fa27 	bl	800314a <prvIsQueueFull>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d018      	beq.n	8002d34 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d04:	3310      	adds	r3, #16
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	4611      	mov	r1, r2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 fdda 	bl	80038c4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002d10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d12:	f000 f9b2 	bl	800307a <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002d16:	f000 fc1b 	bl	8003550 <xTaskResumeAll>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f47f af7c 	bne.w	8002c1a <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8002d22:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <xQueueGenericSend+0x200>)
 8002d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	f3bf 8f6f 	isb	sy
 8002d32:	e772      	b.n	8002c1a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002d34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d36:	f000 f9a0 	bl	800307a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002d3a:	f000 fc09 	bl	8003550 <xTaskResumeAll>
 8002d3e:	e76c      	b.n	8002c1a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002d40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d42:	f000 f99a 	bl	800307a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002d46:	f000 fc03 	bl	8003550 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8002d4a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3738      	adds	r7, #56	@ 0x38
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	e000ed04 	.word	0xe000ed04

08002d58 <xQueueSemaphoreTake>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08e      	sub	sp, #56	@ 0x38
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002d62:	2300      	movs	r3, #0
 8002d64:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10b      	bne.n	8002d8c <xQueueSemaphoreTake+0x34>
        __asm volatile
 8002d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d78:	f383 8811 	msr	BASEPRI, r3
 8002d7c:	f3bf 8f6f 	isb	sy
 8002d80:	f3bf 8f4f 	dsb	sy
 8002d84:	623b      	str	r3, [r7, #32]
    }
 8002d86:	bf00      	nop
 8002d88:	bf00      	nop
 8002d8a:	e7fd      	b.n	8002d88 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8002d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00b      	beq.n	8002dac <xQueueSemaphoreTake+0x54>
        __asm volatile
 8002d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d98:	f383 8811 	msr	BASEPRI, r3
 8002d9c:	f3bf 8f6f 	isb	sy
 8002da0:	f3bf 8f4f 	dsb	sy
 8002da4:	61fb      	str	r3, [r7, #28]
    }
 8002da6:	bf00      	nop
 8002da8:	bf00      	nop
 8002daa:	e7fd      	b.n	8002da8 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dac:	f000 ff54 	bl	8003c58 <xTaskGetSchedulerState>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d102      	bne.n	8002dbc <xQueueSemaphoreTake+0x64>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <xQueueSemaphoreTake+0x68>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <xQueueSemaphoreTake+0x6a>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10b      	bne.n	8002dde <xQueueSemaphoreTake+0x86>
        __asm volatile
 8002dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dca:	f383 8811 	msr	BASEPRI, r3
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f3bf 8f4f 	dsb	sy
 8002dd6:	61bb      	str	r3, [r7, #24]
    }
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	e7fd      	b.n	8002dda <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002dde:	f001 f9f5 	bl	80041cc <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002de6:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d024      	beq.n	8002e38 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df0:	1e5a      	subs	r2, r3, #1
 8002df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df4:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d104      	bne.n	8002e08 <xQueueSemaphoreTake+0xb0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002dfe:	f001 f8cb 	bl	8003f98 <pvTaskIncrementMutexHeldCount>
 8002e02:	4602      	mov	r2, r0
 8002e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e06:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00f      	beq.n	8002e30 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e12:	3310      	adds	r3, #16
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 fd7b 	bl	8003910 <xTaskRemoveFromEventList>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d007      	beq.n	8002e30 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002e20:	4b54      	ldr	r3, [pc, #336]	@ (8002f74 <xQueueSemaphoreTake+0x21c>)
 8002e22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	f3bf 8f4f 	dsb	sy
 8002e2c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002e30:	f001 f9fc 	bl	800422c <vPortExitCritical>
                return pdPASS;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e098      	b.n	8002f6a <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d112      	bne.n	8002e64 <xQueueSemaphoreTake+0x10c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8002e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00b      	beq.n	8002e5c <xQueueSemaphoreTake+0x104>
        __asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	617b      	str	r3, [r7, #20]
    }
 8002e56:	bf00      	nop
 8002e58:	bf00      	nop
 8002e5a:	e7fd      	b.n	8002e58 <xQueueSemaphoreTake+0x100>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8002e5c:	f001 f9e6 	bl	800422c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002e60:	2300      	movs	r3, #0
 8002e62:	e082      	b.n	8002f6a <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d106      	bne.n	8002e78 <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002e6a:	f107 030c 	add.w	r3, r7, #12
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f000 fdb2 	bl	80039d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002e74:	2301      	movs	r3, #1
 8002e76:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002e78:	f001 f9d8 	bl	800422c <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002e7c:	f000 fb5a 	bl	8003534 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002e80:	f001 f9a4 	bl	80041cc <vPortEnterCritical>
 8002e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e86:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e8a:	b25b      	sxtb	r3, r3
 8002e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e90:	d103      	bne.n	8002e9a <xQueueSemaphoreTake+0x142>
 8002e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ea0:	b25b      	sxtb	r3, r3
 8002ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea6:	d103      	bne.n	8002eb0 <xQueueSemaphoreTake+0x158>
 8002ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002eb0:	f001 f9bc 	bl	800422c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002eb4:	463a      	mov	r2, r7
 8002eb6:	f107 030c 	add.w	r3, r7, #12
 8002eba:	4611      	mov	r1, r2
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fda1 	bl	8003a04 <xTaskCheckForTimeOut>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d132      	bne.n	8002f2e <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ec8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002eca:	f000 f928 	bl	800311e <prvIsQueueEmpty>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d026      	beq.n	8002f22 <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d109      	bne.n	8002ef0 <xQueueSemaphoreTake+0x198>
                        {
                            taskENTER_CRITICAL();
 8002edc:	f001 f976 	bl	80041cc <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f000 fed5 	bl	8003c94 <xTaskPriorityInherit>
 8002eea:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 8002eec:	f001 f99e 	bl	800422c <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ef2:	3324      	adds	r3, #36	@ 0x24
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f000 fce3 	bl	80038c4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002efe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f00:	f000 f8bb 	bl	800307a <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002f04:	f000 fb24 	bl	8003550 <xTaskResumeAll>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f47f af67 	bne.w	8002dde <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8002f10:	4b18      	ldr	r3, [pc, #96]	@ (8002f74 <xQueueSemaphoreTake+0x21c>)
 8002f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	f3bf 8f6f 	isb	sy
 8002f20:	e75d      	b.n	8002dde <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8002f22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f24:	f000 f8a9 	bl	800307a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002f28:	f000 fb12 	bl	8003550 <xTaskResumeAll>
 8002f2c:	e757      	b.n	8002dde <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8002f2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f30:	f000 f8a3 	bl	800307a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002f34:	f000 fb0c 	bl	8003550 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f3a:	f000 f8f0 	bl	800311e <prvIsQueueEmpty>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f43f af4c 	beq.w	8002dde <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8002f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00d      	beq.n	8002f68 <xQueueSemaphoreTake+0x210>
                        {
                            taskENTER_CRITICAL();
 8002f4c:	f001 f93e 	bl	80041cc <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002f50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f52:	f000 f811 	bl	8002f78 <prvGetDisinheritPriorityAfterTimeout>
 8002f56:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f000 ff8a 	bl	8003e78 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8002f64:	f001 f962 	bl	800422c <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002f68:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3738      	adds	r7, #56	@ 0x38
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	e000ed04 	.word	0xe000ed04

08002f78 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d006      	beq.n	8002f96 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f1c3 0307 	rsb	r3, r3, #7
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	e001      	b.n	8002f9a <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002f96:	2300      	movs	r3, #0
 8002f98:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
    }
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr

08002fa6 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b086      	sub	sp, #24
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fba:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10d      	bne.n	8002fe0 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d14d      	bne.n	8003068 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 fed5 	bl	8003d80 <xTaskPriorityDisinherit>
 8002fd6:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
 8002fde:	e043      	b.n	8003068 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d119      	bne.n	800301a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6858      	ldr	r0, [r3, #4]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	461a      	mov	r2, r3
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	f001 fc39 	bl	8004868 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	685a      	ldr	r2, [r3, #4]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	441a      	add	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	429a      	cmp	r2, r3
 800300e:	d32b      	bcc.n	8003068 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	e026      	b.n	8003068 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	68d8      	ldr	r0, [r3, #12]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	461a      	mov	r2, r3
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	f001 fc1f 	bl	8004868 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	425b      	negs	r3, r3
 8003034:	441a      	add	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d207      	bcs.n	8003056 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	425b      	negs	r3, r3
 8003050:	441a      	add	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b02      	cmp	r3, #2
 800305a:	d105      	bne.n	8003068 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	3b01      	subs	r3, #1
 8003066:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8003070:	697b      	ldr	r3, [r7, #20]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003082:	f001 f8a3 	bl	80041cc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800308c:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800308e:	e011      	b.n	80030b4 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003094:	2b00      	cmp	r3, #0
 8003096:	d012      	beq.n	80030be <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3324      	adds	r3, #36	@ 0x24
 800309c:	4618      	mov	r0, r3
 800309e:	f000 fc37 	bl	8003910 <xTaskRemoveFromEventList>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80030a8:	f000 fd14 	bl	8003ad4 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80030b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	dce9      	bgt.n	8003090 <prvUnlockQueue+0x16>
 80030bc:	e000      	b.n	80030c0 <prvUnlockQueue+0x46>
                        break;
 80030be:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	22ff      	movs	r2, #255	@ 0xff
 80030c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80030c8:	f001 f8b0 	bl	800422c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80030cc:	f001 f87e 	bl	80041cc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030d6:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80030d8:	e011      	b.n	80030fe <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d012      	beq.n	8003108 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3310      	adds	r3, #16
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 fc12 	bl	8003910 <xTaskRemoveFromEventList>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80030f2:	f000 fcef 	bl	8003ad4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80030f6:	7bbb      	ldrb	r3, [r7, #14]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80030fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003102:	2b00      	cmp	r3, #0
 8003104:	dce9      	bgt.n	80030da <prvUnlockQueue+0x60>
 8003106:	e000      	b.n	800310a <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003108:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	22ff      	movs	r2, #255	@ 0xff
 800310e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8003112:	f001 f88b 	bl	800422c <vPortExitCritical>
}
 8003116:	bf00      	nop
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003126:	f001 f851 	bl	80041cc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800312e:	2b00      	cmp	r3, #0
 8003130:	d102      	bne.n	8003138 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003132:	2301      	movs	r3, #1
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	e001      	b.n	800313c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800313c:	f001 f876 	bl	800422c <vPortExitCritical>

    return xReturn;
 8003140:	68fb      	ldr	r3, [r7, #12]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b084      	sub	sp, #16
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003152:	f001 f83b 	bl	80041cc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315e:	429a      	cmp	r2, r3
 8003160:	d102      	bne.n	8003168 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003162:	2301      	movs	r3, #1
 8003164:	60fb      	str	r3, [r7, #12]
 8003166:	e001      	b.n	800316c <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800316c:	f001 f85e 	bl	800422c <vPortExitCritical>

    return xReturn;
 8003170:	68fb      	ldr	r3, [r7, #12]
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800317a:	b580      	push	{r7, lr}
 800317c:	b08c      	sub	sp, #48	@ 0x30
 800317e:	af04      	add	r7, sp, #16
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	603b      	str	r3, [r7, #0]
 8003186:	4613      	mov	r3, r2
 8003188:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800318a:	88fb      	ldrh	r3, [r7, #6]
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4618      	mov	r0, r3
 8003190:	f001 f8de 	bl	8004350 <pvPortMalloc>
 8003194:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00e      	beq.n	80031ba <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800319c:	20a0      	movs	r0, #160	@ 0xa0
 800319e:	f001 f8d7 	bl	8004350 <pvPortMalloc>
 80031a2:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80031b0:	e005      	b.n	80031be <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80031b2:	6978      	ldr	r0, [r7, #20]
 80031b4:	f001 f9ae 	bl	8004514 <vPortFree>
 80031b8:	e001      	b.n	80031be <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d013      	beq.n	80031ec <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80031c4:	88fa      	ldrh	r2, [r7, #6]
 80031c6:	2300      	movs	r3, #0
 80031c8:	9303      	str	r3, [sp, #12]
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	9302      	str	r3, [sp, #8]
 80031ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d0:	9301      	str	r3, [sp, #4]
 80031d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	68b9      	ldr	r1, [r7, #8]
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 f80e 	bl	80031fc <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80031e0:	69f8      	ldr	r0, [r7, #28]
 80031e2:	f000 f8b1 	bl	8003348 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80031e6:	2301      	movs	r3, #1
 80031e8:	61bb      	str	r3, [r7, #24]
 80031ea:	e002      	b.n	80031f2 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80031ec:	f04f 33ff 	mov.w	r3, #4294967295
 80031f0:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80031f2:	69bb      	ldr	r3, [r7, #24]
    }
 80031f4:	4618      	mov	r0, r3
 80031f6:	3720      	adds	r7, #32
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
 8003208:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800320a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800320c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003214:	3b01      	subs	r3, #1
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	4413      	add	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	f023 0307 	bic.w	r3, r3, #7
 8003222:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00b      	beq.n	8003246 <prvInitialiseNewTask+0x4a>
        __asm volatile
 800322e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003232:	f383 8811 	msr	BASEPRI, r3
 8003236:	f3bf 8f6f 	isb	sy
 800323a:	f3bf 8f4f 	dsb	sy
 800323e:	617b      	str	r3, [r7, #20]
    }
 8003240:	bf00      	nop
 8003242:	bf00      	nop
 8003244:	e7fd      	b.n	8003242 <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d01f      	beq.n	800328c <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800324c:	2300      	movs	r3, #0
 800324e:	61fb      	str	r3, [r7, #28]
 8003250:	e012      	b.n	8003278 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	4413      	add	r3, r2
 8003258:	7819      	ldrb	r1, [r3, #0]
 800325a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	4413      	add	r3, r2
 8003260:	3334      	adds	r3, #52	@ 0x34
 8003262:	460a      	mov	r2, r1
 8003264:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	4413      	add	r3, r2
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d006      	beq.n	8003280 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3301      	adds	r3, #1
 8003276:	61fb      	str	r3, [r7, #28]
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	2b0f      	cmp	r3, #15
 800327c:	d9e9      	bls.n	8003252 <prvInitialiseNewTask+0x56>
 800327e:	e000      	b.n	8003282 <prvInitialiseNewTask+0x86>
            {
                break;
 8003280:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800328a:	e003      	b.n	8003294 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800328c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003296:	2b06      	cmp	r3, #6
 8003298:	d901      	bls.n	800329e <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800329a:	2306      	movs	r3, #6
 800329c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800329e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80032a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032a8:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 80032aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ac:	2200      	movs	r2, #0
 80032ae:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80032b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b2:	3304      	adds	r3, #4
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff fad0 	bl	800285a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80032ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032bc:	3318      	adds	r3, #24
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff facb 	bl	800285a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80032c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032c8:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032cc:	f1c3 0207 	rsb	r2, r3, #7
 80032d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80032d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032d8:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80032da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032dc:	3398      	adds	r3, #152	@ 0x98
 80032de:	2204      	movs	r2, #4
 80032e0:	2100      	movs	r1, #0
 80032e2:	4618      	mov	r0, r3
 80032e4:	f001 fa34 	bl	8004750 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80032e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ea:	339c      	adds	r3, #156	@ 0x9c
 80032ec:	2201      	movs	r2, #1
 80032ee:	2100      	movs	r1, #0
 80032f0:	4618      	mov	r0, r3
 80032f2:	f001 fa2d 	bl	8004750 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80032f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f8:	334c      	adds	r3, #76	@ 0x4c
 80032fa:	224c      	movs	r2, #76	@ 0x4c
 80032fc:	2100      	movs	r1, #0
 80032fe:	4618      	mov	r0, r3
 8003300:	f001 fa26 	bl	8004750 <memset>
 8003304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003306:	4a0d      	ldr	r2, [pc, #52]	@ (800333c <prvInitialiseNewTask+0x140>)
 8003308:	651a      	str	r2, [r3, #80]	@ 0x50
 800330a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330c:	4a0c      	ldr	r2, [pc, #48]	@ (8003340 <prvInitialiseNewTask+0x144>)
 800330e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003312:	4a0c      	ldr	r2, [pc, #48]	@ (8003344 <prvInitialiseNewTask+0x148>)
 8003314:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	68f9      	ldr	r1, [r7, #12]
 800331a:	69b8      	ldr	r0, [r7, #24]
 800331c:	f000 feb6 	bl	800408c <pxPortInitialiseStack>
 8003320:	4602      	mov	r2, r0
 8003322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003324:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d002      	beq.n	8003332 <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800332c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800332e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003330:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003332:	bf00      	nop
 8003334:	3720      	adds	r7, #32
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	2000226c 	.word	0x2000226c
 8003340:	200022d4 	.word	0x200022d4
 8003344:	2000233c 	.word	0x2000233c

08003348 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003350:	f000 ff3c 	bl	80041cc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003354:	4b2a      	ldr	r3, [pc, #168]	@ (8003400 <prvAddNewTaskToReadyList+0xb8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	3301      	adds	r3, #1
 800335a:	4a29      	ldr	r2, [pc, #164]	@ (8003400 <prvAddNewTaskToReadyList+0xb8>)
 800335c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800335e:	4b29      	ldr	r3, [pc, #164]	@ (8003404 <prvAddNewTaskToReadyList+0xbc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d109      	bne.n	800337a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003366:	4a27      	ldr	r2, [pc, #156]	@ (8003404 <prvAddNewTaskToReadyList+0xbc>)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800336c:	4b24      	ldr	r3, [pc, #144]	@ (8003400 <prvAddNewTaskToReadyList+0xb8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d110      	bne.n	8003396 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003374:	f000 fbd2 	bl	8003b1c <prvInitialiseTaskLists>
 8003378:	e00d      	b.n	8003396 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800337a:	4b23      	ldr	r3, [pc, #140]	@ (8003408 <prvAddNewTaskToReadyList+0xc0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d109      	bne.n	8003396 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003382:	4b20      	ldr	r3, [pc, #128]	@ (8003404 <prvAddNewTaskToReadyList+0xbc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	429a      	cmp	r2, r3
 800338e:	d802      	bhi.n	8003396 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003390:	4a1c      	ldr	r2, [pc, #112]	@ (8003404 <prvAddNewTaskToReadyList+0xbc>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003396:	4b1d      	ldr	r3, [pc, #116]	@ (800340c <prvAddNewTaskToReadyList+0xc4>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	3301      	adds	r3, #1
 800339c:	4a1b      	ldr	r2, [pc, #108]	@ (800340c <prvAddNewTaskToReadyList+0xc4>)
 800339e:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a4:	2201      	movs	r2, #1
 80033a6:	409a      	lsls	r2, r3
 80033a8:	4b19      	ldr	r3, [pc, #100]	@ (8003410 <prvAddNewTaskToReadyList+0xc8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	4a18      	ldr	r2, [pc, #96]	@ (8003410 <prvAddNewTaskToReadyList+0xc8>)
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b6:	4613      	mov	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	4413      	add	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4a15      	ldr	r2, [pc, #84]	@ (8003414 <prvAddNewTaskToReadyList+0xcc>)
 80033c0:	441a      	add	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3304      	adds	r3, #4
 80033c6:	4619      	mov	r1, r3
 80033c8:	4610      	mov	r0, r2
 80033ca:	f7ff fa52 	bl	8002872 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80033ce:	f000 ff2d 	bl	800422c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80033d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003408 <prvAddNewTaskToReadyList+0xc0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00e      	beq.n	80033f8 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80033da:	4b0a      	ldr	r3, [pc, #40]	@ (8003404 <prvAddNewTaskToReadyList+0xbc>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d207      	bcs.n	80033f8 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80033e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003418 <prvAddNewTaskToReadyList+0xd0>)
 80033ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	f3bf 8f4f 	dsb	sy
 80033f4:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80033f8:	bf00      	nop
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000220 	.word	0x20000220
 8003404:	20000120 	.word	0x20000120
 8003408:	2000022c 	.word	0x2000022c
 800340c:	2000023c 	.word	0x2000023c
 8003410:	20000228 	.word	0x20000228
 8003414:	20000124 	.word	0x20000124
 8003418:	e000ed04 	.word	0xe000ed04

0800341c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d018      	beq.n	8003460 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800342e:	4b14      	ldr	r3, [pc, #80]	@ (8003480 <vTaskDelay+0x64>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00b      	beq.n	800344e <vTaskDelay+0x32>
        __asm volatile
 8003436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800343a:	f383 8811 	msr	BASEPRI, r3
 800343e:	f3bf 8f6f 	isb	sy
 8003442:	f3bf 8f4f 	dsb	sy
 8003446:	60bb      	str	r3, [r7, #8]
    }
 8003448:	bf00      	nop
 800344a:	bf00      	nop
 800344c:	e7fd      	b.n	800344a <vTaskDelay+0x2e>
            vTaskSuspendAll();
 800344e:	f000 f871 	bl	8003534 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003452:	2100      	movs	r1, #0
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 fdb3 	bl	8003fc0 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800345a:	f000 f879 	bl	8003550 <xTaskResumeAll>
 800345e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d107      	bne.n	8003476 <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 8003466:	4b07      	ldr	r3, [pc, #28]	@ (8003484 <vTaskDelay+0x68>)
 8003468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	f3bf 8f4f 	dsb	sy
 8003472:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	20000248 	.word	0x20000248
 8003484:	e000ed04 	.word	0xe000ed04

08003488 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800348e:	4b20      	ldr	r3, [pc, #128]	@ (8003510 <vTaskStartScheduler+0x88>)
 8003490:	9301      	str	r3, [sp, #4]
 8003492:	2300      	movs	r3, #0
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	2300      	movs	r3, #0
 8003498:	2280      	movs	r2, #128	@ 0x80
 800349a:	491e      	ldr	r1, [pc, #120]	@ (8003514 <vTaskStartScheduler+0x8c>)
 800349c:	481e      	ldr	r0, [pc, #120]	@ (8003518 <vTaskStartScheduler+0x90>)
 800349e:	f7ff fe6c 	bl	800317a <xTaskCreate>
 80034a2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d11b      	bne.n	80034e2 <vTaskStartScheduler+0x5a>
        __asm volatile
 80034aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ae:	f383 8811 	msr	BASEPRI, r3
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	60bb      	str	r3, [r7, #8]
    }
 80034bc:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80034be:	4b17      	ldr	r3, [pc, #92]	@ (800351c <vTaskStartScheduler+0x94>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	334c      	adds	r3, #76	@ 0x4c
 80034c4:	4a16      	ldr	r2, [pc, #88]	@ (8003520 <vTaskStartScheduler+0x98>)
 80034c6:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80034c8:	4b16      	ldr	r3, [pc, #88]	@ (8003524 <vTaskStartScheduler+0x9c>)
 80034ca:	f04f 32ff 	mov.w	r2, #4294967295
 80034ce:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80034d0:	4b15      	ldr	r3, [pc, #84]	@ (8003528 <vTaskStartScheduler+0xa0>)
 80034d2:	2201      	movs	r2, #1
 80034d4:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80034d6:	4b15      	ldr	r3, [pc, #84]	@ (800352c <vTaskStartScheduler+0xa4>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        if( xPortStartScheduler() != pdFALSE )
 80034dc:	f000 fe56 	bl	800418c <xPortStartScheduler>
 80034e0:	e00f      	b.n	8003502 <vTaskStartScheduler+0x7a>
    {

        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	d10b      	bne.n	8003502 <vTaskStartScheduler+0x7a>
        __asm volatile
 80034ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ee:	f383 8811 	msr	BASEPRI, r3
 80034f2:	f3bf 8f6f 	isb	sy
 80034f6:	f3bf 8f4f 	dsb	sy
 80034fa:	607b      	str	r3, [r7, #4]
    }
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	e7fd      	b.n	80034fe <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003502:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <vTaskStartScheduler+0xa8>)
 8003504:	681b      	ldr	r3, [r3, #0]
}
 8003506:	bf00      	nop
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000244 	.word	0x20000244
 8003514:	0800496c 	.word	0x0800496c
 8003518:	08003aed 	.word	0x08003aed
 800351c:	20000120 	.word	0x20000120
 8003520:	20000010 	.word	0x20000010
 8003524:	20000240 	.word	0x20000240
 8003528:	2000022c 	.word	0x2000022c
 800352c:	20000224 	.word	0x20000224
 8003530:	080049a0 	.word	0x080049a0

08003534 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003538:	4b04      	ldr	r3, [pc, #16]	@ (800354c <vTaskSuspendAll+0x18>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	3301      	adds	r3, #1
 800353e:	4a03      	ldr	r2, [pc, #12]	@ (800354c <vTaskSuspendAll+0x18>)
 8003540:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003542:	bf00      	nop
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	20000248 	.word	0x20000248

08003550 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003556:	2300      	movs	r3, #0
 8003558:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800355a:	2300      	movs	r3, #0
 800355c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800355e:	4b42      	ldr	r3, [pc, #264]	@ (8003668 <xTaskResumeAll+0x118>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10b      	bne.n	800357e <xTaskResumeAll+0x2e>
        __asm volatile
 8003566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800356a:	f383 8811 	msr	BASEPRI, r3
 800356e:	f3bf 8f6f 	isb	sy
 8003572:	f3bf 8f4f 	dsb	sy
 8003576:	603b      	str	r3, [r7, #0]
    }
 8003578:	bf00      	nop
 800357a:	bf00      	nop
 800357c:	e7fd      	b.n	800357a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800357e:	f000 fe25 	bl	80041cc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003582:	4b39      	ldr	r3, [pc, #228]	@ (8003668 <xTaskResumeAll+0x118>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3b01      	subs	r3, #1
 8003588:	4a37      	ldr	r2, [pc, #220]	@ (8003668 <xTaskResumeAll+0x118>)
 800358a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800358c:	4b36      	ldr	r3, [pc, #216]	@ (8003668 <xTaskResumeAll+0x118>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d161      	bne.n	8003658 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003594:	4b35      	ldr	r3, [pc, #212]	@ (800366c <xTaskResumeAll+0x11c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d05d      	beq.n	8003658 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800359c:	e02e      	b.n	80035fc <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800359e:	4b34      	ldr	r3, [pc, #208]	@ (8003670 <xTaskResumeAll+0x120>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	3318      	adds	r3, #24
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff f9bc 	bl	8002928 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	3304      	adds	r3, #4
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff f9b7 	bl	8002928 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035be:	2201      	movs	r2, #1
 80035c0:	409a      	lsls	r2, r3
 80035c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003674 <xTaskResumeAll+0x124>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	4a2a      	ldr	r2, [pc, #168]	@ (8003674 <xTaskResumeAll+0x124>)
 80035ca:	6013      	str	r3, [r2, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035d0:	4613      	mov	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4a27      	ldr	r2, [pc, #156]	@ (8003678 <xTaskResumeAll+0x128>)
 80035da:	441a      	add	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	3304      	adds	r3, #4
 80035e0:	4619      	mov	r1, r3
 80035e2:	4610      	mov	r0, r2
 80035e4:	f7ff f945 	bl	8002872 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ec:	4b23      	ldr	r3, [pc, #140]	@ (800367c <xTaskResumeAll+0x12c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d302      	bcc.n	80035fc <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 80035f6:	4b22      	ldr	r3, [pc, #136]	@ (8003680 <xTaskResumeAll+0x130>)
 80035f8:	2201      	movs	r2, #1
 80035fa:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003670 <xTaskResumeAll+0x120>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1cc      	bne.n	800359e <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800360a:	f000 fb0b 	bl	8003c24 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800360e:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <xTaskResumeAll+0x134>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d010      	beq.n	800363c <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800361a:	f000 f837 	bl	800368c <xTaskIncrementTick>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8003624:	4b16      	ldr	r3, [pc, #88]	@ (8003680 <xTaskResumeAll+0x130>)
 8003626:	2201      	movs	r2, #1
 8003628:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3b01      	subs	r3, #1
 800362e:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1f1      	bne.n	800361a <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8003636:	4b13      	ldr	r3, [pc, #76]	@ (8003684 <xTaskResumeAll+0x134>)
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800363c:	4b10      	ldr	r3, [pc, #64]	@ (8003680 <xTaskResumeAll+0x130>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d009      	beq.n	8003658 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003644:	2301      	movs	r3, #1
 8003646:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003648:	4b0f      	ldr	r3, [pc, #60]	@ (8003688 <xTaskResumeAll+0x138>)
 800364a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800364e:	601a      	str	r2, [r3, #0]
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003658:	f000 fde8 	bl	800422c <vPortExitCritical>

    return xAlreadyYielded;
 800365c:	68bb      	ldr	r3, [r7, #8]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000248 	.word	0x20000248
 800366c:	20000220 	.word	0x20000220
 8003670:	200001e0 	.word	0x200001e0
 8003674:	20000228 	.word	0x20000228
 8003678:	20000124 	.word	0x20000124
 800367c:	20000120 	.word	0x20000120
 8003680:	20000234 	.word	0x20000234
 8003684:	20000230 	.word	0x20000230
 8003688:	e000ed04 	.word	0xe000ed04

0800368c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003696:	4b4f      	ldr	r3, [pc, #316]	@ (80037d4 <xTaskIncrementTick+0x148>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	f040 808f 	bne.w	80037be <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80036a0:	4b4d      	ldr	r3, [pc, #308]	@ (80037d8 <xTaskIncrementTick+0x14c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	3301      	adds	r3, #1
 80036a6:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80036a8:	4a4b      	ldr	r2, [pc, #300]	@ (80037d8 <xTaskIncrementTick+0x14c>)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d121      	bne.n	80036f8 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80036b4:	4b49      	ldr	r3, [pc, #292]	@ (80037dc <xTaskIncrementTick+0x150>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00b      	beq.n	80036d6 <xTaskIncrementTick+0x4a>
        __asm volatile
 80036be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036c2:	f383 8811 	msr	BASEPRI, r3
 80036c6:	f3bf 8f6f 	isb	sy
 80036ca:	f3bf 8f4f 	dsb	sy
 80036ce:	603b      	str	r3, [r7, #0]
    }
 80036d0:	bf00      	nop
 80036d2:	bf00      	nop
 80036d4:	e7fd      	b.n	80036d2 <xTaskIncrementTick+0x46>
 80036d6:	4b41      	ldr	r3, [pc, #260]	@ (80037dc <xTaskIncrementTick+0x150>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	60fb      	str	r3, [r7, #12]
 80036dc:	4b40      	ldr	r3, [pc, #256]	@ (80037e0 <xTaskIncrementTick+0x154>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a3e      	ldr	r2, [pc, #248]	@ (80037dc <xTaskIncrementTick+0x150>)
 80036e2:	6013      	str	r3, [r2, #0]
 80036e4:	4a3e      	ldr	r2, [pc, #248]	@ (80037e0 <xTaskIncrementTick+0x154>)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6013      	str	r3, [r2, #0]
 80036ea:	4b3e      	ldr	r3, [pc, #248]	@ (80037e4 <xTaskIncrementTick+0x158>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	3301      	adds	r3, #1
 80036f0:	4a3c      	ldr	r2, [pc, #240]	@ (80037e4 <xTaskIncrementTick+0x158>)
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	f000 fa96 	bl	8003c24 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80036f8:	4b3b      	ldr	r3, [pc, #236]	@ (80037e8 <xTaskIncrementTick+0x15c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d348      	bcc.n	8003794 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003702:	4b36      	ldr	r3, [pc, #216]	@ (80037dc <xTaskIncrementTick+0x150>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d104      	bne.n	8003716 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800370c:	4b36      	ldr	r3, [pc, #216]	@ (80037e8 <xTaskIncrementTick+0x15c>)
 800370e:	f04f 32ff 	mov.w	r2, #4294967295
 8003712:	601a      	str	r2, [r3, #0]
                    break;
 8003714:	e03e      	b.n	8003794 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003716:	4b31      	ldr	r3, [pc, #196]	@ (80037dc <xTaskIncrementTick+0x150>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	429a      	cmp	r2, r3
 800372c:	d203      	bcs.n	8003736 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800372e:	4a2e      	ldr	r2, [pc, #184]	@ (80037e8 <xTaskIncrementTick+0x15c>)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003734:	e02e      	b.n	8003794 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	3304      	adds	r3, #4
 800373a:	4618      	mov	r0, r3
 800373c:	f7ff f8f4 	bl	8002928 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003744:	2b00      	cmp	r3, #0
 8003746:	d004      	beq.n	8003752 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	3318      	adds	r3, #24
 800374c:	4618      	mov	r0, r3
 800374e:	f7ff f8eb 	bl	8002928 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003756:	2201      	movs	r2, #1
 8003758:	409a      	lsls	r2, r3
 800375a:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <xTaskIncrementTick+0x160>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4313      	orrs	r3, r2
 8003760:	4a22      	ldr	r2, [pc, #136]	@ (80037ec <xTaskIncrementTick+0x160>)
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003768:	4613      	mov	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4a1f      	ldr	r2, [pc, #124]	@ (80037f0 <xTaskIncrementTick+0x164>)
 8003772:	441a      	add	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	3304      	adds	r3, #4
 8003778:	4619      	mov	r1, r3
 800377a:	4610      	mov	r0, r2
 800377c:	f7ff f879 	bl	8002872 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003784:	4b1b      	ldr	r3, [pc, #108]	@ (80037f4 <xTaskIncrementTick+0x168>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800378a:	429a      	cmp	r2, r3
 800378c:	d3b9      	bcc.n	8003702 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800378e:	2301      	movs	r3, #1
 8003790:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003792:	e7b6      	b.n	8003702 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003794:	4b17      	ldr	r3, [pc, #92]	@ (80037f4 <xTaskIncrementTick+0x168>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800379a:	4915      	ldr	r1, [pc, #84]	@ (80037f0 <xTaskIncrementTick+0x164>)
 800379c:	4613      	mov	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d901      	bls.n	80037b0 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 80037ac:	2301      	movs	r3, #1
 80037ae:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80037b0:	4b11      	ldr	r3, [pc, #68]	@ (80037f8 <xTaskIncrementTick+0x16c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d007      	beq.n	80037c8 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 80037b8:	2301      	movs	r3, #1
 80037ba:	617b      	str	r3, [r7, #20]
 80037bc:	e004      	b.n	80037c8 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80037be:	4b0f      	ldr	r3, [pc, #60]	@ (80037fc <xTaskIncrementTick+0x170>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	3301      	adds	r3, #1
 80037c4:	4a0d      	ldr	r2, [pc, #52]	@ (80037fc <xTaskIncrementTick+0x170>)
 80037c6:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80037c8:	697b      	ldr	r3, [r7, #20]
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	20000248 	.word	0x20000248
 80037d8:	20000224 	.word	0x20000224
 80037dc:	200001d8 	.word	0x200001d8
 80037e0:	200001dc 	.word	0x200001dc
 80037e4:	20000238 	.word	0x20000238
 80037e8:	20000240 	.word	0x20000240
 80037ec:	20000228 	.word	0x20000228
 80037f0:	20000124 	.word	0x20000124
 80037f4:	20000120 	.word	0x20000120
 80037f8:	20000234 	.word	0x20000234
 80037fc:	20000230 	.word	0x20000230

08003800 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003806:	4b29      	ldr	r3, [pc, #164]	@ (80038ac <vTaskSwitchContext+0xac>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800380e:	4b28      	ldr	r3, [pc, #160]	@ (80038b0 <vTaskSwitchContext+0xb0>)
 8003810:	2201      	movs	r2, #1
 8003812:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003814:	e045      	b.n	80038a2 <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8003816:	4b26      	ldr	r3, [pc, #152]	@ (80038b0 <vTaskSwitchContext+0xb0>)
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800381c:	4b25      	ldr	r3, [pc, #148]	@ (80038b4 <vTaskSwitchContext+0xb4>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	fab3 f383 	clz	r3, r3
 8003828:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800382a:	7afb      	ldrb	r3, [r7, #11]
 800382c:	f1c3 031f 	rsb	r3, r3, #31
 8003830:	617b      	str	r3, [r7, #20]
 8003832:	4921      	ldr	r1, [pc, #132]	@ (80038b8 <vTaskSwitchContext+0xb8>)
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	4613      	mov	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4413      	add	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	440b      	add	r3, r1
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10b      	bne.n	800385e <vTaskSwitchContext+0x5e>
        __asm volatile
 8003846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	607b      	str	r3, [r7, #4]
    }
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	e7fd      	b.n	800385a <vTaskSwitchContext+0x5a>
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4613      	mov	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4a13      	ldr	r2, [pc, #76]	@ (80038b8 <vTaskSwitchContext+0xb8>)
 800386a:	4413      	add	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	685a      	ldr	r2, [r3, #4]
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	3308      	adds	r3, #8
 8003880:	429a      	cmp	r2, r3
 8003882:	d104      	bne.n	800388e <vTaskSwitchContext+0x8e>
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4a09      	ldr	r2, [pc, #36]	@ (80038bc <vTaskSwitchContext+0xbc>)
 8003896:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003898:	4b08      	ldr	r3, [pc, #32]	@ (80038bc <vTaskSwitchContext+0xbc>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	334c      	adds	r3, #76	@ 0x4c
 800389e:	4a08      	ldr	r2, [pc, #32]	@ (80038c0 <vTaskSwitchContext+0xc0>)
 80038a0:	6013      	str	r3, [r2, #0]
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr
 80038ac:	20000248 	.word	0x20000248
 80038b0:	20000234 	.word	0x20000234
 80038b4:	20000228 	.word	0x20000228
 80038b8:	20000124 	.word	0x20000124
 80038bc:	20000120 	.word	0x20000120
 80038c0:	20000010 	.word	0x20000010

080038c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10b      	bne.n	80038ec <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80038d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d8:	f383 8811 	msr	BASEPRI, r3
 80038dc:	f3bf 8f6f 	isb	sy
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	60fb      	str	r3, [r7, #12]
    }
 80038e6:	bf00      	nop
 80038e8:	bf00      	nop
 80038ea:	e7fd      	b.n	80038e8 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80038ec:	4b07      	ldr	r3, [pc, #28]	@ (800390c <vTaskPlaceOnEventList+0x48>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	3318      	adds	r3, #24
 80038f2:	4619      	mov	r1, r3
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f7fe ffdf 	bl	80028b8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80038fa:	2101      	movs	r1, #1
 80038fc:	6838      	ldr	r0, [r7, #0]
 80038fe:	f000 fb5f 	bl	8003fc0 <prvAddCurrentTaskToDelayedList>
}
 8003902:	bf00      	nop
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	20000120 	.word	0x20000120

08003910 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10b      	bne.n	800393e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8003926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800392a:	f383 8811 	msr	BASEPRI, r3
 800392e:	f3bf 8f6f 	isb	sy
 8003932:	f3bf 8f4f 	dsb	sy
 8003936:	60fb      	str	r3, [r7, #12]
    }
 8003938:	bf00      	nop
 800393a:	bf00      	nop
 800393c:	e7fd      	b.n	800393a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	3318      	adds	r3, #24
 8003942:	4618      	mov	r0, r3
 8003944:	f7fe fff0 	bl	8002928 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003948:	4b1d      	ldr	r3, [pc, #116]	@ (80039c0 <xTaskRemoveFromEventList+0xb0>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d11c      	bne.n	800398a <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	3304      	adds	r3, #4
 8003954:	4618      	mov	r0, r3
 8003956:	f7fe ffe7 	bl	8002928 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395e:	2201      	movs	r2, #1
 8003960:	409a      	lsls	r2, r3
 8003962:	4b18      	ldr	r3, [pc, #96]	@ (80039c4 <xTaskRemoveFromEventList+0xb4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4313      	orrs	r3, r2
 8003968:	4a16      	ldr	r2, [pc, #88]	@ (80039c4 <xTaskRemoveFromEventList+0xb4>)
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003970:	4613      	mov	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4a13      	ldr	r2, [pc, #76]	@ (80039c8 <xTaskRemoveFromEventList+0xb8>)
 800397a:	441a      	add	r2, r3
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	3304      	adds	r3, #4
 8003980:	4619      	mov	r1, r3
 8003982:	4610      	mov	r0, r2
 8003984:	f7fe ff75 	bl	8002872 <vListInsertEnd>
 8003988:	e005      	b.n	8003996 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	3318      	adds	r3, #24
 800398e:	4619      	mov	r1, r3
 8003990:	480e      	ldr	r0, [pc, #56]	@ (80039cc <xTaskRemoveFromEventList+0xbc>)
 8003992:	f7fe ff6e 	bl	8002872 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800399a:	4b0d      	ldr	r3, [pc, #52]	@ (80039d0 <xTaskRemoveFromEventList+0xc0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d905      	bls.n	80039b0 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80039a4:	2301      	movs	r3, #1
 80039a6:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80039a8:	4b0a      	ldr	r3, [pc, #40]	@ (80039d4 <xTaskRemoveFromEventList+0xc4>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	e001      	b.n	80039b4 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 80039b0:	2300      	movs	r3, #0
 80039b2:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80039b4:	697b      	ldr	r3, [r7, #20]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000248 	.word	0x20000248
 80039c4:	20000228 	.word	0x20000228
 80039c8:	20000124 	.word	0x20000124
 80039cc:	200001e0 	.word	0x200001e0
 80039d0:	20000120 	.word	0x20000120
 80039d4:	20000234 	.word	0x20000234

080039d8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80039e0:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <vTaskInternalSetTimeOutState+0x24>)
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80039e8:	4b05      	ldr	r3, [pc, #20]	@ (8003a00 <vTaskInternalSetTimeOutState+0x28>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	605a      	str	r2, [r3, #4]
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bc80      	pop	{r7}
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	20000238 	.word	0x20000238
 8003a00:	20000224 	.word	0x20000224

08003a04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b088      	sub	sp, #32
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10b      	bne.n	8003a2c <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a18:	f383 8811 	msr	BASEPRI, r3
 8003a1c:	f3bf 8f6f 	isb	sy
 8003a20:	f3bf 8f4f 	dsb	sy
 8003a24:	613b      	str	r3, [r7, #16]
    }
 8003a26:	bf00      	nop
 8003a28:	bf00      	nop
 8003a2a:	e7fd      	b.n	8003a28 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d10b      	bne.n	8003a4a <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8003a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a36:	f383 8811 	msr	BASEPRI, r3
 8003a3a:	f3bf 8f6f 	isb	sy
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	60fb      	str	r3, [r7, #12]
    }
 8003a44:	bf00      	nop
 8003a46:	bf00      	nop
 8003a48:	e7fd      	b.n	8003a46 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003a4a:	f000 fbbf 	bl	80041cc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8003acc <xTaskCheckForTimeOut+0xc8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a66:	d102      	bne.n	8003a6e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	e026      	b.n	8003abc <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4b17      	ldr	r3, [pc, #92]	@ (8003ad0 <xTaskCheckForTimeOut+0xcc>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d00a      	beq.n	8003a90 <xTaskCheckForTimeOut+0x8c>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d305      	bcc.n	8003a90 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003a84:	2301      	movs	r3, #1
 8003a86:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	e015      	b.n	8003abc <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d20b      	bcs.n	8003ab2 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	1ad2      	subs	r2, r2, r3
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7ff ff96 	bl	80039d8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61fb      	str	r3, [r7, #28]
 8003ab0:	e004      	b.n	8003abc <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003abc:	f000 fbb6 	bl	800422c <vPortExitCritical>

    return xReturn;
 8003ac0:	69fb      	ldr	r3, [r7, #28]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3720      	adds	r7, #32
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000224 	.word	0x20000224
 8003ad0:	20000238 	.word	0x20000238

08003ad4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003ad8:	4b03      	ldr	r3, [pc, #12]	@ (8003ae8 <vTaskMissedYield+0x14>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	601a      	str	r2, [r3, #0]
}
 8003ade:	bf00      	nop
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	20000234 	.word	0x20000234

08003aec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003af4:	f000 f852 	bl	8003b9c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003af8:	4b06      	ldr	r3, [pc, #24]	@ (8003b14 <prvIdleTask+0x28>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d9f9      	bls.n	8003af4 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003b00:	4b05      	ldr	r3, [pc, #20]	@ (8003b18 <prvIdleTask+0x2c>)
 8003b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	f3bf 8f4f 	dsb	sy
 8003b0c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003b10:	e7f0      	b.n	8003af4 <prvIdleTask+0x8>
 8003b12:	bf00      	nop
 8003b14:	20000124 	.word	0x20000124
 8003b18:	e000ed04 	.word	0xe000ed04

08003b1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b22:	2300      	movs	r3, #0
 8003b24:	607b      	str	r3, [r7, #4]
 8003b26:	e00c      	b.n	8003b42 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4a12      	ldr	r2, [pc, #72]	@ (8003b7c <prvInitialiseTaskLists+0x60>)
 8003b34:	4413      	add	r3, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fe fe70 	bl	800281c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	607b      	str	r3, [r7, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b06      	cmp	r3, #6
 8003b46:	d9ef      	bls.n	8003b28 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003b48:	480d      	ldr	r0, [pc, #52]	@ (8003b80 <prvInitialiseTaskLists+0x64>)
 8003b4a:	f7fe fe67 	bl	800281c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003b4e:	480d      	ldr	r0, [pc, #52]	@ (8003b84 <prvInitialiseTaskLists+0x68>)
 8003b50:	f7fe fe64 	bl	800281c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003b54:	480c      	ldr	r0, [pc, #48]	@ (8003b88 <prvInitialiseTaskLists+0x6c>)
 8003b56:	f7fe fe61 	bl	800281c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003b5a:	480c      	ldr	r0, [pc, #48]	@ (8003b8c <prvInitialiseTaskLists+0x70>)
 8003b5c:	f7fe fe5e 	bl	800281c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003b60:	480b      	ldr	r0, [pc, #44]	@ (8003b90 <prvInitialiseTaskLists+0x74>)
 8003b62:	f7fe fe5b 	bl	800281c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003b66:	4b0b      	ldr	r3, [pc, #44]	@ (8003b94 <prvInitialiseTaskLists+0x78>)
 8003b68:	4a05      	ldr	r2, [pc, #20]	@ (8003b80 <prvInitialiseTaskLists+0x64>)
 8003b6a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b98 <prvInitialiseTaskLists+0x7c>)
 8003b6e:	4a05      	ldr	r2, [pc, #20]	@ (8003b84 <prvInitialiseTaskLists+0x68>)
 8003b70:	601a      	str	r2, [r3, #0]
}
 8003b72:	bf00      	nop
 8003b74:	3708      	adds	r7, #8
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20000124 	.word	0x20000124
 8003b80:	200001b0 	.word	0x200001b0
 8003b84:	200001c4 	.word	0x200001c4
 8003b88:	200001e0 	.word	0x200001e0
 8003b8c:	200001f4 	.word	0x200001f4
 8003b90:	2000020c 	.word	0x2000020c
 8003b94:	200001d8 	.word	0x200001d8
 8003b98:	200001dc 	.word	0x200001dc

08003b9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ba2:	e019      	b.n	8003bd8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003ba4:	f000 fb12 	bl	80041cc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ba8:	4b10      	ldr	r3, [pc, #64]	@ (8003bec <prvCheckTasksWaitingTermination+0x50>)
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7fe feb7 	bl	8002928 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003bba:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf0 <prvCheckTasksWaitingTermination+0x54>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8003bf0 <prvCheckTasksWaitingTermination+0x54>)
 8003bc2:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <prvCheckTasksWaitingTermination+0x58>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf4 <prvCheckTasksWaitingTermination+0x58>)
 8003bcc:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003bce:	f000 fb2d 	bl	800422c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f810 	bl	8003bf8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003bd8:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <prvCheckTasksWaitingTermination+0x58>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1e1      	bne.n	8003ba4 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003be0:	bf00      	nop
 8003be2:	bf00      	nop
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	200001f4 	.word	0x200001f4
 8003bf0:	20000220 	.word	0x20000220
 8003bf4:	20000208 	.word	0x20000208

08003bf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	334c      	adds	r3, #76	@ 0x4c
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 fdab 	bl	8004760 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 fc80 	bl	8004514 <vPortFree>
                vPortFree( pxTCB );
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f000 fc7d 	bl	8004514 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c28:	4b09      	ldr	r3, [pc, #36]	@ (8003c50 <prvResetNextTaskUnblockTime+0x2c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d104      	bne.n	8003c3c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003c32:	4b08      	ldr	r3, [pc, #32]	@ (8003c54 <prvResetNextTaskUnblockTime+0x30>)
 8003c34:	f04f 32ff 	mov.w	r2, #4294967295
 8003c38:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003c3a:	e005      	b.n	8003c48 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c3c:	4b04      	ldr	r3, [pc, #16]	@ (8003c50 <prvResetNextTaskUnblockTime+0x2c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a03      	ldr	r2, [pc, #12]	@ (8003c54 <prvResetNextTaskUnblockTime+0x30>)
 8003c46:	6013      	str	r3, [r2, #0]
}
 8003c48:	bf00      	nop
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr
 8003c50:	200001d8 	.word	0x200001d8
 8003c54:	20000240 	.word	0x20000240

08003c58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c8c <xTaskGetSchedulerState+0x34>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003c66:	2301      	movs	r3, #1
 8003c68:	607b      	str	r3, [r7, #4]
 8003c6a:	e008      	b.n	8003c7e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c6c:	4b08      	ldr	r3, [pc, #32]	@ (8003c90 <xTaskGetSchedulerState+0x38>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d102      	bne.n	8003c7a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003c74:	2302      	movs	r3, #2
 8003c76:	607b      	str	r3, [r7, #4]
 8003c78:	e001      	b.n	8003c7e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003c7e:	687b      	ldr	r3, [r7, #4]
    }
 8003c80:	4618      	mov	r0, r3
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bc80      	pop	{r7}
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	2000022c 	.word	0x2000022c
 8003c90:	20000248 	.word	0x20000248

08003c94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d05e      	beq.n	8003d68 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cae:	4b31      	ldr	r3, [pc, #196]	@ (8003d74 <xTaskPriorityInherit+0xe0>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d24e      	bcs.n	8003d56 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	db06      	blt.n	8003cce <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8003d74 <xTaskPriorityInherit+0xe0>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc6:	f1c3 0207 	rsb	r2, r3, #7
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	6959      	ldr	r1, [r3, #20]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	4a26      	ldr	r2, [pc, #152]	@ (8003d78 <xTaskPriorityInherit+0xe4>)
 8003ce0:	4413      	add	r3, r2
 8003ce2:	4299      	cmp	r1, r3
 8003ce4:	d12f      	bne.n	8003d46 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	3304      	adds	r3, #4
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7fe fe1c 	bl	8002928 <uxListRemove>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10a      	bne.n	8003d0c <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	43da      	mvns	r2, r3
 8003d02:	4b1e      	ldr	r3, [pc, #120]	@ (8003d7c <xTaskPriorityInherit+0xe8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4013      	ands	r3, r2
 8003d08:	4a1c      	ldr	r2, [pc, #112]	@ (8003d7c <xTaskPriorityInherit+0xe8>)
 8003d0a:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003d0c:	4b19      	ldr	r3, [pc, #100]	@ (8003d74 <xTaskPriorityInherit+0xe0>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	409a      	lsls	r2, r3
 8003d1e:	4b17      	ldr	r3, [pc, #92]	@ (8003d7c <xTaskPriorityInherit+0xe8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	4a15      	ldr	r2, [pc, #84]	@ (8003d7c <xTaskPriorityInherit+0xe8>)
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4a10      	ldr	r2, [pc, #64]	@ (8003d78 <xTaskPriorityInherit+0xe4>)
 8003d36:	441a      	add	r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4610      	mov	r0, r2
 8003d40:	f7fe fd97 	bl	8002872 <vListInsertEnd>
 8003d44:	e004      	b.n	8003d50 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003d46:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <xTaskPriorityInherit+0xe0>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8003d50:	2301      	movs	r3, #1
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	e008      	b.n	8003d68 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <xTaskPriorityInherit+0xe0>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d201      	bcs.n	8003d68 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8003d64:	2301      	movs	r3, #1
 8003d66:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003d68:	68fb      	ldr	r3, [r7, #12]
    }
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20000120 	.word	0x20000120
 8003d78:	20000124 	.word	0x20000124
 8003d7c:	20000228 	.word	0x20000228

08003d80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d065      	beq.n	8003e62 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003d96:	4b35      	ldr	r3, [pc, #212]	@ (8003e6c <xTaskPriorityDisinherit+0xec>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d00b      	beq.n	8003db8 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8003da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003da4:	f383 8811 	msr	BASEPRI, r3
 8003da8:	f3bf 8f6f 	isb	sy
 8003dac:	f3bf 8f4f 	dsb	sy
 8003db0:	60fb      	str	r3, [r7, #12]
    }
 8003db2:	bf00      	nop
 8003db4:	bf00      	nop
 8003db6:	e7fd      	b.n	8003db4 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10b      	bne.n	8003dd8 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8003dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc4:	f383 8811 	msr	BASEPRI, r3
 8003dc8:	f3bf 8f6f 	isb	sy
 8003dcc:	f3bf 8f4f 	dsb	sy
 8003dd0:	60bb      	str	r3, [r7, #8]
    }
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ddc:	1e5a      	subs	r2, r3, #1
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d039      	beq.n	8003e62 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d135      	bne.n	8003e62 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fe fd94 	bl	8002928 <uxListRemove>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10a      	bne.n	8003e1c <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43da      	mvns	r2, r3
 8003e12:	4b17      	ldr	r3, [pc, #92]	@ (8003e70 <xTaskPriorityDisinherit+0xf0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4013      	ands	r3, r2
 8003e18:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <xTaskPriorityDisinherit+0xf0>)
 8003e1a:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	f1c3 0207 	rsb	r2, r3, #7
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e34:	2201      	movs	r2, #1
 8003e36:	409a      	lsls	r2, r3
 8003e38:	4b0d      	ldr	r3, [pc, #52]	@ (8003e70 <xTaskPriorityDisinherit+0xf0>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003e70 <xTaskPriorityDisinherit+0xf0>)
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e46:	4613      	mov	r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	4a09      	ldr	r2, [pc, #36]	@ (8003e74 <xTaskPriorityDisinherit+0xf4>)
 8003e50:	441a      	add	r2, r3
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	3304      	adds	r3, #4
 8003e56:	4619      	mov	r1, r3
 8003e58:	4610      	mov	r0, r2
 8003e5a:	f7fe fd0a 	bl	8002872 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003e62:	697b      	ldr	r3, [r7, #20]
    }
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	20000120 	.word	0x20000120
 8003e70:	20000228 	.word	0x20000228
 8003e74:	20000124 	.word	0x20000124

08003e78 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b088      	sub	sp, #32
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003e86:	2301      	movs	r3, #1
 8003e88:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d079      	beq.n	8003f84 <vTaskPriorityDisinheritAfterTimeout+0x10c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10b      	bne.n	8003eb0 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 8003e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e9c:	f383 8811 	msr	BASEPRI, r3
 8003ea0:	f3bf 8f6f 	isb	sy
 8003ea4:	f3bf 8f4f 	dsb	sy
 8003ea8:	60fb      	str	r3, [r7, #12]
    }
 8003eaa:	bf00      	nop
 8003eac:	bf00      	nop
 8003eae:	e7fd      	b.n	8003eac <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d902      	bls.n	8003ec0 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	61fb      	str	r3, [r7, #28]
 8003ebe:	e002      	b.n	8003ec6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec4:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eca:	69fa      	ldr	r2, [r7, #28]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d059      	beq.n	8003f84 <vTaskPriorityDisinheritAfterTimeout+0x10c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d154      	bne.n	8003f84 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8003eda:	4b2c      	ldr	r3, [pc, #176]	@ (8003f8c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d10b      	bne.n	8003efc <vTaskPriorityDisinheritAfterTimeout+0x84>
        __asm volatile
 8003ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee8:	f383 8811 	msr	BASEPRI, r3
 8003eec:	f3bf 8f6f 	isb	sy
 8003ef0:	f3bf 8f4f 	dsb	sy
 8003ef4:	60bb      	str	r3, [r7, #8]
    }
 8003ef6:	bf00      	nop
 8003ef8:	bf00      	nop
 8003efa:	e7fd      	b.n	8003ef8 <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f00:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	69fa      	ldr	r2, [r7, #28]
 8003f06:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	db04      	blt.n	8003f1a <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	f1c3 0207 	rsb	r2, r3, #7
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	6959      	ldr	r1, [r3, #20]
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	4613      	mov	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	4413      	add	r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4a19      	ldr	r2, [pc, #100]	@ (8003f90 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003f2a:	4413      	add	r3, r2
 8003f2c:	4299      	cmp	r1, r3
 8003f2e:	d129      	bne.n	8003f84 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	3304      	adds	r3, #4
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7fe fcf7 	bl	8002928 <uxListRemove>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10a      	bne.n	8003f56 <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f44:	2201      	movs	r2, #1
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	4b11      	ldr	r3, [pc, #68]	@ (8003f94 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4013      	ands	r3, r2
 8003f52:	4a10      	ldr	r2, [pc, #64]	@ (8003f94 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003f54:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	409a      	lsls	r2, r3
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f94 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	4a0b      	ldr	r2, [pc, #44]	@ (8003f94 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4a06      	ldr	r2, [pc, #24]	@ (8003f90 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003f76:	441a      	add	r2, r3
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f7fe fc77 	bl	8002872 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003f84:	bf00      	nop
 8003f86:	3720      	adds	r7, #32
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20000120 	.word	0x20000120
 8003f90:	20000124 	.word	0x20000124
 8003f94:	20000228 	.word	0x20000228

08003f98 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8003f9c:	4b07      	ldr	r3, [pc, #28]	@ (8003fbc <pvTaskIncrementMutexHeldCount+0x24>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d004      	beq.n	8003fae <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8003fa4:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <pvTaskIncrementMutexHeldCount+0x24>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003faa:	3201      	adds	r2, #1
 8003fac:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        return pxCurrentTCB;
 8003fae:	4b03      	ldr	r3, [pc, #12]	@ (8003fbc <pvTaskIncrementMutexHeldCount+0x24>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
    }
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bc80      	pop	{r7}
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	20000120 	.word	0x20000120

08003fc0 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003fca:	4b29      	ldr	r3, [pc, #164]	@ (8004070 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fd0:	4b28      	ldr	r3, [pc, #160]	@ (8004074 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	3304      	adds	r3, #4
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fe fca6 	bl	8002928 <uxListRemove>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10b      	bne.n	8003ffa <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003fe2:	4b24      	ldr	r3, [pc, #144]	@ (8004074 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	2201      	movs	r2, #1
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	43da      	mvns	r2, r3
 8003ff0:	4b21      	ldr	r3, [pc, #132]	@ (8004078 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	4a20      	ldr	r2, [pc, #128]	@ (8004078 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003ff8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004000:	d10a      	bne.n	8004018 <prvAddCurrentTaskToDelayedList+0x58>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d007      	beq.n	8004018 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004008:	4b1a      	ldr	r3, [pc, #104]	@ (8004074 <prvAddCurrentTaskToDelayedList+0xb4>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3304      	adds	r3, #4
 800400e:	4619      	mov	r1, r3
 8004010:	481a      	ldr	r0, [pc, #104]	@ (800407c <prvAddCurrentTaskToDelayedList+0xbc>)
 8004012:	f7fe fc2e 	bl	8002872 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004016:	e026      	b.n	8004066 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4413      	add	r3, r2
 800401e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004020:	4b14      	ldr	r3, [pc, #80]	@ (8004074 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	429a      	cmp	r2, r3
 800402e:	d209      	bcs.n	8004044 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004030:	4b13      	ldr	r3, [pc, #76]	@ (8004080 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b0f      	ldr	r3, [pc, #60]	@ (8004074 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3304      	adds	r3, #4
 800403a:	4619      	mov	r1, r3
 800403c:	4610      	mov	r0, r2
 800403e:	f7fe fc3b 	bl	80028b8 <vListInsert>
}
 8004042:	e010      	b.n	8004066 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004044:	4b0f      	ldr	r3, [pc, #60]	@ (8004084 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	4b0a      	ldr	r3, [pc, #40]	@ (8004074 <prvAddCurrentTaskToDelayedList+0xb4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3304      	adds	r3, #4
 800404e:	4619      	mov	r1, r3
 8004050:	4610      	mov	r0, r2
 8004052:	f7fe fc31 	bl	80028b8 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8004056:	4b0c      	ldr	r3, [pc, #48]	@ (8004088 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	429a      	cmp	r2, r3
 800405e:	d202      	bcs.n	8004066 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8004060:	4a09      	ldr	r2, [pc, #36]	@ (8004088 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	6013      	str	r3, [r2, #0]
}
 8004066:	bf00      	nop
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000224 	.word	0x20000224
 8004074:	20000120 	.word	0x20000120
 8004078:	20000228 	.word	0x20000228
 800407c:	2000020c 	.word	0x2000020c
 8004080:	200001dc 	.word	0x200001dc
 8004084:	200001d8 	.word	0x200001d8
 8004088:	20000240 	.word	0x20000240

0800408c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	3b04      	subs	r3, #4
 800409c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80040a4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	3b04      	subs	r3, #4
 80040aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f023 0201 	bic.w	r2, r3, #1
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	3b04      	subs	r3, #4
 80040ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80040bc:	4a08      	ldr	r2, [pc, #32]	@ (80040e0 <pxPortInitialiseStack+0x54>)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	3b14      	subs	r3, #20
 80040c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	3b20      	subs	r3, #32
 80040d2:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80040d4:	68fb      	ldr	r3, [r7, #12]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr
 80040e0:	080040e5 	.word	0x080040e5

080040e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80040ea:	2300      	movs	r3, #0
 80040ec:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80040ee:	4b12      	ldr	r3, [pc, #72]	@ (8004138 <prvTaskExitError+0x54>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f6:	d00b      	beq.n	8004110 <prvTaskExitError+0x2c>
        __asm volatile
 80040f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fc:	f383 8811 	msr	BASEPRI, r3
 8004100:	f3bf 8f6f 	isb	sy
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	60fb      	str	r3, [r7, #12]
    }
 800410a:	bf00      	nop
 800410c:	bf00      	nop
 800410e:	e7fd      	b.n	800410c <prvTaskExitError+0x28>
        __asm volatile
 8004110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004114:	f383 8811 	msr	BASEPRI, r3
 8004118:	f3bf 8f6f 	isb	sy
 800411c:	f3bf 8f4f 	dsb	sy
 8004120:	60bb      	str	r3, [r7, #8]
    }
 8004122:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004124:	bf00      	nop
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0fc      	beq.n	8004126 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	bc80      	pop	{r7}
 8004136:	4770      	bx	lr
 8004138:	2000000c 	.word	0x2000000c
 800413c:	00000000 	.word	0x00000000

08004140 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004140:	4b07      	ldr	r3, [pc, #28]	@ (8004160 <pxCurrentTCBConst2>)
 8004142:	6819      	ldr	r1, [r3, #0]
 8004144:	6808      	ldr	r0, [r1, #0]
 8004146:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800414a:	f380 8809 	msr	PSP, r0
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f04f 0000 	mov.w	r0, #0
 8004156:	f380 8811 	msr	BASEPRI, r0
 800415a:	f04e 0e0d 	orr.w	lr, lr, #13
 800415e:	4770      	bx	lr

08004160 <pxCurrentTCBConst2>:
 8004160:	20000120 	.word	0x20000120
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004164:	bf00      	nop
 8004166:	bf00      	nop

08004168 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8004168:	4806      	ldr	r0, [pc, #24]	@ (8004184 <prvPortStartFirstTask+0x1c>)
 800416a:	6800      	ldr	r0, [r0, #0]
 800416c:	6800      	ldr	r0, [r0, #0]
 800416e:	f380 8808 	msr	MSP, r0
 8004172:	b662      	cpsie	i
 8004174:	b661      	cpsie	f
 8004176:	f3bf 8f4f 	dsb	sy
 800417a:	f3bf 8f6f 	isb	sy
 800417e:	df00      	svc	0
 8004180:	bf00      	nop
 8004182:	0000      	.short	0x0000
 8004184:	e000ed08 	.word	0xe000ed08
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );

}
 8004188:	bf00      	nop
 800418a:	bf00      	nop

0800418c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004190:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <xPortStartScheduler+0x38>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a0b      	ldr	r2, [pc, #44]	@ (80041c4 <xPortStartScheduler+0x38>)
 8004196:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800419a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800419c:	4b09      	ldr	r3, [pc, #36]	@ (80041c4 <xPortStartScheduler+0x38>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a08      	ldr	r2, [pc, #32]	@ (80041c4 <xPortStartScheduler+0x38>)
 80041a2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80041a6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80041a8:	f000 f8b0 	bl	800430c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80041ac:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <xPortStartScheduler+0x3c>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 80041b2:	f7ff ffd9 	bl	8004168 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80041b6:	f7ff fb23 	bl	8003800 <vTaskSwitchContext>
    prvTaskExitError();
 80041ba:	f7ff ff93 	bl	80040e4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	e000ed20 	.word	0xe000ed20
 80041c8:	2000000c 	.word	0x2000000c

080041cc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
        __asm volatile
 80041d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d6:	f383 8811 	msr	BASEPRI, r3
 80041da:	f3bf 8f6f 	isb	sy
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	607b      	str	r3, [r7, #4]
    }
 80041e4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80041e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004224 <vPortEnterCritical+0x58>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	3301      	adds	r3, #1
 80041ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004224 <vPortEnterCritical+0x58>)
 80041ee:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80041f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004224 <vPortEnterCritical+0x58>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d110      	bne.n	800421a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80041f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004228 <vPortEnterCritical+0x5c>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00b      	beq.n	800421a <vPortEnterCritical+0x4e>
        __asm volatile
 8004202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	603b      	str	r3, [r7, #0]
    }
 8004214:	bf00      	nop
 8004216:	bf00      	nop
 8004218:	e7fd      	b.n	8004216 <vPortEnterCritical+0x4a>
    }
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr
 8004224:	2000000c 	.word	0x2000000c
 8004228:	e000ed04 	.word	0xe000ed04

0800422c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004232:	4b12      	ldr	r3, [pc, #72]	@ (800427c <vPortExitCritical+0x50>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10b      	bne.n	8004252 <vPortExitCritical+0x26>
        __asm volatile
 800423a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800423e:	f383 8811 	msr	BASEPRI, r3
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	f3bf 8f4f 	dsb	sy
 800424a:	607b      	str	r3, [r7, #4]
    }
 800424c:	bf00      	nop
 800424e:	bf00      	nop
 8004250:	e7fd      	b.n	800424e <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004252:	4b0a      	ldr	r3, [pc, #40]	@ (800427c <vPortExitCritical+0x50>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	3b01      	subs	r3, #1
 8004258:	4a08      	ldr	r2, [pc, #32]	@ (800427c <vPortExitCritical+0x50>)
 800425a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800425c:	4b07      	ldr	r3, [pc, #28]	@ (800427c <vPortExitCritical+0x50>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d105      	bne.n	8004270 <vPortExitCritical+0x44>
 8004264:	2300      	movs	r3, #0
 8004266:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800426e:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	2000000c 	.word	0x2000000c

08004280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004280:	f3ef 8009 	mrs	r0, PSP
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	4b0d      	ldr	r3, [pc, #52]	@ (80042c0 <pxCurrentTCBConst>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004290:	6010      	str	r0, [r2, #0]
 8004292:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004296:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800429a:	f380 8811 	msr	BASEPRI, r0
 800429e:	f7ff faaf 	bl	8003800 <vTaskSwitchContext>
 80042a2:	f04f 0000 	mov.w	r0, #0
 80042a6:	f380 8811 	msr	BASEPRI, r0
 80042aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80042ae:	6819      	ldr	r1, [r3, #0]
 80042b0:	6808      	ldr	r0, [r1, #0]
 80042b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80042b6:	f380 8809 	msr	PSP, r0
 80042ba:	f3bf 8f6f 	isb	sy
 80042be:	4770      	bx	lr

080042c0 <pxCurrentTCBConst>:
 80042c0:	20000120 	.word	0x20000120
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80042c4:	bf00      	nop
 80042c6:	bf00      	nop

080042c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
        __asm volatile
 80042ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d2:	f383 8811 	msr	BASEPRI, r3
 80042d6:	f3bf 8f6f 	isb	sy
 80042da:	f3bf 8f4f 	dsb	sy
 80042de:	607b      	str	r3, [r7, #4]
    }
 80042e0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80042e2:	f7ff f9d3 	bl	800368c <xTaskIncrementTick>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80042ec:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <SysTick_Handler+0x40>)
 80042ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	2300      	movs	r3, #0
 80042f6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	f383 8811 	msr	BASEPRI, r3
    }
 80042fe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004300:	bf00      	nop
 8004302:	3708      	adds	r7, #8
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	e000ed04 	.word	0xe000ed04

0800430c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004310:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <vPortSetupTimerInterrupt+0x30>)
 8004312:	2200      	movs	r2, #0
 8004314:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004316:	4b0a      	ldr	r3, [pc, #40]	@ (8004340 <vPortSetupTimerInterrupt+0x34>)
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800431c:	4b09      	ldr	r3, [pc, #36]	@ (8004344 <vPortSetupTimerInterrupt+0x38>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a09      	ldr	r2, [pc, #36]	@ (8004348 <vPortSetupTimerInterrupt+0x3c>)
 8004322:	fba2 2303 	umull	r2, r3, r2, r3
 8004326:	099b      	lsrs	r3, r3, #6
 8004328:	4a08      	ldr	r2, [pc, #32]	@ (800434c <vPortSetupTimerInterrupt+0x40>)
 800432a:	3b01      	subs	r3, #1
 800432c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800432e:	4b03      	ldr	r3, [pc, #12]	@ (800433c <vPortSetupTimerInterrupt+0x30>)
 8004330:	2207      	movs	r2, #7
 8004332:	601a      	str	r2, [r3, #0]
}
 8004334:	bf00      	nop
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr
 800433c:	e000e010 	.word	0xe000e010
 8004340:	e000e018 	.word	0xe000e018
 8004344:	20000000 	.word	0x20000000
 8004348:	10624dd3 	.word	0x10624dd3
 800434c:	e000e014 	.word	0xe000e014

08004350 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	@ 0x28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004358:	2300      	movs	r3, #0
 800435a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800435c:	f7ff f8ea 	bl	8003534 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004360:	4b66      	ldr	r3, [pc, #408]	@ (80044fc <pvPortMalloc+0x1ac>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004368:	f000 f938 	bl	80045dc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800436c:	4b64      	ldr	r3, [pc, #400]	@ (8004500 <pvPortMalloc+0x1b0>)
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4013      	ands	r3, r2
 8004374:	2b00      	cmp	r3, #0
 8004376:	f040 80a9 	bne.w	80044cc <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d02e      	beq.n	80043de <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004380:	2208      	movs	r2, #8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	429a      	cmp	r2, r3
 800438a:	d228      	bcs.n	80043de <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800438c:	2208      	movs	r2, #8
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4413      	add	r3, r2
 8004392:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f003 0307 	and.w	r3, r3, #7
 800439a:	2b00      	cmp	r3, #0
 800439c:	d022      	beq.n	80043e4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f023 0307 	bic.w	r3, r3, #7
 80043a4:	3308      	adds	r3, #8
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d215      	bcs.n	80043d8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f023 0307 	bic.w	r3, r3, #7
 80043b2:	3308      	adds	r3, #8
 80043b4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d011      	beq.n	80043e4 <pvPortMalloc+0x94>
        __asm volatile
 80043c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c4:	f383 8811 	msr	BASEPRI, r3
 80043c8:	f3bf 8f6f 	isb	sy
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	617b      	str	r3, [r7, #20]
    }
 80043d2:	bf00      	nop
 80043d4:	bf00      	nop
 80043d6:	e7fd      	b.n	80043d4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80043d8:	2300      	movs	r3, #0
 80043da:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043dc:	e002      	b.n	80043e4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80043de:	2300      	movs	r3, #0
 80043e0:	607b      	str	r3, [r7, #4]
 80043e2:	e000      	b.n	80043e6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043e4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d06f      	beq.n	80044cc <pvPortMalloc+0x17c>
 80043ec:	4b45      	ldr	r3, [pc, #276]	@ (8004504 <pvPortMalloc+0x1b4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d86a      	bhi.n	80044cc <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80043f6:	4b44      	ldr	r3, [pc, #272]	@ (8004508 <pvPortMalloc+0x1b8>)
 80043f8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80043fa:	4b43      	ldr	r3, [pc, #268]	@ (8004508 <pvPortMalloc+0x1b8>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004400:	e004      	b.n	800440c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8004402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004404:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800440c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	429a      	cmp	r2, r3
 8004414:	d903      	bls.n	800441e <pvPortMalloc+0xce>
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1f1      	bne.n	8004402 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800441e:	4b37      	ldr	r3, [pc, #220]	@ (80044fc <pvPortMalloc+0x1ac>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004424:	429a      	cmp	r2, r3
 8004426:	d051      	beq.n	80044cc <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2208      	movs	r2, #8
 800442e:	4413      	add	r3, r2
 8004430:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	1ad2      	subs	r2, r2, r3
 8004442:	2308      	movs	r3, #8
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	429a      	cmp	r2, r3
 8004448:	d920      	bls.n	800448c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800444a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4413      	add	r3, r2
 8004450:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00b      	beq.n	8004474 <pvPortMalloc+0x124>
        __asm volatile
 800445c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	613b      	str	r3, [r7, #16]
    }
 800446e:	bf00      	nop
 8004470:	bf00      	nop
 8004472:	e7fd      	b.n	8004470 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	1ad2      	subs	r2, r2, r3
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004486:	69b8      	ldr	r0, [r7, #24]
 8004488:	f000 f90a 	bl	80046a0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800448c:	4b1d      	ldr	r3, [pc, #116]	@ (8004504 <pvPortMalloc+0x1b4>)
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	4a1b      	ldr	r2, [pc, #108]	@ (8004504 <pvPortMalloc+0x1b4>)
 8004498:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800449a:	4b1a      	ldr	r3, [pc, #104]	@ (8004504 <pvPortMalloc+0x1b4>)
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	4b1b      	ldr	r3, [pc, #108]	@ (800450c <pvPortMalloc+0x1bc>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d203      	bcs.n	80044ae <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044a6:	4b17      	ldr	r3, [pc, #92]	@ (8004504 <pvPortMalloc+0x1b4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a18      	ldr	r2, [pc, #96]	@ (800450c <pvPortMalloc+0x1bc>)
 80044ac:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	4b13      	ldr	r3, [pc, #76]	@ (8004500 <pvPortMalloc+0x1b0>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80044bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80044c2:	4b13      	ldr	r3, [pc, #76]	@ (8004510 <pvPortMalloc+0x1c0>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3301      	adds	r3, #1
 80044c8:	4a11      	ldr	r2, [pc, #68]	@ (8004510 <pvPortMalloc+0x1c0>)
 80044ca:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80044cc:	f7ff f840 	bl	8003550 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00b      	beq.n	80044f2 <pvPortMalloc+0x1a2>
        __asm volatile
 80044da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044de:	f383 8811 	msr	BASEPRI, r3
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	60fb      	str	r3, [r7, #12]
    }
 80044ec:	bf00      	nop
 80044ee:	bf00      	nop
 80044f0:	e7fd      	b.n	80044ee <pvPortMalloc+0x19e>
    return pvReturn;
 80044f2:	69fb      	ldr	r3, [r7, #28]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3728      	adds	r7, #40	@ 0x28
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	20002254 	.word	0x20002254
 8004500:	20002268 	.word	0x20002268
 8004504:	20002258 	.word	0x20002258
 8004508:	2000224c 	.word	0x2000224c
 800450c:	2000225c 	.word	0x2000225c
 8004510:	20002260 	.word	0x20002260

08004514 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d04f      	beq.n	80045c6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004526:	2308      	movs	r3, #8
 8004528:	425b      	negs	r3, r3
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4413      	add	r3, r2
 800452e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	4b25      	ldr	r3, [pc, #148]	@ (80045d0 <vPortFree+0xbc>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4013      	ands	r3, r2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10b      	bne.n	800455a <vPortFree+0x46>
        __asm volatile
 8004542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004546:	f383 8811 	msr	BASEPRI, r3
 800454a:	f3bf 8f6f 	isb	sy
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	60fb      	str	r3, [r7, #12]
    }
 8004554:	bf00      	nop
 8004556:	bf00      	nop
 8004558:	e7fd      	b.n	8004556 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00b      	beq.n	800457a <vPortFree+0x66>
        __asm volatile
 8004562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004566:	f383 8811 	msr	BASEPRI, r3
 800456a:	f3bf 8f6f 	isb	sy
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	60bb      	str	r3, [r7, #8]
    }
 8004574:	bf00      	nop
 8004576:	bf00      	nop
 8004578:	e7fd      	b.n	8004576 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	4b14      	ldr	r3, [pc, #80]	@ (80045d0 <vPortFree+0xbc>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4013      	ands	r3, r2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d01e      	beq.n	80045c6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d11a      	bne.n	80045c6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	4b0e      	ldr	r3, [pc, #56]	@ (80045d0 <vPortFree+0xbc>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	43db      	mvns	r3, r3
 800459a:	401a      	ands	r2, r3
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80045a0:	f7fe ffc8 	bl	8003534 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	685a      	ldr	r2, [r3, #4]
 80045a8:	4b0a      	ldr	r3, [pc, #40]	@ (80045d4 <vPortFree+0xc0>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4413      	add	r3, r2
 80045ae:	4a09      	ldr	r2, [pc, #36]	@ (80045d4 <vPortFree+0xc0>)
 80045b0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045b2:	6938      	ldr	r0, [r7, #16]
 80045b4:	f000 f874 	bl	80046a0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80045b8:	4b07      	ldr	r3, [pc, #28]	@ (80045d8 <vPortFree+0xc4>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3301      	adds	r3, #1
 80045be:	4a06      	ldr	r2, [pc, #24]	@ (80045d8 <vPortFree+0xc4>)
 80045c0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80045c2:	f7fe ffc5 	bl	8003550 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80045c6:	bf00      	nop
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	20002268 	.word	0x20002268
 80045d4:	20002258 	.word	0x20002258
 80045d8:	20002264 	.word	0x20002264

080045dc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045e6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80045e8:	4b27      	ldr	r3, [pc, #156]	@ (8004688 <prvHeapInit+0xac>)
 80045ea:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00c      	beq.n	8004610 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	3307      	adds	r3, #7
 80045fa:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f023 0307 	bic.w	r3, r3, #7
 8004602:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	4a1f      	ldr	r2, [pc, #124]	@ (8004688 <prvHeapInit+0xac>)
 800460c:	4413      	add	r3, r2
 800460e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004614:	4a1d      	ldr	r2, [pc, #116]	@ (800468c <prvHeapInit+0xb0>)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800461a:	4b1c      	ldr	r3, [pc, #112]	@ (800468c <prvHeapInit+0xb0>)
 800461c:	2200      	movs	r2, #0
 800461e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	4413      	add	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004628:	2208      	movs	r2, #8
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 0307 	bic.w	r3, r3, #7
 8004636:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4a15      	ldr	r2, [pc, #84]	@ (8004690 <prvHeapInit+0xb4>)
 800463c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800463e:	4b14      	ldr	r3, [pc, #80]	@ (8004690 <prvHeapInit+0xb4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2200      	movs	r2, #0
 8004644:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004646:	4b12      	ldr	r3, [pc, #72]	@ (8004690 <prvHeapInit+0xb4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2200      	movs	r2, #0
 800464c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	1ad2      	subs	r2, r2, r3
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800465c:	4b0c      	ldr	r3, [pc, #48]	@ (8004690 <prvHeapInit+0xb4>)
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	4a0a      	ldr	r2, [pc, #40]	@ (8004694 <prvHeapInit+0xb8>)
 800466a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	4a09      	ldr	r2, [pc, #36]	@ (8004698 <prvHeapInit+0xbc>)
 8004672:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004674:	4b09      	ldr	r3, [pc, #36]	@ (800469c <prvHeapInit+0xc0>)
 8004676:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800467a:	601a      	str	r2, [r3, #0]
}
 800467c:	bf00      	nop
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	bc80      	pop	{r7}
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	2000024c 	.word	0x2000024c
 800468c:	2000224c 	.word	0x2000224c
 8004690:	20002254 	.word	0x20002254
 8004694:	2000225c 	.word	0x2000225c
 8004698:	20002258 	.word	0x20002258
 800469c:	20002268 	.word	0x20002268

080046a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80046a8:	4b27      	ldr	r3, [pc, #156]	@ (8004748 <prvInsertBlockIntoFreeList+0xa8>)
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	e002      	b.n	80046b4 <prvInsertBlockIntoFreeList+0x14>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d8f7      	bhi.n	80046ae <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	4413      	add	r3, r2
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d108      	bne.n	80046e2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	441a      	add	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	441a      	add	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d118      	bne.n	8004728 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	4b14      	ldr	r3, [pc, #80]	@ (800474c <prvInsertBlockIntoFreeList+0xac>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d00d      	beq.n	800471e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	441a      	add	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	e008      	b.n	8004730 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800471e:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <prvInsertBlockIntoFreeList+0xac>)
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	e003      	b.n	8004730 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	429a      	cmp	r2, r3
 8004736:	d002      	beq.n	800473e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800473e:	bf00      	nop
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	bc80      	pop	{r7}
 8004746:	4770      	bx	lr
 8004748:	2000224c 	.word	0x2000224c
 800474c:	20002254 	.word	0x20002254

08004750 <memset>:
 8004750:	4603      	mov	r3, r0
 8004752:	4402      	add	r2, r0
 8004754:	4293      	cmp	r3, r2
 8004756:	d100      	bne.n	800475a <memset+0xa>
 8004758:	4770      	bx	lr
 800475a:	f803 1b01 	strb.w	r1, [r3], #1
 800475e:	e7f9      	b.n	8004754 <memset+0x4>

08004760 <_reclaim_reent>:
 8004760:	4b2d      	ldr	r3, [pc, #180]	@ (8004818 <_reclaim_reent+0xb8>)
 8004762:	b570      	push	{r4, r5, r6, lr}
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4604      	mov	r4, r0
 8004768:	4283      	cmp	r3, r0
 800476a:	d053      	beq.n	8004814 <_reclaim_reent+0xb4>
 800476c:	69c3      	ldr	r3, [r0, #28]
 800476e:	b31b      	cbz	r3, 80047b8 <_reclaim_reent+0x58>
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	b163      	cbz	r3, 800478e <_reclaim_reent+0x2e>
 8004774:	2500      	movs	r5, #0
 8004776:	69e3      	ldr	r3, [r4, #28]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	5959      	ldr	r1, [r3, r5]
 800477c:	b9b1      	cbnz	r1, 80047ac <_reclaim_reent+0x4c>
 800477e:	3504      	adds	r5, #4
 8004780:	2d80      	cmp	r5, #128	@ 0x80
 8004782:	d1f8      	bne.n	8004776 <_reclaim_reent+0x16>
 8004784:	69e3      	ldr	r3, [r4, #28]
 8004786:	4620      	mov	r0, r4
 8004788:	68d9      	ldr	r1, [r3, #12]
 800478a:	f000 f87b 	bl	8004884 <_free_r>
 800478e:	69e3      	ldr	r3, [r4, #28]
 8004790:	6819      	ldr	r1, [r3, #0]
 8004792:	b111      	cbz	r1, 800479a <_reclaim_reent+0x3a>
 8004794:	4620      	mov	r0, r4
 8004796:	f000 f875 	bl	8004884 <_free_r>
 800479a:	69e3      	ldr	r3, [r4, #28]
 800479c:	689d      	ldr	r5, [r3, #8]
 800479e:	b15d      	cbz	r5, 80047b8 <_reclaim_reent+0x58>
 80047a0:	4629      	mov	r1, r5
 80047a2:	4620      	mov	r0, r4
 80047a4:	682d      	ldr	r5, [r5, #0]
 80047a6:	f000 f86d 	bl	8004884 <_free_r>
 80047aa:	e7f8      	b.n	800479e <_reclaim_reent+0x3e>
 80047ac:	680e      	ldr	r6, [r1, #0]
 80047ae:	4620      	mov	r0, r4
 80047b0:	f000 f868 	bl	8004884 <_free_r>
 80047b4:	4631      	mov	r1, r6
 80047b6:	e7e1      	b.n	800477c <_reclaim_reent+0x1c>
 80047b8:	6961      	ldr	r1, [r4, #20]
 80047ba:	b111      	cbz	r1, 80047c2 <_reclaim_reent+0x62>
 80047bc:	4620      	mov	r0, r4
 80047be:	f000 f861 	bl	8004884 <_free_r>
 80047c2:	69e1      	ldr	r1, [r4, #28]
 80047c4:	b111      	cbz	r1, 80047cc <_reclaim_reent+0x6c>
 80047c6:	4620      	mov	r0, r4
 80047c8:	f000 f85c 	bl	8004884 <_free_r>
 80047cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80047ce:	b111      	cbz	r1, 80047d6 <_reclaim_reent+0x76>
 80047d0:	4620      	mov	r0, r4
 80047d2:	f000 f857 	bl	8004884 <_free_r>
 80047d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047d8:	b111      	cbz	r1, 80047e0 <_reclaim_reent+0x80>
 80047da:	4620      	mov	r0, r4
 80047dc:	f000 f852 	bl	8004884 <_free_r>
 80047e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80047e2:	b111      	cbz	r1, 80047ea <_reclaim_reent+0x8a>
 80047e4:	4620      	mov	r0, r4
 80047e6:	f000 f84d 	bl	8004884 <_free_r>
 80047ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80047ec:	b111      	cbz	r1, 80047f4 <_reclaim_reent+0x94>
 80047ee:	4620      	mov	r0, r4
 80047f0:	f000 f848 	bl	8004884 <_free_r>
 80047f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80047f6:	b111      	cbz	r1, 80047fe <_reclaim_reent+0x9e>
 80047f8:	4620      	mov	r0, r4
 80047fa:	f000 f843 	bl	8004884 <_free_r>
 80047fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004800:	b111      	cbz	r1, 8004808 <_reclaim_reent+0xa8>
 8004802:	4620      	mov	r0, r4
 8004804:	f000 f83e 	bl	8004884 <_free_r>
 8004808:	6a23      	ldr	r3, [r4, #32]
 800480a:	b11b      	cbz	r3, 8004814 <_reclaim_reent+0xb4>
 800480c:	4620      	mov	r0, r4
 800480e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004812:	4718      	bx	r3
 8004814:	bd70      	pop	{r4, r5, r6, pc}
 8004816:	bf00      	nop
 8004818:	20000010 	.word	0x20000010

0800481c <__libc_init_array>:
 800481c:	b570      	push	{r4, r5, r6, lr}
 800481e:	2600      	movs	r6, #0
 8004820:	4d0c      	ldr	r5, [pc, #48]	@ (8004854 <__libc_init_array+0x38>)
 8004822:	4c0d      	ldr	r4, [pc, #52]	@ (8004858 <__libc_init_array+0x3c>)
 8004824:	1b64      	subs	r4, r4, r5
 8004826:	10a4      	asrs	r4, r4, #2
 8004828:	42a6      	cmp	r6, r4
 800482a:	d109      	bne.n	8004840 <__libc_init_array+0x24>
 800482c:	f000 f87e 	bl	800492c <_init>
 8004830:	2600      	movs	r6, #0
 8004832:	4d0a      	ldr	r5, [pc, #40]	@ (800485c <__libc_init_array+0x40>)
 8004834:	4c0a      	ldr	r4, [pc, #40]	@ (8004860 <__libc_init_array+0x44>)
 8004836:	1b64      	subs	r4, r4, r5
 8004838:	10a4      	asrs	r4, r4, #2
 800483a:	42a6      	cmp	r6, r4
 800483c:	d105      	bne.n	800484a <__libc_init_array+0x2e>
 800483e:	bd70      	pop	{r4, r5, r6, pc}
 8004840:	f855 3b04 	ldr.w	r3, [r5], #4
 8004844:	4798      	blx	r3
 8004846:	3601      	adds	r6, #1
 8004848:	e7ee      	b.n	8004828 <__libc_init_array+0xc>
 800484a:	f855 3b04 	ldr.w	r3, [r5], #4
 800484e:	4798      	blx	r3
 8004850:	3601      	adds	r6, #1
 8004852:	e7f2      	b.n	800483a <__libc_init_array+0x1e>
 8004854:	080049a4 	.word	0x080049a4
 8004858:	080049a4 	.word	0x080049a4
 800485c:	080049a4 	.word	0x080049a4
 8004860:	080049a8 	.word	0x080049a8

08004864 <__retarget_lock_acquire_recursive>:
 8004864:	4770      	bx	lr

08004866 <__retarget_lock_release_recursive>:
 8004866:	4770      	bx	lr

08004868 <memcpy>:
 8004868:	440a      	add	r2, r1
 800486a:	4291      	cmp	r1, r2
 800486c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004870:	d100      	bne.n	8004874 <memcpy+0xc>
 8004872:	4770      	bx	lr
 8004874:	b510      	push	{r4, lr}
 8004876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800487a:	4291      	cmp	r1, r2
 800487c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004880:	d1f9      	bne.n	8004876 <memcpy+0xe>
 8004882:	bd10      	pop	{r4, pc}

08004884 <_free_r>:
 8004884:	b538      	push	{r3, r4, r5, lr}
 8004886:	4605      	mov	r5, r0
 8004888:	2900      	cmp	r1, #0
 800488a:	d040      	beq.n	800490e <_free_r+0x8a>
 800488c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004890:	1f0c      	subs	r4, r1, #4
 8004892:	2b00      	cmp	r3, #0
 8004894:	bfb8      	it	lt
 8004896:	18e4      	addlt	r4, r4, r3
 8004898:	f000 f83c 	bl	8004914 <__malloc_lock>
 800489c:	4a1c      	ldr	r2, [pc, #112]	@ (8004910 <_free_r+0x8c>)
 800489e:	6813      	ldr	r3, [r2, #0]
 80048a0:	b933      	cbnz	r3, 80048b0 <_free_r+0x2c>
 80048a2:	6063      	str	r3, [r4, #4]
 80048a4:	6014      	str	r4, [r2, #0]
 80048a6:	4628      	mov	r0, r5
 80048a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048ac:	f000 b838 	b.w	8004920 <__malloc_unlock>
 80048b0:	42a3      	cmp	r3, r4
 80048b2:	d908      	bls.n	80048c6 <_free_r+0x42>
 80048b4:	6820      	ldr	r0, [r4, #0]
 80048b6:	1821      	adds	r1, r4, r0
 80048b8:	428b      	cmp	r3, r1
 80048ba:	bf01      	itttt	eq
 80048bc:	6819      	ldreq	r1, [r3, #0]
 80048be:	685b      	ldreq	r3, [r3, #4]
 80048c0:	1809      	addeq	r1, r1, r0
 80048c2:	6021      	streq	r1, [r4, #0]
 80048c4:	e7ed      	b.n	80048a2 <_free_r+0x1e>
 80048c6:	461a      	mov	r2, r3
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	b10b      	cbz	r3, 80048d0 <_free_r+0x4c>
 80048cc:	42a3      	cmp	r3, r4
 80048ce:	d9fa      	bls.n	80048c6 <_free_r+0x42>
 80048d0:	6811      	ldr	r1, [r2, #0]
 80048d2:	1850      	adds	r0, r2, r1
 80048d4:	42a0      	cmp	r0, r4
 80048d6:	d10b      	bne.n	80048f0 <_free_r+0x6c>
 80048d8:	6820      	ldr	r0, [r4, #0]
 80048da:	4401      	add	r1, r0
 80048dc:	1850      	adds	r0, r2, r1
 80048de:	4283      	cmp	r3, r0
 80048e0:	6011      	str	r1, [r2, #0]
 80048e2:	d1e0      	bne.n	80048a6 <_free_r+0x22>
 80048e4:	6818      	ldr	r0, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	4408      	add	r0, r1
 80048ea:	6010      	str	r0, [r2, #0]
 80048ec:	6053      	str	r3, [r2, #4]
 80048ee:	e7da      	b.n	80048a6 <_free_r+0x22>
 80048f0:	d902      	bls.n	80048f8 <_free_r+0x74>
 80048f2:	230c      	movs	r3, #12
 80048f4:	602b      	str	r3, [r5, #0]
 80048f6:	e7d6      	b.n	80048a6 <_free_r+0x22>
 80048f8:	6820      	ldr	r0, [r4, #0]
 80048fa:	1821      	adds	r1, r4, r0
 80048fc:	428b      	cmp	r3, r1
 80048fe:	bf01      	itttt	eq
 8004900:	6819      	ldreq	r1, [r3, #0]
 8004902:	685b      	ldreq	r3, [r3, #4]
 8004904:	1809      	addeq	r1, r1, r0
 8004906:	6021      	streq	r1, [r4, #0]
 8004908:	6063      	str	r3, [r4, #4]
 800490a:	6054      	str	r4, [r2, #4]
 800490c:	e7cb      	b.n	80048a6 <_free_r+0x22>
 800490e:	bd38      	pop	{r3, r4, r5, pc}
 8004910:	200023a8 	.word	0x200023a8

08004914 <__malloc_lock>:
 8004914:	4801      	ldr	r0, [pc, #4]	@ (800491c <__malloc_lock+0x8>)
 8004916:	f7ff bfa5 	b.w	8004864 <__retarget_lock_acquire_recursive>
 800491a:	bf00      	nop
 800491c:	200023a4 	.word	0x200023a4

08004920 <__malloc_unlock>:
 8004920:	4801      	ldr	r0, [pc, #4]	@ (8004928 <__malloc_unlock+0x8>)
 8004922:	f7ff bfa0 	b.w	8004866 <__retarget_lock_release_recursive>
 8004926:	bf00      	nop
 8004928:	200023a4 	.word	0x200023a4

0800492c <_init>:
 800492c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492e:	bf00      	nop
 8004930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004932:	bc08      	pop	{r3}
 8004934:	469e      	mov	lr, r3
 8004936:	4770      	bx	lr

08004938 <_fini>:
 8004938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493a:	bf00      	nop
 800493c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800493e:	bc08      	pop	{r3}
 8004940:	469e      	mov	lr, r3
 8004942:	4770      	bx	lr
