<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EZR32WG330F256R60 Peripheral Declarations</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EZR32WG330F256R60 Peripheral Declarations<div class="ingroups"><a class="el" href="group___parts.html">Parts</a> &raquo; <a class="el" href="group___e_z_r32_w_g330_f256_r60.html">EZR32WG330F256R60</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>)</td></tr>
<tr class="separator:ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5412ac9ff64f4ab68c289a0da739eaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5412ac9ff64f4ab68c289a0da739eaef">AES</a>&#160;&#160;&#160;((<a class="el" href="struct_a_e_s___type_def.html">AES_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad099ae8679538f6c00294639d67528bf">AES_BASE</a>)</td></tr>
<tr class="separator:ga5412ac9ff64f4ab68c289a0da739eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543ff1594e55db162ab50232e7db483e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a>&#160;&#160;&#160;((<a class="el" href="struct_m_s_c___type_def.html">MSC_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga629b03a1fa09ca0b2358175a16b5ff51">MSC_BASE</a>)</td></tr>
<tr class="separator:ga543ff1594e55db162ab50232e7db483e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d2c2b1e853b541f1d74797b62c8ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga15d2c2b1e853b541f1d74797b62c8ac0">EMU</a>&#160;&#160;&#160;((<a class="el" href="struct_e_m_u___type_def.html">EMU_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga61fd6590fabeb9f46d757e426bef70b4">EMU_BASE</a>)</td></tr>
<tr class="separator:ga15d2c2b1e853b541f1d74797b62c8ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c7bfebd19ce246f292313d9d15ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gae61c7bfebd19ce246f292313d9d15ed5">RMU</a>&#160;&#160;&#160;((<a class="el" href="struct_r_m_u___type_def.html">RMU_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gad9042aa68a6230303bcfa83275e2012e">RMU_BASE</a>)</td></tr>
<tr class="separator:gae61c7bfebd19ce246f292313d9d15ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed1d26edfd19bbb92da3601b9804750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0ed1d26edfd19bbb92da3601b9804750">CMU</a>&#160;&#160;&#160;((<a class="el" href="struct_c_m_u___type_def.html">CMU_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga2c124644784e7939e5f1c1bf917f4c8c">CMU_BASE</a>)</td></tr>
<tr class="separator:ga0ed1d26edfd19bbb92da3601b9804750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fba86c15164350cb62cc0bddfa2cb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga2fba86c15164350cb62cc0bddfa2cb5c">LESENSE</a>&#160;&#160;&#160;((<a class="el" href="struct_l_e_s_e_n_s_e___type_def.html">LESENSE_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga086990f4c4fa8b685fc204752278b7a4">LESENSE_BASE</a>)</td></tr>
<tr class="separator:ga2fba86c15164350cb62cc0bddfa2cb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35e0ebd0e6f546e155ab86f1b13c79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gae35e0ebd0e6f546e155ab86f1b13c79a">FPUEH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_p_u_e_h___type_def.html">FPUEH_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga537fb4d2620a4fe0e45b855fb2df88d1">FPUEH_BASE</a>)</td></tr>
<tr class="separator:gae35e0ebd0e6f546e155ab86f1b13c79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23d28c63afe1221fbfdb03ec142b568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gac23d28c63afe1221fbfdb03ec142b568">USARTRF0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gabaee50b4b69b98121e0871af1c9c79c5">USARTRF0_BASE</a>)</td></tr>
<tr class="separator:gac23d28c63afe1221fbfdb03ec142b568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>)</td></tr>
<tr class="separator:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bf4f24c85f26e838f55701a5e69831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>)</td></tr>
<tr class="separator:ga63bf4f24c85f26e838f55701a5e69831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca904d0e4ebb6d643c349f7f05613995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a933376d74e94dae8f42e17c09bd91faa">TIMER2_BASE</a>)</td></tr>
<tr class="separator:gaca904d0e4ebb6d643c349f7f05613995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga6d4063b72c434f0e7afa8eb2a0e7ee00">TIMER3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a2bcbc0fe8296511a1a9d12caff242819">TIMER3_BASE</a>)</td></tr>
<tr class="separator:ga6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07af77bdc71801553e581ddc858d7656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga07af77bdc71801553e581ddc858d7656">ACMP0</a>&#160;&#160;&#160;((<a class="el" href="struct_a_c_m_p___type_def.html">ACMP_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga5e3f07f21dd6ab0682363834112ce5b5">ACMP0_BASE</a>)</td></tr>
<tr class="separator:ga07af77bdc71801553e581ddc858d7656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c0ac9aab56e3eea735704ecc0039f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga11c0ac9aab56e3eea735704ecc0039f9">ACMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_c_m_p___type_def.html">ACMP_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gab734ffd231a27d74c1fc687eb1344fe9">ACMP1_BASE</a>)</td></tr>
<tr class="separator:ga11c0ac9aab56e3eea735704ecc0039f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eac25b2f0c2d4cf1e46d642608ea3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gab1eac25b2f0c2d4cf1e46d642608ea3c">LEUART0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_e_u_a_r_t___type_def.html">LEUART_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga9cd124cc5e901df78c62cba2a6e92b55">LEUART0_BASE</a>)</td></tr>
<tr class="separator:gab1eac25b2f0c2d4cf1e46d642608ea3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c073b2be41e498262c333e37e605c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gad9c073b2be41e498262c333e37e605c5">LEUART1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_e_u_a_r_t___type_def.html">LEUART_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga4596b99b328b8ec7e565ee7853e819d7">LEUART1_BASE</a>)</td></tr>
<tr class="separator:gad9c073b2be41e498262c333e37e605c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f49a106307e160c1c8c99aefc73da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gad4f49a106307e160c1c8c99aefc73da8">LETIMER0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_e_t_i_m_e_r___type_def.html">LETIMER_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga9aaf5d0e92efb654a628aa8519e8ad30">LETIMER0_BASE</a>)</td></tr>
<tr class="separator:gad4f49a106307e160c1c8c99aefc73da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95956643760aaed275e2701151027327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga95956643760aaed275e2701151027327">PCNT0</a>&#160;&#160;&#160;((<a class="el" href="struct_p_c_n_t___type_def.html">PCNT_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gaa1387bc9a00adbd17f6c324249d45d37">PCNT0_BASE</a>)</td></tr>
<tr class="separator:ga95956643760aaed275e2701151027327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0d102eae560fc77ae9a4c07aa5f845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5e0d102eae560fc77ae9a4c07aa5f845">PCNT1</a>&#160;&#160;&#160;((<a class="el" href="struct_p_c_n_t___type_def.html">PCNT_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga1f0cdf5b47b3ede1f0e36e133d78dab0">PCNT1_BASE</a>)</td></tr>
<tr class="separator:ga5e0d102eae560fc77ae9a4c07aa5f845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa6867dae4cc62313ed0cbce44beace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga7fa6867dae4cc62313ed0cbce44beace">PCNT2</a>&#160;&#160;&#160;((<a class="el" href="struct_p_c_n_t___type_def.html">PCNT_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga3ecd04197021c4a4032ee7fb6bac9407">PCNT2_BASE</a>)</td></tr>
<tr class="separator:ga7fa6867dae4cc62313ed0cbce44beace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86abb2e8858d177c04e60c41e9242045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga86abb2e8858d177c04e60c41e9242045">I2C0</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a>)</td></tr>
<tr class="separator:ga86abb2e8858d177c04e60c41e9242045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="nrf52_2include_2periph__cpu_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>)</td></tr>
<tr class="separator:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df0e11fc4a10e1e7ea0e83042a5c77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga2df0e11fc4a10e1e7ea0e83042a5c77d">VCMP</a>&#160;&#160;&#160;((<a class="el" href="struct_v_c_m_p___type_def.html">VCMP_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gabcff97511217e428406a65b322e8faee">VCMP_BASE</a>)</td></tr>
<tr class="separator:ga2df0e11fc4a10e1e7ea0e83042a5c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8397acedb06c1832f583d8660807e826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga8397acedb06c1832f583d8660807e826">PRS</a>&#160;&#160;&#160;((<a class="el" href="struct_p_r_s___type_def.html">PRS_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gaf990e90715f44cf04d3f5934ee20866c">PRS_BASE</a>)</td></tr>
<tr class="separator:ga8397acedb06c1832f583d8660807e826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td></tr>
<tr class="separator:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe0025fe66918c644e110c3b055c955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gadfe0025fe66918c644e110c3b055c955">DAC0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc">DAC0_BASE</a>)</td></tr>
<tr class="separator:gadfe0025fe66918c644e110c3b055c955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eade2ab5b4e11defada7b7e7af3158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaa5eade2ab5b4e11defada7b7e7af3158">BURTC</a>&#160;&#160;&#160;((<a class="el" href="struct_b_u_r_t_c___type_def.html">BURTC_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga2027efa1242ffa207e3c91a265faba1a">BURTC_BASE</a>)</td></tr>
<tr class="separator:gaa5eade2ab5b4e11defada7b7e7af3158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab938901a5fa5443253fc293ebd0399e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gab938901a5fa5443253fc293ebd0399e3">WDOG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_d_o_g___type_def.html">WDOG_TypeDef</a> *) <a class="el" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">WDOG_BASE</a>)</td></tr>
<tr class="separator:gab938901a5fa5443253fc293ebd0399e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9f8ac491a1f0ee3073dc97265137d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0c9f8ac491a1f0ee3073dc97265137d6">ETM</a>&#160;&#160;&#160;((<a class="el" href="struct_e_t_m___type_def.html">ETM_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga459d4e90daa71cded7e3d9fddf3545c2">ETM_BASE</a>)</td></tr>
<tr class="separator:ga0c9f8ac491a1f0ee3073dc97265137d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacf4c0ec79d1e8779e6bad70ddf1ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gadacf4c0ec79d1e8779e6bad70ddf1ee9">CALIBRATE</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_l_i_b_r_a_t_e___type_def.html">CALIBRATE_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga265306c2f0207563b672356abd3fcd6a">CALIBRATE_BASE</a>)</td></tr>
<tr class="separator:gadacf4c0ec79d1e8779e6bad70ddf1ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcf54e71ec010df38f8b7a9c1166f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0fcf54e71ec010df38f8b7a9c1166f1f">DEVINFO</a>&#160;&#160;&#160;((<a class="el" href="struct_d_e_v_i_n_f_o___type_def.html">DEVINFO_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga38e879f0d121817461f0b329b96614e7">DEVINFO_BASE</a>)</td></tr>
<tr class="separator:ga0fcf54e71ec010df38f8b7a9c1166f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad88ce503ff5777d641e1ed15c0d550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga6ad88ce503ff5777d641e1ed15c0d550">ROMTABLE</a>&#160;&#160;&#160;((<a class="el" href="struct_r_o_m_t_a_b_l_e___type_def.html">ROMTABLE_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga43a55e4b2cd4f6da2bf35f25313cb0d3">ROMTABLE_BASE</a>)</td></tr>
<tr class="separator:ga6ad88ce503ff5777d641e1ed15c0d550"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga07af77bdc71801553e581ddc858d7656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07af77bdc71801553e581ddc858d7656">&#9670;&nbsp;</a></span>ACMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP0&#160;&#160;&#160;((<a class="el" href="struct_a_c_m_p___type_def.html">ACMP_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga5e3f07f21dd6ab0682363834112ce5b5">ACMP0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00411">411</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga11c0ac9aab56e3eea735704ecc0039f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11c0ac9aab56e3eea735704ecc0039f9">&#9670;&nbsp;</a></span>ACMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP1&#160;&#160;&#160;((<a class="el" href="struct_a_c_m_p___type_def.html">ACMP_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gab734ffd231a27d74c1fc687eb1344fe9">ACMP1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00412">412</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga0d2ea0f4a8dd17bf08e69d05deacbcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">&#9670;&nbsp;</a></span>ADC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00425">425</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga5412ac9ff64f4ab68c289a0da739eaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5412ac9ff64f4ab68c289a0da739eaef">&#9670;&nbsp;</a></span>AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES&#160;&#160;&#160;((<a class="el" href="struct_a_e_s___type_def.html">AES_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad099ae8679538f6c00294639d67528bf">AES_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00394">394</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gaa5eade2ab5b4e11defada7b7e7af3158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5eade2ab5b4e11defada7b7e7af3158">&#9670;&nbsp;</a></span>BURTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BURTC&#160;&#160;&#160;((<a class="el" href="struct_b_u_r_t_c___type_def.html">BURTC_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga2027efa1242ffa207e3c91a265faba1a">BURTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURTC base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00427">427</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gadacf4c0ec79d1e8779e6bad70ddf1ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadacf4c0ec79d1e8779e6bad70ddf1ee9">&#9670;&nbsp;</a></span>CALIBRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CALIBRATE&#160;&#160;&#160;((<a class="el" href="struct_c_a_l_i_b_r_a_t_e___type_def.html">CALIBRATE_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga265306c2f0207563b672356abd3fcd6a">CALIBRATE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CALIBRATE base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00430">430</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga0ed1d26edfd19bbb92da3601b9804750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ed1d26edfd19bbb92da3601b9804750">&#9670;&nbsp;</a></span>CMU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMU&#160;&#160;&#160;((<a class="el" href="struct_c_m_u___type_def.html">CMU_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga2c124644784e7939e5f1c1bf917f4c8c">CMU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMU base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00399">399</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gadfe0025fe66918c644e110c3b055c955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfe0025fe66918c644e110c3b055c955">&#9670;&nbsp;</a></span>DAC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC0&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc">DAC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00426">426</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga0fcf54e71ec010df38f8b7a9c1166f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fcf54e71ec010df38f8b7a9c1166f1f">&#9670;&nbsp;</a></span>DEVINFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVINFO&#160;&#160;&#160;((<a class="el" href="struct_d_e_v_i_n_f_o___type_def.html">DEVINFO_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga38e879f0d121817461f0b329b96614e7">DEVINFO_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEVINFO base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00431">431</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga137c9e7c0bc9e12f455df0a6e41c0287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga137c9e7c0bc9e12f455df0a6e41c0287">&#9670;&nbsp;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00393">393</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga15d2c2b1e853b541f1d74797b62c8ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15d2c2b1e853b541f1d74797b62c8ac0">&#9670;&nbsp;</a></span>EMU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMU&#160;&#160;&#160;((<a class="el" href="struct_e_m_u___type_def.html">EMU_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga61fd6590fabeb9f46d757e426bef70b4">EMU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EMU base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00397">397</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga0c9f8ac491a1f0ee3073dc97265137d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c9f8ac491a1f0ee3073dc97265137d6">&#9670;&nbsp;</a></span>ETM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETM&#160;&#160;&#160;((<a class="el" href="struct_e_t_m___type_def.html">ETM_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga459d4e90daa71cded7e3d9fddf3545c2">ETM_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETM base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00429">429</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gae35e0ebd0e6f546e155ab86f1b13c79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae35e0ebd0e6f546e155ab86f1b13c79a">&#9670;&nbsp;</a></span>FPUEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPUEH&#160;&#160;&#160;((<a class="el" href="struct_f_p_u_e_h___type_def.html">FPUEH_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga537fb4d2620a4fe0e45b855fb2df88d1">FPUEH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPUEH base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00401">401</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga1037b18e2d226fe7d327d4a6f17a21c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1037b18e2d226fe7d327d4a6f17a21c1">&#9670;&nbsp;</a></span>GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="nrf52_2include_2periph__cpu_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00422">422</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga86abb2e8858d177c04e60c41e9242045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86abb2e8858d177c04e60c41e9242045">&#9670;&nbsp;</a></span>I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00420">420</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gab45d257574da6fe1f091cc45b7eda6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d257574da6fe1f091cc45b7eda6cc">&#9670;&nbsp;</a></span>I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00421">421</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga2fba86c15164350cb62cc0bddfa2cb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fba86c15164350cb62cc0bddfa2cb5c">&#9670;&nbsp;</a></span>LESENSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LESENSE&#160;&#160;&#160;((<a class="el" href="struct_l_e_s_e_n_s_e___type_def.html">LESENSE_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga086990f4c4fa8b685fc204752278b7a4">LESENSE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LESENSE base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00400">400</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gad4f49a106307e160c1c8c99aefc73da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4f49a106307e160c1c8c99aefc73da8">&#9670;&nbsp;</a></span>LETIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LETIMER0&#160;&#160;&#160;((<a class="el" href="struct_l_e_t_i_m_e_r___type_def.html">LETIMER_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga9aaf5d0e92efb654a628aa8519e8ad30">LETIMER0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LETIMER0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00416">416</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gab1eac25b2f0c2d4cf1e46d642608ea3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1eac25b2f0c2d4cf1e46d642608ea3c">&#9670;&nbsp;</a></span>LEUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEUART0&#160;&#160;&#160;((<a class="el" href="struct_l_e_u_a_r_t___type_def.html">LEUART_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga9cd124cc5e901df78c62cba2a6e92b55">LEUART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LEUART0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00413">413</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gad9c073b2be41e498262c333e37e605c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c073b2be41e498262c333e37e605c5">&#9670;&nbsp;</a></span>LEUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEUART1&#160;&#160;&#160;((<a class="el" href="struct_l_e_u_a_r_t___type_def.html">LEUART_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga4596b99b328b8ec7e565ee7853e819d7">LEUART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LEUART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00414">414</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga543ff1594e55db162ab50232e7db483e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543ff1594e55db162ab50232e7db483e">&#9670;&nbsp;</a></span>MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC&#160;&#160;&#160;((<a class="el" href="struct_m_s_c___type_def.html">MSC_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga629b03a1fa09ca0b2358175a16b5ff51">MSC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSC base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00396">396</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga95956643760aaed275e2701151027327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95956643760aaed275e2701151027327">&#9670;&nbsp;</a></span>PCNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCNT0&#160;&#160;&#160;((<a class="el" href="struct_p_c_n_t___type_def.html">PCNT_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gaa1387bc9a00adbd17f6c324249d45d37">PCNT0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCNT0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00417">417</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga5e0d102eae560fc77ae9a4c07aa5f845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e0d102eae560fc77ae9a4c07aa5f845">&#9670;&nbsp;</a></span>PCNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCNT1&#160;&#160;&#160;((<a class="el" href="struct_p_c_n_t___type_def.html">PCNT_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga1f0cdf5b47b3ede1f0e36e133d78dab0">PCNT1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCNT1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00418">418</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga7fa6867dae4cc62313ed0cbce44beace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fa6867dae4cc62313ed0cbce44beace">&#9670;&nbsp;</a></span>PCNT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCNT2&#160;&#160;&#160;((<a class="el" href="struct_p_c_n_t___type_def.html">PCNT_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga3ecd04197021c4a4032ee7fb6bac9407">PCNT2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCNT2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00419">419</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga8397acedb06c1832f583d8660807e826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8397acedb06c1832f583d8660807e826">&#9670;&nbsp;</a></span>PRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS&#160;&#160;&#160;((<a class="el" href="struct_p_r_s___type_def.html">PRS_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gaf990e90715f44cf04d3f5934ee20866c">PRS_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRS base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00424">424</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gae61c7bfebd19ce246f292313d9d15ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61c7bfebd19ce246f292313d9d15ed5">&#9670;&nbsp;</a></span>RMU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RMU&#160;&#160;&#160;((<a class="el" href="struct_r_m_u___type_def.html">RMU_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gad9042aa68a6230303bcfa83275e2012e">RMU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RMU base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00398">398</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga6ad88ce503ff5777d641e1ed15c0d550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad88ce503ff5777d641e1ed15c0d550">&#9670;&nbsp;</a></span>ROMTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROMTABLE&#160;&#160;&#160;((<a class="el" href="struct_r_o_m_t_a_b_l_e___type_def.html">ROMTABLE_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#ga43a55e4b2cd4f6da2bf35f25313cb0d3">ROMTABLE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ROMTABLE base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00432">432</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga5359a088f5d8b20ce74d920e46059304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5359a088f5d8b20ce74d920e46059304">&#9670;&nbsp;</a></span>RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00415">415</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gaf1b746ba5ab7d0ab657156ebda0f290c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b746ba5ab7d0ab657156ebda0f290c">&#9670;&nbsp;</a></span>TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00407">407</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga63bf4f24c85f26e838f55701a5e69831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63bf4f24c85f26e838f55701a5e69831">&#9670;&nbsp;</a></span>TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00408">408</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gaca904d0e4ebb6d643c349f7f05613995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca904d0e4ebb6d643c349f7f05613995">&#9670;&nbsp;</a></span>TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a933376d74e94dae8f42e17c09bd91faa">TIMER2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00409">409</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga6d4063b72c434f0e7afa8eb2a0e7ee00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4063b72c434f0e7afa8eb2a0e7ee00">&#9670;&nbsp;</a></span>TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___type_def.html">TIMER_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a2bcbc0fe8296511a1a9d12caff242819">TIMER3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER3 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00410">410</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00405">405</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00406">406</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga92871691058ff7ccffd7635930cb08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92871691058ff7ccffd7635930cb08da">&#9670;&nbsp;</a></span>USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00403">403</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gaf114a9eab03ca08a6fb720e511595930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf114a9eab03ca08a6fb720e511595930">&#9670;&nbsp;</a></span>USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00404">404</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gac23d28c63afe1221fbfdb03ec142b568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23d28c63afe1221fbfdb03ec142b568">&#9670;&nbsp;</a></span>USARTRF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USARTRF0&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gabaee50b4b69b98121e0871af1c9c79c5">USARTRF0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USARTRF0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00402">402</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga779bf099075a999d1074357fccbd466b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga779bf099075a999d1074357fccbd466b">&#9670;&nbsp;</a></span>USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00395">395</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="ga2df0e11fc4a10e1e7ea0e83042a5c77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df0e11fc4a10e1e7ea0e83042a5c77d">&#9670;&nbsp;</a></span>VCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCMP&#160;&#160;&#160;((<a class="el" href="struct_v_c_m_p___type_def.html">VCMP_TypeDef</a> *) <a class="el" href="group___e_z_r32_w_g330_f256_r60___peripheral___base.html#gabcff97511217e428406a65b322e8faee">VCMP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VCMP base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00423">423</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
<a id="gab938901a5fa5443253fc293ebd0399e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab938901a5fa5443253fc293ebd0399e3">&#9670;&nbsp;</a></span>WDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDOG&#160;&#160;&#160;((<a class="el" href="struct_w_d_o_g___type_def.html">WDOG_TypeDef</a> *) <a class="el" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">WDOG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG base pointer </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg330f256r60_8h_source.html#l00428">428</a> of file <a class="el" href="ezr32wg330f256r60_8h_source.html">ezr32wg330f256r60.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:36 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
