Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug  6 00:04:00 2018
| Host         : MICHAELKIRSE6E4 running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net invert_clock_signale2c11c96_487a_459d_827c_e49ab66a4801/Q is a gated clock net sourced by a combinational pin invert_clock_signale2c11c96_487a_459d_827c_e49ab66a4801/Q_INST_0/O, cell invert_clock_signale2c11c96_487a_459d_827c_e49ab66a4801/Q_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT invert_clock_signale2c11c96_487a_459d_827c_e49ab66a4801/Q_INST_0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/Q_reg[2] {FDRE}
    microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/Q_reg[3] {FDRE}
    microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/Q_reg[1] {FDRE}
    microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/Q_reg[0] {FDRE}
    microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/Q_reg[7] {FDRE}

Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
30 net(s) have no routable loads. The problem bus(es) and/or net(s) are ramOutInverteree0e0b73_36c7_4c59_91d5_cd5587fd2b0c/Q, instruction_register9e5dabe8_e0a0_42c4_b393_6af36048eb59/Q[0], OUT_registerb6bda39a_f152_436e_a45e_e386c475386c/Q[0], flags_register7767ffe9_fc7b_465a_994c_5b37fa114233/Q[0], instruction_register9e5dabe8_e0a0_42c4_b393_6af36048eb59/Q[1], OUT_registerb6bda39a_f152_436e_a45e_e386c475386c/Q[1], flags_register7767ffe9_fc7b_465a_994c_5b37fa114233/Q[1], instruction_register9e5dabe8_e0a0_42c4_b393_6af36048eb59/Q[2], OUT_registerb6bda39a_f152_436e_a45e_e386c475386c/Q[2], flags_register7767ffe9_fc7b_465a_994c_5b37fa114233/Q[2], instruction_register9e5dabe8_e0a0_42c4_b393_6af36048eb59/Q[3], OUT_registerb6bda39a_f152_436e_a45e_e386c475386c/Q[3], flags_register7767ffe9_fc7b_465a_994c_5b37fa114233/Q[3], microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[3], microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[5] (the first 15 of 30 listed).
Related violations: <none>


