<root><simulation><result_generated_time />2023-05-17 20:15:03<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 57, 'IX': 57, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />903168<total_data_size_element />{'W': 1152, 'I': 415872, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 2.1717451523545708, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 3), ('OX', 2), ('OX', 2), ('OY', 2), ('OY', 14)], [('FY', 3)], []]<I />[[('OX', 7), ('FX', 3), ('OX', 2), ('OX', 2)], [('OY', 2), ('OY', 14), ('FY', 3)], []]<O />[[('OX', 7), ('FX', 3)], [('OX', 2), ('OX', 2), ('OY', 2), ('OY', 14), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 784, 1, 1], 'I': [1.0, 1.47, 1.47, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [456, 25992, 25992], 'O': [56, 6272, 6272], 'O_partial': [56, 6272, 0], 'O_final': [0, 0, 6272]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.89, 0.02, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.03, 0.0], 'I': [0.89, 0.03, 0.0], 'O': [0.11, 0.03, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [456, 25992, 25992], 'O': [56, 6272, 6272], 'O_partial': [56, 6272, 0], 'O_final': [0, 0, 6272]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[129024, 1152], [73728, 1152], [1152, 0]]<I />[[903168, 612864], [4902912, 415872], [415872, 0]]<O />[[(802816, 903168), (301056, 200704)], [(1605632, 2408448), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(802816, 903168), (301056, 200704)], [(1605632, 2408448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16128, 144], [4608, 72], [4, 0]]<I />[[112896, 76608], [306432, 25992], [1624, 0]]<O />[[(100352, 112896), (37632, 25088)], [(100352, 150528), (6272, 0)], [(0, 392), (0, 0)]]<O_partial />[([100352, 112896], [37632, 25088]), ([100352, 150528], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6272, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />903168<idle />56899584</mac_count></basic_info><energy><total_energy />4837258.7<mem_energy_breakdown><W />[0.0, 128.0, 0.0]<I />[64.0, 8665.6, 2163.2]<O />[102.4, 6297.6, 524.8]</mem_energy_breakdown><MAC_energy><active_MAC />1974325.2<idle_MAC />2844979.2<total />4819304.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0126<utilization_without_data_loading />0.0156<utilization_spatial />0.0156<utilization_temporal_with_data_loading />0.8083<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1117312<latency_cycle_without_data_loading />903168<ideal_computing_cycle />903168<data_loading><load_cycle_total />214144<load_cycle_individual />{'W': [1536, 4608, 0], 'I': [3712, 208000, 0]}<load_cycle_combined />{'W': 4608, 'I': 208000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-903040], [-602112, -599040], [-903168, -903168]], 'I': [[-903040], [-818048, -594944], [-903168, -903168]], 'O': [[-903168], [-860160, -774144], [-852992, -900096]]}<mem_stall_cycle_shared />{'W': [[-903040], [-602112, 0], [0, 0]], 'I': [[-903040], [-818048, 0], [0, 0]], 'O': [[-903168], [-860160, -774144], [-852992, -900096]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [456, 25992, 25992], 'O': [56, 6272, 6272], 'O_partial': [56, 6272, 0], 'O_final': [0, 0, 6272]}<data_size_each_level_total />{'W': [1536, 72, 72], 'I': [3648, 25992, 25992], 'O': [448, 6272, 6272]}<loop_cycles_each_level />{'W': [2352, 7056, 7056], 'I': [84, 7056, 7056], 'O': [21, 7056, 7056]}<top_ir_loop_size />{'W': [112, 1, 1], 'I': [1, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.7, 0.7], [0.7, 0.7]], 'I': [[8.0, 5.4], [43.4, 29.5], [29.5, 29.5]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 0.7], [0.7, 0.7]], 'I': [[8.0, 5.4], [43.4, 88.4], [88.4, 29.5]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.7, 0.7], [0.7, 0]], 'I': [[8.0, 5.4], [43.4, 29.5], [29.5, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [72.5, 51.5], [30.1, 7.1]], 'I': [[8.0, 5.4], [72.5, 51.5], [30.1, 7.1]], 'O': [[8.0, 2.7], [72.5, 51.5], [30.1, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7056], [2352, 2352, 3], [7056, 7056, 1]], 'I': [[1, 1, 7056], [84, 84, 84], [7056, 7056, 1]], 'O': [[1, 1, 7056], [21, 21, 336], [7056, 7056, 1]]}<trans_time_real />{'W': [[0, 1, 7056], [[0, 2352, 3], [12, 2352, 3]], [[36, 7056, 1], [2, 7056, 1]]], 'I': [[0, 1, 7056], [[7, 84, 84], [28, 84, 84]], [[1624, 7056, 1], [102, 7056, 1]]], 'O': [[0, 1, 7056], [[1, 21, 336], [4, 21, 336]], [[392, 7056, 1], [24, 7056, 1]]]}<single_stall_cycle />{'W': [[-1], [-2352, -2340], [-7020, -7054]], 'I': [[-1], [-77, -56], [-5432, -6954]], 'O': [[-1], [-20, -18], [-6664, -7032]]}<single_stall_count />{'W': [7055, 2, 0], 'I': [7055, 83, 0], 'O': [7056, 336, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [24, 0], 'I': [2324, 0], 'O': [1344, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3364, -7056], [-5712, -6664]], 1: [[-7056, -7056], [-6664, -7056]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />103.6<mem_area />100.1<mem_area_percentage />96.6 %</area></results><elapsed_time_second />1</simulation></root>