===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.6935 seconds

  ----Wall Time----  ----Name----
    4.3423 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.6158 ( 10.1%)    Parse modules
    0.6800 (  1.9%)    Verify circuit
   18.8206 ( 52.7%)  'firrtl.circuit' Pipeline
    1.4721 (  4.1%)    'firrtl.module' Pipeline
    1.3826 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0895 (  0.3%)      LowerCHIRRTLPass
    0.1083 (  0.3%)    InferWidths
    0.8414 (  2.4%)    InferResets
    0.0513 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0863 (  0.2%)    WireDFT
    0.0892 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7694 (  2.2%)    LowerFIRRTLTypes
    7.4917 ( 21.0%)    'firrtl.module' Pipeline
    0.8197 (  2.3%)      ExpandWhens
    0.0210 (  0.1%)      RemoveInvalid
    6.1848 ( 17.3%)      Canonicalizer
    0.4662 (  1.3%)      InferReadWrite
    0.6189 (  1.7%)    Inliner
    1.0990 (  3.1%)    IMConstProp
    0.0705 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0684 (  0.2%)    BlackBoxReader
    0.0684 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.1195 ( 14.3%)    'firrtl.module' Pipeline
    5.1195 ( 14.3%)      Canonicalizer
    0.4712 (  1.3%)    RemoveUnusedPorts
    0.0665 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4320 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.5130 (  9.8%)  LowerFIRRTLToHW
    0.0655 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.8918 ( 10.9%)  'hw.module' Pipeline
    0.8785 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3743 (  6.7%)    Canonicalizer
    0.6389 (  1.8%)    HWCleanup
    0.8939 (  2.5%)  'hw.module' Pipeline
    0.0862 (  0.2%)    HWLegalizeModules
    0.8077 (  2.3%)    PrettifyVerilog
    4.0087 ( 11.2%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   35.6935 (100.0%)  Total

{
  totalTime: 35.723,
  maxMemory: 696758272
}
