; Addc: test the addc instruction
; This file is part of Sigma16. See README, https://jtod.github.io/home/Sigma16/

     lea   R1,$f000[R0]   ; f000
     lea   R2,$f001[R0]   ; f001
     add   R3,R1,R2       ; e001 with carry = 1
     lea   R4,2[R0]       ; 0001
     addc  R5,R4,R4       ; 0005  2 + 2 + 1 (carry), clear carry bit
     addc  R6,R4,R4       ; 0004  2 + 2 + 0 (carry), clear carry bit
     trap  R0,R0,R0
