Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 49842b478fbf4d1c805d013467cc179e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot main_behav xil_defaultlib.main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <IBUF> not found while processing module instance <clkin1_ibufg> [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/ip/clkConverter/clkConverter_clk_wiz.v:79]
ERROR: [VRFC 10-2063] Module <MMCME2_ADV> not found while processing module instance <mmcm_adv_inst> [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/ip/clkConverter/clkConverter_clk_wiz.v:121]
ERROR: [VRFC 10-2063] Module <BUFG> not found while processing module instance <clkf_buf> [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/ip/clkConverter/clkConverter_clk_wiz.v:182]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main in library work failed.
