# ECSE425-MIPS-G7
VHDL implementation of a simplified 5-stage MIPS Processor with integrated forwarding and data hazard detection.

## **Components**

* **Fetch**
* **Decode**
* **Execute**
* **Memory**
* **Write-Back**

## **Testbenches**

* **Fetch**
* **Decode**
* **Execute**
* **Memory**
* **Write-Back**
