<root><simulation><result_generated_time />2021-08-25 11:01:08<layer><layer_spec />{'B': 3136, 'K': 128, 'C': 128, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />True<total_MAC_operation />51380224<total_data_size_element />{'W': 16384, 'I': 401408, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K']}, {'Row': ['C']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 16, 'O_final': 16}<array_size />{'Col': 4, 'Row': 4}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<I />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<O />['reg_size_512b_BW_16b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 27648, 165888, 331776000], 'I': [512, 27648, 165888, 331776000], 'O': [512, 27648, 165888, 331776000]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[8, 8], [128, 128], [128, 128], [128, 128]], 'I': [[8, 8], [128, 128], [128, 128], [128, 128]], 'O': [[16, 16], [128, 128], [128, 128], [128, 128]]}<mem_access_energy_per_word />{'W': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'I': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'O': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]]}<mem_type />{'W': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'I': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'O': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb']}<mem_share />{1: [('O', 'dram'), ('I', 'dram'), ('W', 'dram')]}<mem_area_single_module />{'W': [0, 0.087, 0.423, 0], 'I': [0, 0.087, 0.423, 0], 'O': [0, 0.087, 0.423, 0]}<mem_unroll />{'W': [16, 1, 1, 1], 'I': [16, 1, 1, 1], 'O': [16, 1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 4)], [('C', 4)]], [], [], []]<I />[[], [[('K', 4)], [('C', 4)]], [], [], []]<O />[[], [[('K', 4)], [('C', 4)]], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 16), ('B', 28)], [('K', 2)], [('C', 2), ('K', 4), ('B', 112)], []]<I />[[('K', 4), ('C', 16)], [('B', 28), ('K', 2)], [('C', 2), ('K', 4)], [('B', 112)]]<O />[[('K', 4), ('C', 16)], [('B', 28), ('K', 2), ('C', 2)], [('K', 4)], [('B', 112)]]</temporal_mapping><data_reuse />{'W': [1.0, 28, 1, 112, 1], 'I': [4.0, 4.0, 2.0, 4.0, 1.0], 'O': [4.0, 16, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False, False]<used_mem_size_bit />{'W': [512, 16384, 131072, 131072], 'I': [128, 14336, 28672, 3211264], 'O': [64, 14336, 57344, 6422528], 'O_partial': [64, 14336, 0, 0], 'O_final': [0, 0, 57344, 6422528]}<actual_mem_utilization_individual />{'W': [1.0, 0.59, 0.79, 0.0], 'I': [0.25, 0.52, 0.17, 0.01], 'O': [0.12, 0.52, 0.35, 0.02]}<actual_mem_utilization_shared />{'W': [1.0, 0.59, 0.79, 0.03], 'I': [0.25, 0.52, 0.17, 0.03], 'O': [0.12, 0.52, 0.35, 0.03]}<effective_mem_size_bit />{'W': [512, 8192, 131072, 131072], 'I': [8, 14336, 28672, 28672], 'O': [64, 14336, 14336, 57344], 'O_partial': [64, 14336, 0, 0], 'O_final': [0, 0, 14336, 57344]}<total_unit_count />{'W': [16, 16, 1, 1, 1], 'I': [16, 16, 1, 1, 1], 'O': [16, 16, 1, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1, 1], 'I': [4, 4, 1, 1, 1], 'O': [4, 4, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0, 1.0], 'I': [4.0, 4.0, 1.0, 1.0, 1.0], 'O': [4.0, 4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[51380224, 1835008], [1835008, 1835008], [1835008, 16384], [16384, 0]]<I />[[12845056, 12845056], [3211264, 1605632], [1605632, 401408], [401408, 0]]<O />[[(49774592, 51380224), (3211264, 1605632)], [(401408, 802816), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(49774592, 51380224), (3211264, 1605632)], [(401408, 802816), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem></basic_info><energy><total_energy />161250109.4<mem_energy_breakdown><W />[17561026.6, 6881280.0, 18872627.2, 0.0]<I />[8477737.0, 9031680.0, 20459264.0, 0.0]<O />[34970665.0, 6021120.0, 16367411.2, 0.0]</mem_energy_breakdown><mac_energy />active: 22607298.6, idle: 0</energy><performance><mac_array_utilization><utilization_with_data_loading />0.569<utilization_without_data_loading />0.5717<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.569<mac_utilize_temporal_without_data_loading />0.5717</mac_array_utilization><latency><latency_cycle_with_data_loading />5643264<latency_cycle_without_data_loading />5617152<ideal_computing_cycle />3211264<data_loading><load_cycle_total />26112<load_cycle_individual />{'W': [64, 128, 1024, 1024], 'I': [16, 112, 224, 25088]}<load_cycle_combined />{'W': 1025, 'I': 25088}</data_loading><mem_stalling><mem_stall_cycle_total />2405888<mem_stall_cycle_individual />{'W': [[0.0], [0.0, 0.0], [-3096576.0, -3096576.0], [-27648.0, -27648.0]], 'I': [[0.0], [-2408448.0, -3010560.0], [-1505280.0, -1505280.0], [-777728.0, -777728.0]], 'O': [[0.0], [200704.0, -100352.0], [-1505280.0, -1555456.0], [-3161088.0, -3161088.0]]}<mem_stall_cycle_shared />{'W': [[0.0], [0.0, 0.0], [-3096576.0, -3096576.0], [-27648.0, 2405888.0]], 'I': [[0.0], [-2408448.0, -3010560.0], [-1505280.0, -1505280.0], [-777728.0, 2405888.0]], 'O': [[0.0], [200704.0, -100352.0], [-1505280.0, -1555456.0], [-3161088.0, -3161088.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 4.6], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 2.0], [8.0, 8.0], [8.0, 4.0], [4.0, 0]], 'O': [[32.0, 32.0], [68.0, 64.0], [2.0, 4.0], [0, 2.0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [128.0, 4.6], [4.6, 4.6], [8.6, 2.0]], 'I': [[8.0, 2.0], [8.0, 8.0], [8.0, 4.0], [8.6, 2.0]], 'O': [[32.0, 32.0], [68.0, 64.0], [2.0, 4.0], [8.6, 2.0]]}<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True], [True, True]], 'O': [[False, False], [True, True], [True, True], [True, True]]}</mem_stalling></latency></performance><area><total_area />1.5<active_area />1.5<dark_silicon_percentage />0.0 %</area></results><elapsed_time_second />2</simulation></root>