# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AP_WATCH_DEBUG.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_0_2/sim/SixDigitCounter_util_vector_logic_0_2.v" \
"../../../../AP_WATCH_DEBUG.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_1_0/sim/SixDigitCounter_util_vector_logic_1_0.v" \
"../../../../AP_WATCH_DEBUG.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_2_0/sim/SixDigitCounter_util_vector_logic_2_0.v" \
"../../../../AP_WATCH_DEBUG.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_3_0/sim/SixDigitCounter_util_vector_logic_3_0.v" \
"../../../../AP_WATCH_DEBUG.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_4_0/sim/SixDigitCounter_util_vector_logic_4_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
