# ARM-Single-Cycle-Datapath

Simulated using Vivado. Written in Verilog HDL.
