{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679988859162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679988859162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 10:34:18 2023 " "Processing started: Tue Mar 28 10:34:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679988859162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679988859162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework -c Homework " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework -c Homework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679988859162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679988859345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_v.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt_v.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_v " "Found entity 1: CNT_v" {  } { { "CNT_v.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/CNT_v.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_a " "Found entity 1: y_a" {  } { { "y_a.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_b " "Found entity 1: y_b" {  } { { "y_b.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_c " "Found entity 1: y_c" {  } { { "y_c.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_d " "Found entity 1: y_d" {  } { { "y_d.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_e " "Found entity 1: y_e" {  } { { "y_e.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_f " "Found entity 1: y_f" {  } { { "y_f.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_g " "Found entity 1: y_g" {  } { { "y_g.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT " "Found entity 1: CNT" {  } { { "CNT.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/CNT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_without_r.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt_without_r.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_without_R " "Found entity 1: CNT_without_R" {  } { { "CNT_without_R.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/CNT_without_R.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_divider " "Found entity 1: Frequency_divider" {  } { { "Frequency_divider.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/Frequency_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Counter_verilog.v(6) " "Verilog HDL information at Counter_verilog.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "Counter_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Counter_verilog.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679988859390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_verilog " "Found entity 1: counter_verilog" {  } { { "Counter_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Counter_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_divider " "Found entity 1: Freq_divider" {  } { { "Freq_divider.v" "" { Text "D:/altera/13.0sp1/Homework/Freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Code_converter " "Found entity 1: Code_converter" {  } { { "Code_converter.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/Code_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Subtractor_verilog.v(9) " "Verilog HDL information at Subtractor_verilog.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Subtractor_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Subtractor_verilog.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679988859393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_v " "Found entity 1: subtractor_v" {  } { { "Subtractor_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Subtractor_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679988859394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679988859394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD " "Elaborating entity \"BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679988859416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_a y_a:inst " "Elaborating entity \"y_a\" for hierarchy \"y_a:inst\"" {  } { { "BCD.bdf" "inst" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { -128 352 448 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_b y_b:inst1 " "Elaborating entity \"y_b\" for hierarchy \"y_b:inst1\"" {  } { { "BCD.bdf" "inst1" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { -32 456 552 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_c y_c:inst2 " "Elaborating entity \"y_c\" for hierarchy \"y_c:inst2\"" {  } { { "BCD.bdf" "inst2" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 72 336 432 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_d y_d:inst3 " "Elaborating entity \"y_d\" for hierarchy \"y_d:inst3\"" {  } { { "BCD.bdf" "inst3" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 168 456 552 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_e y_e:inst4 " "Elaborating entity \"y_e\" for hierarchy \"y_e:inst4\"" {  } { { "BCD.bdf" "inst4" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 272 344 440 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_f y_f:inst5 " "Elaborating entity \"y_f\" for hierarchy \"y_f:inst5\"" {  } { { "BCD.bdf" "inst5" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 360 488 584 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_g y_g:inst6 " "Elaborating entity \"y_g\" for hierarchy \"y_g:inst6\"" {  } { { "BCD.bdf" "inst6" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 464 344 440 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679988859433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679988859820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0sp1/Homework/output_files/Homework.map.smsg " "Generated suppressed messages file D:/altera/13.0sp1/Homework/output_files/Homework.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679988859925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679988859994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679988859994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679988860012 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679988860012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679988860012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679988860012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679988860023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 10:34:20 2023 " "Processing ended: Tue Mar 28 10:34:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679988860023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679988860023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679988860023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679988860023 ""}
