# Verilog-HDL
Verilog HDL EE342

This repository contains Verilog HDL codes developed as part of the EE342 Digital Design course. All simulations and implementations were performed using Quartus II.

## Tools Used
- **Language:** Verilog HDL  
- **Development Environment:** Intel Quartus II

## Contents
The repository includes lab assignments such as:
- Module instantiation
- BCD counter
- Switch debouncing
- Serial transmitter & receiver (2-line)
- Finite state machine (FSM)
- Bidirectional data transfer

Special thanks to the EE342 course instructors and teaching assistants.

---
Kayra Gürel – 2025
