#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 26 12:02:51 2018
# Process ID: 5628
# Current directory: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1
# Command line: vivado -log labkit.vds -mode batch -messageDb vivado.pb -notrace -source labkit.tcl
# Log file: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5633 
WARNING: [Synth 8-976] blank has already been declared [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:257]
WARNING: [Synth 8-2654] second declaration of blank ignored [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:257]
INFO: [Synth 8-994] blank is declared here [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.520 ; gain = 193.324 ; free physical = 1293 ; free virtual = 10480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:22]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:280]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:280]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (2#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (3#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'xadc_demo' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/xadc_demo_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_demo' (4#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/xadc_demo_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'oversample16' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/oversampler.v:7]
INFO: [Synth 8-256] done synthesizing module 'oversample16' (5#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/oversampler.v:7]
INFO: [Synth 8-638] synthesizing module 'bram_frame' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_frame' (6#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:75]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (7#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:75]
INFO: [Synth 8-638] synthesizing module 'level_to_pulse' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:39]
INFO: [Synth 8-256] done synthesizing module 'level_to_pulse' (8#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:39]
INFO: [Synth 8-638] synthesizing module 'bram_to_fft' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/bram_to_fft.v:7]
INFO: [Synth 8-256] done synthesizing module 'bram_to_fft' (9#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/bram_to_fft.v:7]
INFO: [Synth 8-638] synthesizing module 'fft_mag' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:13]
INFO: [Synth 8-638] synthesizing module 'fft_mag_axis_register_slice_2_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_axis_register_slice_2_0' (10#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_register_slice_2' of module 'fft_mag_axis_register_slice_2_0' requires 10 connections, but only 9 given [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:76]
INFO: [Synth 8-638] synthesizing module 'fft_mag_c_addsub_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_c_addsub_0_0' (11#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_cordic_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_cordic_0_0' (12#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_0_0' (13#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_1_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_1_0' (14#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xfft_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xfft_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xfft_0_0' (15#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xfft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'fft_mag_xfft_0_0' requires 19 connections, but only 13 given [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:111]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconcat_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconcat_0_0' (16#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_0_0' (17#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_1_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_1_0' (18#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_2_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_2_0' (19#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_0_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_0_0' (20#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_1_0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_1_0' (21#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag' (22#1) [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_fft' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_fft' (23#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'histogram' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/histogram.v:7]
INFO: [Synth 8-256] done synthesizing module 'histogram' (24#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/histogram.v:7]
WARNING: [Synth 8-689] width (10) of port connection 'hcount' does not match port width (11) of module 'histogram' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:205]
INFO: [Synth 8-638] synthesizing module 'pwm11' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:57]
INFO: [Synth 8-256] done synthesizing module 'pwm11' (25#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:57]
INFO: [Synth 8-638] synthesizing module 'screamyBird' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:323]
INFO: [Synth 8-638] synthesizing module 'gameFSM' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:23]
	Parameter NUM_PARAMS bound to: 3 - type: integer 
	Parameter STATE_IN_GAME bound to: 0 - type: integer 
	Parameter STATE_GAME_OVER bound to: 1 - type: integer 
	Parameter STATE_LOAD_PARAMS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga' (26#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-3848] Net wall_height in module/entity gameFSM does not have driver. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:39]
INFO: [Synth 8-256] done synthesizing module 'gameFSM' (27#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:23]
WARNING: [Synth 8-350] instance 'game' of module 'gameFSM' requires 15 connections, but only 14 given [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:345]
INFO: [Synth 8-638] synthesizing module 'updateState' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:364]
INFO: [Synth 8-256] done synthesizing module 'updateState' (28#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:364]
INFO: [Synth 8-638] synthesizing module 'characterSpriteGenerator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/characterSpriteGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'blob' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:307]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 24'b111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'blob' (29#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:307]
INFO: [Synth 8-256] done synthesizing module 'characterSpriteGenerator' (30#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/characterSpriteGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'wallSpriteGenerator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/wallSpriteGenerator.v:2]
	Parameter wallLength bound to: 10'b0001100100 
	Parameter wallHeight bound to: 10'b0000001010 
	Parameter constantx bound to: 10'b0011011100 
	Parameter wallDistance bound to: 10'b0001100100 
INFO: [Synth 8-638] synthesizing module 'blob__parameterized0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:307]
	Parameter WIDTH bound to: 10'b0001100100 
	Parameter HEIGHT bound to: 10'b0000001010 
	Parameter COLOR bound to: 24'b111111111111111100000000 
INFO: [Synth 8-256] done synthesizing module 'blob__parameterized0' (30#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:307]
INFO: [Synth 8-638] synthesizing module 'blob__parameterized1' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:307]
	Parameter WIDTH bound to: 10'b0001100100 
	Parameter HEIGHT bound to: 10'b0000001010 
	Parameter COLOR bound to: 24'b111111111111111100000000 
INFO: [Synth 8-256] done synthesizing module 'blob__parameterized1' (30#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:307]
INFO: [Synth 8-256] done synthesizing module 'wallSpriteGenerator' (31#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/wallSpriteGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'backgroundSpriteGenerator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/backgroundSpriteGenerator.v:1]
INFO: [Synth 8-256] done synthesizing module 'backgroundSpriteGenerator' (32#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/backgroundSpriteGenerator.v:1]
INFO: [Synth 8-638] synthesizing module 'graphicsCollator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/graphicsCollator.v:22]
INFO: [Synth 8-256] done synthesizing module 'graphicsCollator' (33#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/graphicsCollator.v:22]
INFO: [Synth 8-638] synthesizing module 'paramController' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:23]
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:61]
INFO: [Synth 8-256] done synthesizing module 'paramController' (34#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:23]
INFO: [Synth 8-256] done synthesizing module 'screamyBird' (35#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:323]
INFO: [Synth 8-638] synthesizing module 'xvga' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:93]
INFO: [Synth 8-256] done synthesizing module 'xvga' (36#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/hdl/utils.v:93]
WARNING: [Synth 8-689] width (10) of port connection 'hcount' does not match port width (11) of module 'xvga' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:269]
WARNING: [Synth 8-3848] Net JA in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:30]
INFO: [Synth 8-256] done synthesizing module 'labkit' (37#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:22]
WARNING: [Synth 8-3917] design labkit has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED17_R driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[9]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[8]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[7]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[6]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[5]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[4]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[3]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[2]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[1]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[0]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[9]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[8]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[7]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[6]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[5]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[4]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[3]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[2]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[1]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[0]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port clk
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[9]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[8]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[7]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[6]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[5]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[4]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[3]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[2]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[1]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[0]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port clk
WARNING: [Synth 8-3331] design characterSpriteGenerator has unconnected port clk
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[9]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[8]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[7]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[6]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[5]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[4]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[3]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[2]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[1]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[0]
WARNING: [Synth 8-3331] design screamyBird has unconnected port left
WARNING: [Synth 8-3331] design screamyBird has unconnected port right
WARNING: [Synth 8-3331] design histogram has unconnected port hcount[10]
WARNING: [Synth 8-3331] design histogram has unconnected port sensitivity[4]
WARNING: [Synth 8-3331] design histogram has unconnected port sensitivity[3]
WARNING: [Synth 8-3331] design histogram has unconnected port sensitivity[2]
WARNING: [Synth 8-3331] design histogram has unconnected port sensitivity[1]
WARNING: [Synth 8-3331] design histogram has unconnected port sensitivity[0]
WARNING: [Synth 8-3331] design histogram has unconnected port range[1]
WARNING: [Synth 8-3331] design histogram has unconnected port range[0]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[2]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[1]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.777 ; gain = 222.582 ; free physical = 1263 ; free virtual = 10451
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.777 ; gain = 222.582 ; free physical = 1263 ; free virtual = 10451
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_fft' instantiated as 'bram2' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:186]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_frame' instantiated as 'bram1' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:105]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clockgen2' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:46]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_axis_register_slice_2_0' instantiated as 'fft_mag_i/axis_register_slice_2' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:76]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_c_addsub_0_0' instantiated as 'fft_mag_i/c_addsub_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:86]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_cordic_0_0' instantiated as 'fft_mag_i/cordic_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:91]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_0_0' instantiated as 'fft_mag_i/mult_gen_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:101]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_1_0' instantiated as 'fft_mag_i/mult_gen_1' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:106]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xfft_0_0' instantiated as 'fft_mag_i/xfft_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:111]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconcat_0_0' instantiated as 'fft_mag_i/xlconcat_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:125]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_0_0' instantiated as 'fft_mag_i/xlconstant_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:130]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_1_0' instantiated as 'fft_mag_i/xlconstant_1' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_2_0' instantiated as 'fft_mag_i/xlconstant_2' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_0_0' instantiated as 'fft_mag_i/xlslice_0' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:136]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_1_0' instantiated as 'fft_mag_i/xlslice_1' [/afs/athena.mit.edu/user/j/o/joannas/Nexys4FFTDemo/src/bd/fft_mag/hdl/fft_mag.v:139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_demo' instantiated as 'xadc_demo' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:63]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp/clk_wiz_0_in_context.xdc] for cell 'clockgen2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp/clk_wiz_0_in_context.xdc] for cell 'clockgen2'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_2/bram_frame_in_context.xdc] for cell 'bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_2/bram_frame_in_context.xdc] for cell 'bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_3/bram_fft_in_context.xdc] for cell 'bram2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_3/bram_fft_in_context.xdc] for cell 'bram2'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_4/xadc_demo_in_context.xdc] for cell 'xadc_demo'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_4/xadc_demo_in_context.xdc] for cell 'xadc_demo'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_5/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_5/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_6/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_6/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_7/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_7/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_8/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_8/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_9/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_9/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_10/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_10/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_11/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_11/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_12/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_12/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_1'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_13/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_13/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_2'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_14/fft_mag_xlslice_0_0_in_context.xdc] for cell 'fft_mag_i/xlslice_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_14/fft_mag_xlslice_0_0_in_context.xdc] for cell 'fft_mag_i/xlslice_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_15/fft_mag_xlslice_1_0_in_context.xdc] for cell 'fft_mag_i/xlslice_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_15/fft_mag_xlslice_1_0_in_context.xdc] for cell 'fft_mag_i/xlslice_1'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_16/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'fft_mag_i/xlconcat_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp_16/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'fft_mag_i/xlconcat_0'
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1491.484 ; gain = 0.004 ; free physical = 1066 ; free virtual = 10255
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram1' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram2' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1070 ; free virtual = 10258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1070 ; free virtual = 10258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/.Xil/Vivado-5628-eecs-digital-15/dcp/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for bram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clockgen2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xadc_demo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1070 ; free virtual = 10258
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'current_data_bus_reg' and it is trimmed from '31' to '8' bits. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:69]
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:316]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:317]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:316]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:317]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:316]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:317]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:316]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:317]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:316]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:317]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:316]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:317]
INFO: [Synth 8-5544] ROM "backpixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1065 ; free virtual = 10253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module oversample16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_to_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bram_to_fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module histogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gameFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
Module updateState 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
Module blob__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
Module blob__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
Module backgroundSpriteGenerator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module graphicsCollator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module paramController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1065 ; free virtual = 10253
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "scgame/bspritegen/backpixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "scgame/us/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design labkit has port AUD_SD driven by constant 1
WARNING: [Synth 8-3917] design labkit has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED17_R driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port JA[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[2]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[1]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNL
WARNING: [Synth 8-3331] design labkit has unconnected port BTNR
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1065 ; free virtual = 10253
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1065 ; free virtual = 10253

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[30]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[29]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[28]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[27]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[26]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[25]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[24]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[23]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[22]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[21]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[20]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[19]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[18]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[17]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[16]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[15]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[14]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[13]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[12]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[11]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[10]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[9]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[8]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[31]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[30]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[29]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[28]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[27]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[26]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[25]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[24]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[23]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[22]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[21]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[20]) is unused and will be removed from module labkit.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1045 ; free virtual = 10233
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1045 ; free virtual = 10233

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen2/clk_out1' to pin 'clockgen2/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen2/clk_out2' to pin 'clockgen2/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 1000 ; free virtual = 10188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 993 ; free virtual = 10181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[31]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[30]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[29]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[28]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[27]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[26]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[25]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[24]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[23]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[22]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[21]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[20]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[19]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[18]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[17]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (bram_to_fft_0/frame_tdata_reg[16]) is unused and will be removed from module labkit.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_wiz_0                       |         1|
|2     |xadc_demo                       |         1|
|3     |bram_frame                      |         1|
|4     |fft_mag_axis_register_slice_2_0 |         1|
|5     |fft_mag_c_addsub_0_0            |         1|
|6     |fft_mag_cordic_0_0              |         1|
|7     |fft_mag_mult_gen_0_0            |         1|
|8     |fft_mag_mult_gen_1_0            |         1|
|9     |fft_mag_xfft_0_0                |         1|
|10    |fft_mag_xlconcat_0_0            |         1|
|11    |fft_mag_xlconstant_0_0          |         1|
|12    |fft_mag_xlconstant_1_0          |         1|
|13    |fft_mag_xlconstant_2_0          |         1|
|14    |fft_mag_xlslice_0_0             |         1|
|15    |fft_mag_xlslice_1_0             |         1|
|16    |bram_fft                        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |bram_fft                        |     1|
|2     |bram_frame                      |     1|
|3     |clk_wiz_0                       |     1|
|4     |fft_mag_axis_register_slice_2_0 |     1|
|5     |fft_mag_c_addsub_0_0            |     1|
|6     |fft_mag_cordic_0_0              |     1|
|7     |fft_mag_mult_gen_0_0            |     1|
|8     |fft_mag_mult_gen_1_0            |     1|
|9     |fft_mag_xfft_0_0                |     1|
|10    |fft_mag_xlconcat_0_0            |     1|
|11    |fft_mag_xlconstant_0_0          |     1|
|12    |fft_mag_xlconstant_1_0          |     1|
|13    |fft_mag_xlconstant_2_0          |     1|
|14    |fft_mag_xlslice_0_0             |     1|
|15    |fft_mag_xlslice_1_0             |     1|
|16    |xadc_demo                       |     1|
|17    |BUFG                            |     1|
|18    |CARRY4                          |    54|
|19    |LUT1                            |   127|
|20    |LUT2                            |    85|
|21    |LUT3                            |    45|
|22    |LUT4                            |   112|
|23    |LUT5                            |    47|
|24    |LUT6                            |    99|
|25    |MUXF7                           |     2|
|26    |FDRE                            |   343|
|27    |FDSE                            |     8|
|28    |IBUF                            |     8|
|29    |OBUF                            |    54|
|30    |OBUFT                           |     8|
+------+--------------------------------+------+

Report Instance Areas: 
+------+----------------------+-------------------------+------+
|      |Instance              |Module                   |Cells |
+------+----------------------+-------------------------+------+
|1     |top                   |                         |  1344|
|2     |  fft_mag_i           |fft_mag                  |   291|
|3     |  bram_to_fft_0       |bram_to_fft              |    82|
|4     |  clockgen            |clock_quarter_divider    |     4|
|5     |  display             |display_8hex             |    54|
|6     |  fft_histogram       |histogram                |    84|
|7     |  osamp16_1           |oversample16             |    89|
|8     |  pwm_out             |pwm11                    |    51|
|9     |  scgame              |screamyBird              |   442|
|10    |    cspritegen        |characterSpriteGenerator |     5|
|11    |      charactersprite |blob                     |     5|
|12    |    game              |gameFSM                  |   247|
|13    |      vga1            |vga                      |    98|
|14    |    params            |paramController          |    99|
|15    |    us                |updateState              |    91|
|16    |  vga1                |xvga                     |    81|
|17    |  vsync_ltp           |level_to_pulse           |     1|
|18    |  vsync_synchronize   |synchronize              |     4|
+------+----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10169
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 96 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1491.484 ; gain = 103.441 ; free physical = 981 ; free virtual = 10169
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.484 ; gain = 596.289 ; free physical = 981 ; free virtual = 10170
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.484 ; gain = 500.730 ; free physical = 981 ; free virtual = 10170
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1524.500 ; gain = 0.000 ; free physical = 979 ; free virtual = 10168
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 12:03:26 2018...
