
09_HAL_SPI_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b28  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002cb0  08002cb0  00003cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cf0  08002cf0  00004014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002cf0  08002cf0  00004014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002cf0  08002cf0  00004014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cf0  08002cf0  00003cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002cf4  08002cf4  00003cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08002cf8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000014  08002d0c  00004014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08002d0c  00004128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2a6  00000000  00000000  00004044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c9d  00000000  00000000  000112ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  00012f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086f  00000000  00000000  00013a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025c7f  00000000  00000000  000142e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca30  00000000  00000000  00039f66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e91df  00000000  00000000  00046996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012fb75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c74  00000000  00000000  0012fbb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0013282c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002c98 	.word	0x08002c98

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08002c98 	.word	0x08002c98

080001c8 <main>:
static void MX_SPI2_Init(void);
void Error_Handler(void);

// --- Main Program ---
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  HAL_Init();
 80001cc:	f000 fa7c 	bl	80006c8 <HAL_Init>
  SystemClock_Config();
 80001d0:	f000 f8dc 	bl	800038c <SystemClock_Config>
  MX_GPIO_Init();
 80001d4:	f000 f88e 	bl	80002f4 <MX_GPIO_Init>
  MX_SPI2_Init();
 80001d8:	f000 f838 	bl	800024c <MX_SPI2_Init>

  // Blink LED once to show start
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001dc:	2120      	movs	r1, #32
 80001de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001e2:	f000 fe4b 	bl	8000e7c <HAL_GPIO_TogglePin>
  HAL_Delay(200);
 80001e6:	20c8      	movs	r0, #200	@ 0xc8
 80001e8:	f000 faea 	bl	80007c0 <HAL_Delay>
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001ec:	2120      	movs	r1, #32
 80001ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001f2:	f000 fe43 	bl	8000e7c <HAL_GPIO_TogglePin>

  // Start first SPI transfer (Interrupt mode)
  if (HAL_SPI_TransmitReceive_IT(&hspi2, tx_data, rx_data, sizeof(tx_data)) != HAL_OK)
 80001f6:	2305      	movs	r3, #5
 80001f8:	4a10      	ldr	r2, [pc, #64]	@ (800023c <main+0x74>)
 80001fa:	4911      	ldr	r1, [pc, #68]	@ (8000240 <main+0x78>)
 80001fc:	4811      	ldr	r0, [pc, #68]	@ (8000244 <main+0x7c>)
 80001fe:	f001 fcd1 	bl	8001ba4 <HAL_SPI_TransmitReceive_IT>
 8000202:	4603      	mov	r3, r0
 8000204:	2b00      	cmp	r3, #0
 8000206:	d001      	beq.n	800020c <main+0x44>
  {
    Error_Handler();
 8000208:	f000 f942 	bl	8000490 <Error_Handler>
  }

  while (1)
  {
    if (spi_transfer_done)
 800020c:	4b0e      	ldr	r3, [pc, #56]	@ (8000248 <main+0x80>)
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	b2db      	uxtb	r3, r3
 8000212:	2b00      	cmp	r3, #0
 8000214:	d0fa      	beq.n	800020c <main+0x44>
    {
      spi_transfer_done = 0; // reset flag
 8000216:	4b0c      	ldr	r3, [pc, #48]	@ (8000248 <main+0x80>)
 8000218:	2200      	movs	r2, #0
 800021a:	701a      	strb	r2, [r3, #0]

      // Toggle LED each completed transfer
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800021c:	2120      	movs	r1, #32
 800021e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000222:	f000 fe2b 	bl	8000e7c <HAL_GPIO_TogglePin>

      HAL_Delay(1000);
 8000226:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800022a:	f000 fac9 	bl	80007c0 <HAL_Delay>

      // Restart SPI communication again
      HAL_SPI_TransmitReceive_IT(&hspi2, tx_data, rx_data, sizeof(tx_data));
 800022e:	2305      	movs	r3, #5
 8000230:	4a02      	ldr	r2, [pc, #8]	@ (800023c <main+0x74>)
 8000232:	4903      	ldr	r1, [pc, #12]	@ (8000240 <main+0x78>)
 8000234:	4803      	ldr	r0, [pc, #12]	@ (8000244 <main+0x7c>)
 8000236:	f001 fcb5 	bl	8001ba4 <HAL_SPI_TransmitReceive_IT>
    if (spi_transfer_done)
 800023a:	e7e7      	b.n	800020c <main+0x44>
 800023c:	2000011c 	.word	0x2000011c
 8000240:	20000000 	.word	0x20000000
 8000244:	20000030 	.word	0x20000030
 8000248:	20000121 	.word	0x20000121

0800024c <MX_SPI2_Init>:
  }
}

// --- SPI2 Initialization ---
static void MX_SPI2_Init(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
  __HAL_RCC_SPI2_CLK_ENABLE();
 8000252:	4b25      	ldr	r3, [pc, #148]	@ (80002e8 <MX_SPI2_Init+0x9c>)
 8000254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000256:	4a24      	ldr	r2, [pc, #144]	@ (80002e8 <MX_SPI2_Init+0x9c>)
 8000258:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800025c:	6593      	str	r3, [r2, #88]	@ 0x58
 800025e:	4b22      	ldr	r3, [pc, #136]	@ (80002e8 <MX_SPI2_Init+0x9c>)
 8000260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000262:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000266:	607b      	str	r3, [r7, #4]
 8000268:	687b      	ldr	r3, [r7, #4]

  hspi2.Instance = SPI2;
 800026a:	4b20      	ldr	r3, [pc, #128]	@ (80002ec <MX_SPI2_Init+0xa0>)
 800026c:	4a20      	ldr	r2, [pc, #128]	@ (80002f0 <MX_SPI2_Init+0xa4>)
 800026e:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000270:	4b1e      	ldr	r3, [pc, #120]	@ (80002ec <MX_SPI2_Init+0xa0>)
 8000272:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000276:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000278:	4b1c      	ldr	r3, [pc, #112]	@ (80002ec <MX_SPI2_Init+0xa0>)
 800027a:	2200      	movs	r2, #0
 800027c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800027e:	4b1b      	ldr	r3, [pc, #108]	@ (80002ec <MX_SPI2_Init+0xa0>)
 8000280:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000284:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000286:	4b19      	ldr	r3, [pc, #100]	@ (80002ec <MX_SPI2_Init+0xa0>)
 8000288:	2200      	movs	r2, #0
 800028a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800028c:	4b17      	ldr	r3, [pc, #92]	@ (80002ec <MX_SPI2_Init+0xa0>)
 800028e:	2200      	movs	r2, #0
 8000290:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000292:	4b16      	ldr	r3, [pc, #88]	@ (80002ec <MX_SPI2_Init+0xa0>)
 8000294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000298:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800029a:	4b14      	ldr	r3, [pc, #80]	@ (80002ec <MX_SPI2_Init+0xa0>)
 800029c:	2218      	movs	r2, #24
 800029e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002a0:	4b12      	ldr	r3, [pc, #72]	@ (80002ec <MX_SPI2_Init+0xa0>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80002a6:	4b11      	ldr	r3, [pc, #68]	@ (80002ec <MX_SPI2_Init+0xa0>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002ac:	4b0f      	ldr	r3, [pc, #60]	@ (80002ec <MX_SPI2_Init+0xa0>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80002b2:	4b0e      	ldr	r3, [pc, #56]	@ (80002ec <MX_SPI2_Init+0xa0>)
 80002b4:	2207      	movs	r2, #7
 80002b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80002b8:	4b0c      	ldr	r3, [pc, #48]	@ (80002ec <MX_SPI2_Init+0xa0>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	635a      	str	r2, [r3, #52]	@ 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80002be:	480b      	ldr	r0, [pc, #44]	@ (80002ec <MX_SPI2_Init+0xa0>)
 80002c0:	f001 fbcc 	bl	8001a5c <HAL_SPI_Init>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_SPI2_Init+0x82>
  {
    Error_Handler();
 80002ca:	f000 f8e1 	bl	8000490 <Error_Handler>
  }

  // Enable interrupt in NVIC
  HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2101      	movs	r1, #1
 80002d2:	2024      	movs	r0, #36	@ 0x24
 80002d4:	f000 fb73 	bl	80009be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80002d8:	2024      	movs	r0, #36	@ 0x24
 80002da:	f000 fb8c 	bl	80009f6 <HAL_NVIC_EnableIRQ>
}
 80002de:	bf00      	nop
 80002e0:	3708      	adds	r7, #8
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40021000 	.word	0x40021000
 80002ec:	20000030 	.word	0x20000030
 80002f0:	40003800 	.word	0x40003800

080002f4 <MX_GPIO_Init>:

// --- GPIO Initialization ---
static void MX_GPIO_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b088      	sub	sp, #32
 80002f8:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002fa:	4b22      	ldr	r3, [pc, #136]	@ (8000384 <MX_GPIO_Init+0x90>)
 80002fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002fe:	4a21      	ldr	r2, [pc, #132]	@ (8000384 <MX_GPIO_Init+0x90>)
 8000300:	f043 0302 	orr.w	r3, r3, #2
 8000304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000306:	4b1f      	ldr	r3, [pc, #124]	@ (8000384 <MX_GPIO_Init+0x90>)
 8000308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800030a:	f003 0302 	and.w	r3, r3, #2
 800030e:	60bb      	str	r3, [r7, #8]
 8000310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000312:	4b1c      	ldr	r3, [pc, #112]	@ (8000384 <MX_GPIO_Init+0x90>)
 8000314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000316:	4a1b      	ldr	r2, [pc, #108]	@ (8000384 <MX_GPIO_Init+0x90>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800031e:	4b19      	ldr	r3, [pc, #100]	@ (8000384 <MX_GPIO_Init+0x90>)
 8000320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000322:	f003 0301 	and.w	r3, r3, #1
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800032a:	f107 030c 	add.w	r3, r7, #12
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
 8000334:	609a      	str	r2, [r3, #8]
 8000336:	60da      	str	r2, [r3, #12]
 8000338:	611a      	str	r2, [r3, #16]

  // SPI2 Pins: PB13=SCK, PB14=MISO, PB15=MOSI
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800033a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800033e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000340:	2302      	movs	r3, #2
 8000342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000344:	2300      	movs	r3, #0
 8000346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000348:	2303      	movs	r3, #3
 800034a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800034c:	2305      	movs	r3, #5
 800034e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000350:	f107 030c 	add.w	r3, r7, #12
 8000354:	4619      	mov	r1, r3
 8000356:	480c      	ldr	r0, [pc, #48]	@ (8000388 <MX_GPIO_Init+0x94>)
 8000358:	f000 fbe6 	bl	8000b28 <HAL_GPIO_Init>

  // LED for testing (PA5)
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800035c:	2320      	movs	r3, #32
 800035e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000360:	2301      	movs	r3, #1
 8000362:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000364:	2300      	movs	r3, #0
 8000366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000368:	2300      	movs	r3, #0
 800036a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800036c:	f107 030c 	add.w	r3, r7, #12
 8000370:	4619      	mov	r1, r3
 8000372:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000376:	f000 fbd7 	bl	8000b28 <HAL_GPIO_Init>
}
 800037a:	bf00      	nop
 800037c:	3720      	adds	r7, #32
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40021000 	.word	0x40021000
 8000388:	48000400 	.word	0x48000400

0800038c <SystemClock_Config>:

// --- System Clock Configuration ---
void SystemClock_Config(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b098      	sub	sp, #96	@ 0x60
 8000390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000392:	f107 031c 	add.w	r3, r7, #28
 8000396:	2244      	movs	r2, #68	@ 0x44
 8000398:	2100      	movs	r1, #0
 800039a:	4618      	mov	r0, r3
 800039c:	f002 fc50 	bl	8002c40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a0:	f107 0308 	add.w	r3, r7, #8
 80003a4:	2200      	movs	r2, #0
 80003a6:	601a      	str	r2, [r3, #0]
 80003a8:	605a      	str	r2, [r3, #4]
 80003aa:	609a      	str	r2, [r3, #8]
 80003ac:	60da      	str	r2, [r3, #12]
 80003ae:	611a      	str	r2, [r3, #16]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003b0:	4b22      	ldr	r3, [pc, #136]	@ (800043c <SystemClock_Config+0xb0>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80003b8:	4a20      	ldr	r2, [pc, #128]	@ (800043c <SystemClock_Config+0xb0>)
 80003ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003be:	6013      	str	r3, [r2, #0]
 80003c0:	4b1e      	ldr	r3, [pc, #120]	@ (800043c <SystemClock_Config+0xb0>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80003c8:	607b      	str	r3, [r7, #4]
 80003ca:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80003cc:	2310      	movs	r3, #16
 80003ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003d0:	2301      	movs	r3, #1
 80003d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6; // 4 MHz
 80003d4:	2360      	movs	r3, #96	@ 0x60
 80003d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d8:	2302      	movs	r3, #2
 80003da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80003dc:	2301      	movs	r3, #1
 80003de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003e0:	2301      	movs	r3, #1
 80003e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80003e4:	2328      	movs	r3, #40	@ 0x28
 80003e6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 80003e8:	2302      	movs	r3, #2
 80003ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80003ec:	2304      	movs	r3, #4
 80003ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = 7;
 80003f0:	2307      	movs	r3, #7
 80003f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f4:	f107 031c 	add.w	r3, r7, #28
 80003f8:	4618      	mov	r0, r3
 80003fa:	f000 fd67 	bl	8000ecc <HAL_RCC_OscConfig>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000404:	f000 f844 	bl	8000490 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000408:	230f      	movs	r3, #15
 800040a:	60bb      	str	r3, [r7, #8]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040c:	2303      	movs	r3, #3
 800040e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000410:	2300      	movs	r3, #0
 8000412:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000418:	2300      	movs	r3, #0
 800041a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800041c:	f107 0308 	add.w	r3, r7, #8
 8000420:	2104      	movs	r1, #4
 8000422:	4618      	mov	r0, r3
 8000424:	f001 f92e 	bl	8001684 <HAL_RCC_ClockConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800042e:	f000 f82f 	bl	8000490 <Error_Handler>
  }
}
 8000432:	bf00      	nop
 8000434:	3760      	adds	r7, #96	@ 0x60
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40007000 	.word	0x40007000

08000440 <HAL_SPI_TxRxCpltCallback>:

// --- SPI Complete Callback ---
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI2)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a05      	ldr	r2, [pc, #20]	@ (8000464 <HAL_SPI_TxRxCpltCallback+0x24>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d102      	bne.n	8000458 <HAL_SPI_TxRxCpltCallback+0x18>
  {
    spi_transfer_done = 1;
 8000452:	4b05      	ldr	r3, [pc, #20]	@ (8000468 <HAL_SPI_TxRxCpltCallback+0x28>)
 8000454:	2201      	movs	r2, #1
 8000456:	701a      	strb	r2, [r3, #0]
  }
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	40003800 	.word	0x40003800
 8000468:	20000121 	.word	0x20000121

0800046c <HAL_SPI_ErrorCallback>:

// --- SPI Error Callback ---
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI2)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a04      	ldr	r2, [pc, #16]	@ (800048c <HAL_SPI_ErrorCallback+0x20>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d101      	bne.n	8000482 <HAL_SPI_ErrorCallback+0x16>
  {
    Error_Handler();
 800047e:	f000 f807 	bl	8000490 <Error_Handler>
  }
}
 8000482:	bf00      	nop
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40003800 	.word	0x40003800

08000490 <Error_Handler>:

// --- Error Handler ---
void Error_Handler(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  while (1)
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000494:	2120      	movs	r1, #32
 8000496:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800049a:	f000 fcef 	bl	8000e7c <HAL_GPIO_TogglePin>
    HAL_Delay(300);
 800049e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80004a2:	f000 f98d 	bl	80007c0 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80004a6:	bf00      	nop
 80004a8:	e7f4      	b.n	8000494 <Error_Handler+0x4>
	...

080004ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b2:	4b0f      	ldr	r3, [pc, #60]	@ (80004f0 <HAL_MspInit+0x44>)
 80004b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004b6:	4a0e      	ldr	r2, [pc, #56]	@ (80004f0 <HAL_MspInit+0x44>)
 80004b8:	f043 0301 	orr.w	r3, r3, #1
 80004bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80004be:	4b0c      	ldr	r3, [pc, #48]	@ (80004f0 <HAL_MspInit+0x44>)
 80004c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	607b      	str	r3, [r7, #4]
 80004c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ca:	4b09      	ldr	r3, [pc, #36]	@ (80004f0 <HAL_MspInit+0x44>)
 80004cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ce:	4a08      	ldr	r2, [pc, #32]	@ (80004f0 <HAL_MspInit+0x44>)
 80004d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80004d6:	4b06      	ldr	r3, [pc, #24]	@ (80004f0 <HAL_MspInit+0x44>)
 80004d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004de:	603b      	str	r3, [r7, #0]
 80004e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e2:	bf00      	nop
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	40021000 	.word	0x40021000

080004f4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b08a      	sub	sp, #40	@ 0x28
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fc:	f107 0314 	add.w	r3, r7, #20
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a29      	ldr	r2, [pc, #164]	@ (80005b8 <HAL_SPI_MspInit+0xc4>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d14c      	bne.n	80005b0 <HAL_SPI_MspInit+0xbc>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000516:	4b29      	ldr	r3, [pc, #164]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 8000518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800051a:	4a28      	ldr	r2, [pc, #160]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 800051c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000520:	6593      	str	r3, [r2, #88]	@ 0x58
 8000522:	4b26      	ldr	r3, [pc, #152]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 8000524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000526:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800052a:	613b      	str	r3, [r7, #16]
 800052c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800052e:	4b23      	ldr	r3, [pc, #140]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 8000530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000532:	4a22      	ldr	r2, [pc, #136]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800053a:	4b20      	ldr	r3, [pc, #128]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053e:	f003 0304 	and.w	r3, r3, #4
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000546:	4b1d      	ldr	r3, [pc, #116]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054a:	4a1c      	ldr	r2, [pc, #112]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 800054c:	f043 0302 	orr.w	r3, r3, #2
 8000550:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000552:	4b1a      	ldr	r3, [pc, #104]	@ (80005bc <HAL_SPI_MspInit+0xc8>)
 8000554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000556:	f003 0302 	and.w	r3, r3, #2
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800055e:	230c      	movs	r3, #12
 8000560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000562:	2302      	movs	r3, #2
 8000564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800056a:	2303      	movs	r3, #3
 800056c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800056e:	2305      	movs	r3, #5
 8000570:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	4619      	mov	r1, r3
 8000578:	4811      	ldr	r0, [pc, #68]	@ (80005c0 <HAL_SPI_MspInit+0xcc>)
 800057a:	f000 fad5 	bl	8000b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800057e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000584:	2302      	movs	r3, #2
 8000586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	2300      	movs	r3, #0
 800058a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800058c:	2303      	movs	r3, #3
 800058e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000590:	2305      	movs	r3, #5
 8000592:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	4619      	mov	r1, r3
 800059a:	480a      	ldr	r0, [pc, #40]	@ (80005c4 <HAL_SPI_MspInit+0xd0>)
 800059c:	f000 fac4 	bl	8000b28 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2100      	movs	r1, #0
 80005a4:	2024      	movs	r0, #36	@ 0x24
 80005a6:	f000 fa0a 	bl	80009be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80005aa:	2024      	movs	r0, #36	@ 0x24
 80005ac:	f000 fa23 	bl	80009f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80005b0:	bf00      	nop
 80005b2:	3728      	adds	r7, #40	@ 0x28
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40003800 	.word	0x40003800
 80005bc:	40021000 	.word	0x40021000
 80005c0:	48000800 	.word	0x48000800
 80005c4:	48000400 	.word	0x48000400

080005c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <NMI_Handler+0x4>

080005d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005d4:	bf00      	nop
 80005d6:	e7fd      	b.n	80005d4 <HardFault_Handler+0x4>

080005d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005dc:	bf00      	nop
 80005de:	e7fd      	b.n	80005dc <MemManage_Handler+0x4>

080005e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005e4:	bf00      	nop
 80005e6:	e7fd      	b.n	80005e4 <BusFault_Handler+0x4>

080005e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <UsageFault_Handler+0x4>

080005f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005fe:	b480      	push	{r7}
 8000600:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr

0800060c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr

0800061a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800061e:	f000 f8af 	bl	8000780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
	...

08000628 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800062c:	4802      	ldr	r0, [pc, #8]	@ (8000638 <SPI2_IRQHandler+0x10>)
 800062e:	f001 fb63 	bl	8001cf8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000030 	.word	0x20000030

0800063c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
//
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000640:	4802      	ldr	r0, [pc, #8]	@ (800064c <USART2_IRQHandler+0x10>)
 8000642:	f001 ff29 	bl	8002498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
//
  /* USER CODE END USART2_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20000094 	.word	0x20000094

08000650 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <SystemInit+0x20>)
 8000656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800065a:	4a05      	ldr	r2, [pc, #20]	@ (8000670 <SystemInit+0x20>)
 800065c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000660:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000674:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000678:	f7ff ffea 	bl	8000650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800067c:	480c      	ldr	r0, [pc, #48]	@ (80006b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800067e:	490d      	ldr	r1, [pc, #52]	@ (80006b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000680:	4a0d      	ldr	r2, [pc, #52]	@ (80006b8 <LoopForever+0xe>)
  movs r3, #0
 8000682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000684:	e002      	b.n	800068c <LoopCopyDataInit>

08000686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800068a:	3304      	adds	r3, #4

0800068c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800068c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800068e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000690:	d3f9      	bcc.n	8000686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000692:	4a0a      	ldr	r2, [pc, #40]	@ (80006bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000694:	4c0a      	ldr	r4, [pc, #40]	@ (80006c0 <LoopForever+0x16>)
  movs r3, #0
 8000696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000698:	e001      	b.n	800069e <LoopFillZerobss>

0800069a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800069a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800069c:	3204      	adds	r2, #4

0800069e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800069e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a0:	d3fb      	bcc.n	800069a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006a2:	f002 fad5 	bl	8002c50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006a6:	f7ff fd8f 	bl	80001c8 <main>

080006aa <LoopForever>:

LoopForever:
    b LoopForever
 80006aa:	e7fe      	b.n	80006aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80006ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80006b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006b4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80006b8:	08002cf8 	.word	0x08002cf8
  ldr r2, =_sbss
 80006bc:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80006c0:	20000128 	.word	0x20000128

080006c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006c4:	e7fe      	b.n	80006c4 <ADC1_2_IRQHandler>
	...

080006c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006ce:	2300      	movs	r3, #0
 80006d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <HAL_Init+0x3c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000704 <HAL_Init+0x3c>)
 80006d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006de:	2003      	movs	r0, #3
 80006e0:	f000 f962 	bl	80009a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006e4:	2000      	movs	r0, #0
 80006e6:	f000 f80f 	bl	8000708 <HAL_InitTick>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d002      	beq.n	80006f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80006f0:	2301      	movs	r3, #1
 80006f2:	71fb      	strb	r3, [r7, #7]
 80006f4:	e001      	b.n	80006fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006f6:	f7ff fed9 	bl	80004ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006fa:	79fb      	ldrb	r3, [r7, #7]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40022000 	.word	0x40022000

08000708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000710:	2300      	movs	r3, #0
 8000712:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000714:	4b17      	ldr	r3, [pc, #92]	@ (8000774 <HAL_InitTick+0x6c>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d023      	beq.n	8000764 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800071c:	4b16      	ldr	r3, [pc, #88]	@ (8000778 <HAL_InitTick+0x70>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <HAL_InitTick+0x6c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4619      	mov	r1, r3
 8000726:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800072a:	fbb3 f3f1 	udiv	r3, r3, r1
 800072e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f96d 	bl	8000a12 <HAL_SYSTICK_Config>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d10f      	bne.n	800075e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2b0f      	cmp	r3, #15
 8000742:	d809      	bhi.n	8000758 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000744:	2200      	movs	r2, #0
 8000746:	6879      	ldr	r1, [r7, #4]
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f000 f937 	bl	80009be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000750:	4a0a      	ldr	r2, [pc, #40]	@ (800077c <HAL_InitTick+0x74>)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6013      	str	r3, [r2, #0]
 8000756:	e007      	b.n	8000768 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000758:	2301      	movs	r3, #1
 800075a:	73fb      	strb	r3, [r7, #15]
 800075c:	e004      	b.n	8000768 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800075e:	2301      	movs	r3, #1
 8000760:	73fb      	strb	r3, [r7, #15]
 8000762:	e001      	b.n	8000768 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000764:	2301      	movs	r3, #1
 8000766:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000768:	7bfb      	ldrb	r3, [r7, #15]
}
 800076a:	4618      	mov	r0, r3
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000010 	.word	0x20000010
 8000778:	20000008 	.word	0x20000008
 800077c:	2000000c 	.word	0x2000000c

08000780 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000784:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <HAL_IncTick+0x20>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <HAL_IncTick+0x24>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4413      	add	r3, r2
 8000790:	4a04      	ldr	r2, [pc, #16]	@ (80007a4 <HAL_IncTick+0x24>)
 8000792:	6013      	str	r3, [r2, #0]
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	20000010 	.word	0x20000010
 80007a4:	20000124 	.word	0x20000124

080007a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  return uwTick;
 80007ac:	4b03      	ldr	r3, [pc, #12]	@ (80007bc <HAL_GetTick+0x14>)
 80007ae:	681b      	ldr	r3, [r3, #0]
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	20000124 	.word	0x20000124

080007c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007c8:	f7ff ffee 	bl	80007a8 <HAL_GetTick>
 80007cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007d8:	d005      	beq.n	80007e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80007da:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <HAL_Delay+0x44>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	461a      	mov	r2, r3
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	4413      	add	r3, r2
 80007e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007e6:	bf00      	nop
 80007e8:	f7ff ffde 	bl	80007a8 <HAL_GetTick>
 80007ec:	4602      	mov	r2, r0
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	68fa      	ldr	r2, [r7, #12]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d8f7      	bhi.n	80007e8 <HAL_Delay+0x28>
  {
  }
}
 80007f8:	bf00      	nop
 80007fa:	bf00      	nop
 80007fc:	3710      	adds	r7, #16
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000010 	.word	0x20000010

08000808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f003 0307 	and.w	r3, r3, #7
 8000816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000818:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <__NVIC_SetPriorityGrouping+0x44>)
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800081e:	68ba      	ldr	r2, [r7, #8]
 8000820:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000824:	4013      	ands	r3, r2
 8000826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000830:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800083a:	4a04      	ldr	r2, [pc, #16]	@ (800084c <__NVIC_SetPriorityGrouping+0x44>)
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	60d3      	str	r3, [r2, #12]
}
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000854:	4b04      	ldr	r3, [pc, #16]	@ (8000868 <__NVIC_GetPriorityGrouping+0x18>)
 8000856:	68db      	ldr	r3, [r3, #12]
 8000858:	0a1b      	lsrs	r3, r3, #8
 800085a:	f003 0307 	and.w	r3, r3, #7
}
 800085e:	4618      	mov	r0, r3
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087a:	2b00      	cmp	r3, #0
 800087c:	db0b      	blt.n	8000896 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	f003 021f 	and.w	r2, r3, #31
 8000884:	4907      	ldr	r1, [pc, #28]	@ (80008a4 <__NVIC_EnableIRQ+0x38>)
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	095b      	lsrs	r3, r3, #5
 800088c:	2001      	movs	r0, #1
 800088e:	fa00 f202 	lsl.w	r2, r0, r2
 8000892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	e000e100 	.word	0xe000e100

080008a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	6039      	str	r1, [r7, #0]
 80008b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	db0a      	blt.n	80008d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	490c      	ldr	r1, [pc, #48]	@ (80008f4 <__NVIC_SetPriority+0x4c>)
 80008c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c6:	0112      	lsls	r2, r2, #4
 80008c8:	b2d2      	uxtb	r2, r2
 80008ca:	440b      	add	r3, r1
 80008cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d0:	e00a      	b.n	80008e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4908      	ldr	r1, [pc, #32]	@ (80008f8 <__NVIC_SetPriority+0x50>)
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	f003 030f 	and.w	r3, r3, #15
 80008de:	3b04      	subs	r3, #4
 80008e0:	0112      	lsls	r2, r2, #4
 80008e2:	b2d2      	uxtb	r2, r2
 80008e4:	440b      	add	r3, r1
 80008e6:	761a      	strb	r2, [r3, #24]
}
 80008e8:	bf00      	nop
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	e000e100 	.word	0xe000e100
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b089      	sub	sp, #36	@ 0x24
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	f003 0307 	and.w	r3, r3, #7
 800090e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000910:	69fb      	ldr	r3, [r7, #28]
 8000912:	f1c3 0307 	rsb	r3, r3, #7
 8000916:	2b04      	cmp	r3, #4
 8000918:	bf28      	it	cs
 800091a:	2304      	movcs	r3, #4
 800091c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	3304      	adds	r3, #4
 8000922:	2b06      	cmp	r3, #6
 8000924:	d902      	bls.n	800092c <NVIC_EncodePriority+0x30>
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	3b03      	subs	r3, #3
 800092a:	e000      	b.n	800092e <NVIC_EncodePriority+0x32>
 800092c:	2300      	movs	r3, #0
 800092e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000930:	f04f 32ff 	mov.w	r2, #4294967295
 8000934:	69bb      	ldr	r3, [r7, #24]
 8000936:	fa02 f303 	lsl.w	r3, r2, r3
 800093a:	43da      	mvns	r2, r3
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	401a      	ands	r2, r3
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000944:	f04f 31ff 	mov.w	r1, #4294967295
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	fa01 f303 	lsl.w	r3, r1, r3
 800094e:	43d9      	mvns	r1, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000954:	4313      	orrs	r3, r2
         );
}
 8000956:	4618      	mov	r0, r3
 8000958:	3724      	adds	r7, #36	@ 0x24
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
	...

08000964 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3b01      	subs	r3, #1
 8000970:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000974:	d301      	bcc.n	800097a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000976:	2301      	movs	r3, #1
 8000978:	e00f      	b.n	800099a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800097a:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <SysTick_Config+0x40>)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	3b01      	subs	r3, #1
 8000980:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000982:	210f      	movs	r1, #15
 8000984:	f04f 30ff 	mov.w	r0, #4294967295
 8000988:	f7ff ff8e 	bl	80008a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <SysTick_Config+0x40>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000992:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <SysTick_Config+0x40>)
 8000994:	2207      	movs	r2, #7
 8000996:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	e000e010 	.word	0xe000e010

080009a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f7ff ff29 	bl	8000808 <__NVIC_SetPriorityGrouping>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b086      	sub	sp, #24
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	4603      	mov	r3, r0
 80009c6:	60b9      	str	r1, [r7, #8]
 80009c8:	607a      	str	r2, [r7, #4]
 80009ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009d0:	f7ff ff3e 	bl	8000850 <__NVIC_GetPriorityGrouping>
 80009d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	68b9      	ldr	r1, [r7, #8]
 80009da:	6978      	ldr	r0, [r7, #20]
 80009dc:	f7ff ff8e 	bl	80008fc <NVIC_EncodePriority>
 80009e0:	4602      	mov	r2, r0
 80009e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e6:	4611      	mov	r1, r2
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff ff5d 	bl	80008a8 <__NVIC_SetPriority>
}
 80009ee:	bf00      	nop
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff31 	bl	800086c <__NVIC_EnableIRQ>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff ffa2 	bl	8000964 <SysTick_Config>
 8000a20:	4603      	mov	r3, r0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b085      	sub	sp, #20
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a32:	2300      	movs	r3, #0
 8000a34:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d008      	beq.n	8000a54 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2204      	movs	r2, #4
 8000a46:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	e022      	b.n	8000a9a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f022 020e 	bic.w	r2, r2, #14
 8000a62:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f022 0201 	bic.w	r2, r2, #1
 8000a72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a78:	f003 021c 	and.w	r2, r3, #28
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a80:	2101      	movs	r1, #1
 8000a82:	fa01 f202 	lsl.w	r2, r1, r2
 8000a86:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2200      	movs	r2, #0
 8000a94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3714      	adds	r7, #20
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr

08000aa6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b084      	sub	sp, #16
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d005      	beq.n	8000aca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2204      	movs	r2, #4
 8000ac2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	73fb      	strb	r3, [r7, #15]
 8000ac8:	e029      	b.n	8000b1e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f022 020e 	bic.w	r2, r2, #14
 8000ad8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f022 0201 	bic.w	r2, r2, #1
 8000ae8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	f003 021c 	and.w	r2, r3, #28
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af6:	2101      	movs	r1, #1
 8000af8:	fa01 f202 	lsl.w	r2, r1, r2
 8000afc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2201      	movs	r2, #1
 8000b02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	4798      	blx	r3
    }
  }
  return status;
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3710      	adds	r7, #16
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b087      	sub	sp, #28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b36:	e17f      	b.n	8000e38 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	fa01 f303 	lsl.w	r3, r1, r3
 8000b44:	4013      	ands	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f000 8171 	beq.w	8000e32 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f003 0303 	and.w	r3, r3, #3
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d005      	beq.n	8000b68 <HAL_GPIO_Init+0x40>
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f003 0303 	and.w	r3, r3, #3
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d130      	bne.n	8000bca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	2203      	movs	r2, #3
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	68da      	ldr	r2, [r3, #12]
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	091b      	lsrs	r3, r3, #4
 8000bb4:	f003 0201 	and.w	r2, r3, #1
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f003 0303 	and.w	r3, r3, #3
 8000bd2:	2b03      	cmp	r3, #3
 8000bd4:	d118      	bne.n	8000c08 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000bdc:	2201      	movs	r2, #1
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	08db      	lsrs	r3, r3, #3
 8000bf2:	f003 0201 	and.w	r2, r3, #1
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f003 0303 	and.w	r3, r3, #3
 8000c10:	2b03      	cmp	r3, #3
 8000c12:	d017      	beq.n	8000c44 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	2203      	movs	r2, #3
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	689a      	ldr	r2, [r3, #8]
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f003 0303 	and.w	r3, r3, #3
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d123      	bne.n	8000c98 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	08da      	lsrs	r2, r3, #3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3208      	adds	r2, #8
 8000c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	f003 0307 	and.w	r3, r3, #7
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	220f      	movs	r2, #15
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	4013      	ands	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	691a      	ldr	r2, [r3, #16]
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	fa02 f303 	lsl.w	r3, r2, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	08da      	lsrs	r2, r3, #3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	3208      	adds	r2, #8
 8000c92:	6939      	ldr	r1, [r7, #16]
 8000c94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	2203      	movs	r2, #3
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4013      	ands	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f003 0203 	and.w	r2, r3, #3
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	f000 80ac 	beq.w	8000e32 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cda:	4b5f      	ldr	r3, [pc, #380]	@ (8000e58 <HAL_GPIO_Init+0x330>)
 8000cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cde:	4a5e      	ldr	r2, [pc, #376]	@ (8000e58 <HAL_GPIO_Init+0x330>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ce6:	4b5c      	ldr	r3, [pc, #368]	@ (8000e58 <HAL_GPIO_Init+0x330>)
 8000ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cf2:	4a5a      	ldr	r2, [pc, #360]	@ (8000e5c <HAL_GPIO_Init+0x334>)
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	089b      	lsrs	r3, r3, #2
 8000cf8:	3302      	adds	r3, #2
 8000cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	f003 0303 	and.w	r3, r3, #3
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	220f      	movs	r2, #15
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d1c:	d025      	beq.n	8000d6a <HAL_GPIO_Init+0x242>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a4f      	ldr	r2, [pc, #316]	@ (8000e60 <HAL_GPIO_Init+0x338>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d01f      	beq.n	8000d66 <HAL_GPIO_Init+0x23e>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a4e      	ldr	r2, [pc, #312]	@ (8000e64 <HAL_GPIO_Init+0x33c>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d019      	beq.n	8000d62 <HAL_GPIO_Init+0x23a>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a4d      	ldr	r2, [pc, #308]	@ (8000e68 <HAL_GPIO_Init+0x340>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d013      	beq.n	8000d5e <HAL_GPIO_Init+0x236>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a4c      	ldr	r2, [pc, #304]	@ (8000e6c <HAL_GPIO_Init+0x344>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d00d      	beq.n	8000d5a <HAL_GPIO_Init+0x232>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a4b      	ldr	r2, [pc, #300]	@ (8000e70 <HAL_GPIO_Init+0x348>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d007      	beq.n	8000d56 <HAL_GPIO_Init+0x22e>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a4a      	ldr	r2, [pc, #296]	@ (8000e74 <HAL_GPIO_Init+0x34c>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d101      	bne.n	8000d52 <HAL_GPIO_Init+0x22a>
 8000d4e:	2306      	movs	r3, #6
 8000d50:	e00c      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d52:	2307      	movs	r3, #7
 8000d54:	e00a      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d56:	2305      	movs	r3, #5
 8000d58:	e008      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	e006      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e004      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d62:	2302      	movs	r3, #2
 8000d64:	e002      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d66:	2301      	movs	r3, #1
 8000d68:	e000      	b.n	8000d6c <HAL_GPIO_Init+0x244>
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	f002 0203 	and.w	r2, r2, #3
 8000d72:	0092      	lsls	r2, r2, #2
 8000d74:	4093      	lsls	r3, r2
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d7c:	4937      	ldr	r1, [pc, #220]	@ (8000e5c <HAL_GPIO_Init+0x334>)
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	089b      	lsrs	r3, r3, #2
 8000d82:	3302      	adds	r3, #2
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	43db      	mvns	r3, r3
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	4013      	ands	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d003      	beq.n	8000dae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dae:	4a32      	ldr	r2, [pc, #200]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000db4:	4b30      	ldr	r3, [pc, #192]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d003      	beq.n	8000dd8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000dd8:	4a27      	ldr	r2, [pc, #156]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dde:	4b26      	ldr	r3, [pc, #152]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	4013      	ands	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d003      	beq.n	8000e02 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e02:	4a1d      	ldr	r2, [pc, #116]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000e08:	4b1b      	ldr	r3, [pc, #108]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	43db      	mvns	r3, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d003      	beq.n	8000e2c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e2c:	4a12      	ldr	r2, [pc, #72]	@ (8000e78 <HAL_GPIO_Init+0x350>)
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	3301      	adds	r3, #1
 8000e36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f47f ae78 	bne.w	8000b38 <HAL_GPIO_Init+0x10>
  }
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	371c      	adds	r7, #28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010000 	.word	0x40010000
 8000e60:	48000400 	.word	0x48000400
 8000e64:	48000800 	.word	0x48000800
 8000e68:	48000c00 	.word	0x48000c00
 8000e6c:	48001000 	.word	0x48001000
 8000e70:	48001400 	.word	0x48001400
 8000e74:	48001800 	.word	0x48001800
 8000e78:	40010400 	.word	0x40010400

08000e7c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	460b      	mov	r3, r1
 8000e86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	695b      	ldr	r3, [r3, #20]
 8000e8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e8e:	887a      	ldrh	r2, [r7, #2]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4013      	ands	r3, r2
 8000e94:	041a      	lsls	r2, r3, #16
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	43d9      	mvns	r1, r3
 8000e9a:	887b      	ldrh	r3, [r7, #2]
 8000e9c:	400b      	ands	r3, r1
 8000e9e:	431a      	orrs	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	619a      	str	r2, [r3, #24]
}
 8000ea4:	bf00      	nop
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000eb4:	4b04      	ldr	r3, [pc, #16]	@ (8000ec8 <HAL_PWREx_GetVoltageRange+0x18>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40007000 	.word	0x40007000

08000ecc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b088      	sub	sp, #32
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d101      	bne.n	8000ede <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e3ca      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ede:	4b97      	ldr	r3, [pc, #604]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	f003 030c 	and.w	r3, r3, #12
 8000ee6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ee8:	4b94      	ldr	r3, [pc, #592]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0310 	and.w	r3, r3, #16
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 80e4 	beq.w	80010c8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d007      	beq.n	8000f16 <HAL_RCC_OscConfig+0x4a>
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	2b0c      	cmp	r3, #12
 8000f0a:	f040 808b 	bne.w	8001024 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	f040 8087 	bne.w	8001024 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f16:	4b89      	ldr	r3, [pc, #548]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d005      	beq.n	8000f2e <HAL_RCC_OscConfig+0x62>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d101      	bne.n	8000f2e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e3a2      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a1a      	ldr	r2, [r3, #32]
 8000f32:	4b82      	ldr	r3, [pc, #520]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0308 	and.w	r3, r3, #8
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d004      	beq.n	8000f48 <HAL_RCC_OscConfig+0x7c>
 8000f3e:	4b7f      	ldr	r3, [pc, #508]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000f46:	e005      	b.n	8000f54 <HAL_RCC_OscConfig+0x88>
 8000f48:	4b7c      	ldr	r3, [pc, #496]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f4e:	091b      	lsrs	r3, r3, #4
 8000f50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d223      	bcs.n	8000fa0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6a1b      	ldr	r3, [r3, #32]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 fd1d 	bl	800199c <RCC_SetFlashLatencyFromMSIRange>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e383      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f6c:	4b73      	ldr	r3, [pc, #460]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a72      	ldr	r2, [pc, #456]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f72:	f043 0308 	orr.w	r3, r3, #8
 8000f76:	6013      	str	r3, [r2, #0]
 8000f78:	4b70      	ldr	r3, [pc, #448]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	496d      	ldr	r1, [pc, #436]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f86:	4313      	orrs	r3, r2
 8000f88:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f8a:	4b6c      	ldr	r3, [pc, #432]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	4968      	ldr	r1, [pc, #416]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	604b      	str	r3, [r1, #4]
 8000f9e:	e025      	b.n	8000fec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fa0:	4b66      	ldr	r3, [pc, #408]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a65      	ldr	r2, [pc, #404]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000fa6:	f043 0308 	orr.w	r3, r3, #8
 8000faa:	6013      	str	r3, [r2, #0]
 8000fac:	4b63      	ldr	r3, [pc, #396]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	4960      	ldr	r1, [pc, #384]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fbe:	4b5f      	ldr	r3, [pc, #380]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	495b      	ldr	r1, [pc, #364]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d109      	bne.n	8000fec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 fcdd 	bl	800199c <RCC_SetFlashLatencyFromMSIRange>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e343      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000fec:	f000 fc4a 	bl	8001884 <HAL_RCC_GetSysClockFreq>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	4b52      	ldr	r3, [pc, #328]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	091b      	lsrs	r3, r3, #4
 8000ff8:	f003 030f 	and.w	r3, r3, #15
 8000ffc:	4950      	ldr	r1, [pc, #320]	@ (8001140 <HAL_RCC_OscConfig+0x274>)
 8000ffe:	5ccb      	ldrb	r3, [r1, r3]
 8001000:	f003 031f 	and.w	r3, r3, #31
 8001004:	fa22 f303 	lsr.w	r3, r2, r3
 8001008:	4a4e      	ldr	r2, [pc, #312]	@ (8001144 <HAL_RCC_OscConfig+0x278>)
 800100a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800100c:	4b4e      	ldr	r3, [pc, #312]	@ (8001148 <HAL_RCC_OscConfig+0x27c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fb79 	bl	8000708 <HAL_InitTick>
 8001016:	4603      	mov	r3, r0
 8001018:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d052      	beq.n	80010c6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001020:	7bfb      	ldrb	r3, [r7, #15]
 8001022:	e327      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d032      	beq.n	8001092 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800102c:	4b43      	ldr	r3, [pc, #268]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a42      	ldr	r2, [pc, #264]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001038:	f7ff fbb6 	bl	80007a8 <HAL_GetTick>
 800103c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001040:	f7ff fbb2 	bl	80007a8 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b02      	cmp	r3, #2
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e310      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001052:	4b3a      	ldr	r3, [pc, #232]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0f0      	beq.n	8001040 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800105e:	4b37      	ldr	r3, [pc, #220]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a36      	ldr	r2, [pc, #216]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001064:	f043 0308 	orr.w	r3, r3, #8
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	4b34      	ldr	r3, [pc, #208]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6a1b      	ldr	r3, [r3, #32]
 8001076:	4931      	ldr	r1, [pc, #196]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001078:	4313      	orrs	r3, r2
 800107a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800107c:	4b2f      	ldr	r3, [pc, #188]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69db      	ldr	r3, [r3, #28]
 8001088:	021b      	lsls	r3, r3, #8
 800108a:	492c      	ldr	r1, [pc, #176]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800108c:	4313      	orrs	r3, r2
 800108e:	604b      	str	r3, [r1, #4]
 8001090:	e01a      	b.n	80010c8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001092:	4b2a      	ldr	r3, [pc, #168]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a29      	ldr	r2, [pc, #164]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001098:	f023 0301 	bic.w	r3, r3, #1
 800109c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800109e:	f7ff fb83 	bl	80007a8 <HAL_GetTick>
 80010a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80010a4:	e008      	b.n	80010b8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010a6:	f7ff fb7f 	bl	80007a8 <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d901      	bls.n	80010b8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e2dd      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80010b8:	4b20      	ldr	r3, [pc, #128]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1f0      	bne.n	80010a6 <HAL_RCC_OscConfig+0x1da>
 80010c4:	e000      	b.n	80010c8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d074      	beq.n	80011be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	2b08      	cmp	r3, #8
 80010d8:	d005      	beq.n	80010e6 <HAL_RCC_OscConfig+0x21a>
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	2b0c      	cmp	r3, #12
 80010de:	d10e      	bne.n	80010fe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	d10b      	bne.n	80010fe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e6:	4b15      	ldr	r3, [pc, #84]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d064      	beq.n	80011bc <HAL_RCC_OscConfig+0x2f0>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d160      	bne.n	80011bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e2ba      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001106:	d106      	bne.n	8001116 <HAL_RCC_OscConfig+0x24a>
 8001108:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a0b      	ldr	r2, [pc, #44]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800110e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001112:	6013      	str	r3, [r2, #0]
 8001114:	e026      	b.n	8001164 <HAL_RCC_OscConfig+0x298>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800111e:	d115      	bne.n	800114c <HAL_RCC_OscConfig+0x280>
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a05      	ldr	r2, [pc, #20]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001126:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	4b03      	ldr	r3, [pc, #12]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a02      	ldr	r2, [pc, #8]	@ (800113c <HAL_RCC_OscConfig+0x270>)
 8001132:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	e014      	b.n	8001164 <HAL_RCC_OscConfig+0x298>
 800113a:	bf00      	nop
 800113c:	40021000 	.word	0x40021000
 8001140:	08002cb0 	.word	0x08002cb0
 8001144:	20000008 	.word	0x20000008
 8001148:	2000000c 	.word	0x2000000c
 800114c:	4ba0      	ldr	r3, [pc, #640]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a9f      	ldr	r2, [pc, #636]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001152:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	4b9d      	ldr	r3, [pc, #628]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a9c      	ldr	r2, [pc, #624]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800115e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001162:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d013      	beq.n	8001194 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800116c:	f7ff fb1c 	bl	80007a8 <HAL_GetTick>
 8001170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001172:	e008      	b.n	8001186 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001174:	f7ff fb18 	bl	80007a8 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b64      	cmp	r3, #100	@ 0x64
 8001180:	d901      	bls.n	8001186 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e276      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001186:	4b92      	ldr	r3, [pc, #584]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d0f0      	beq.n	8001174 <HAL_RCC_OscConfig+0x2a8>
 8001192:	e014      	b.n	80011be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001194:	f7ff fb08 	bl	80007a8 <HAL_GetTick>
 8001198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800119c:	f7ff fb04 	bl	80007a8 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b64      	cmp	r3, #100	@ 0x64
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e262      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011ae:	4b88      	ldr	r3, [pc, #544]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d1f0      	bne.n	800119c <HAL_RCC_OscConfig+0x2d0>
 80011ba:	e000      	b.n	80011be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d060      	beq.n	800128c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d005      	beq.n	80011dc <HAL_RCC_OscConfig+0x310>
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	2b0c      	cmp	r3, #12
 80011d4:	d119      	bne.n	800120a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d116      	bne.n	800120a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011dc:	4b7c      	ldr	r3, [pc, #496]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d005      	beq.n	80011f4 <HAL_RCC_OscConfig+0x328>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d101      	bne.n	80011f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e23f      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f4:	4b76      	ldr	r3, [pc, #472]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	061b      	lsls	r3, r3, #24
 8001202:	4973      	ldr	r1, [pc, #460]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001204:	4313      	orrs	r3, r2
 8001206:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001208:	e040      	b.n	800128c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	68db      	ldr	r3, [r3, #12]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d023      	beq.n	800125a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001212:	4b6f      	ldr	r3, [pc, #444]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a6e      	ldr	r2, [pc, #440]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800121c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800121e:	f7ff fac3 	bl	80007a8 <HAL_GetTick>
 8001222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001226:	f7ff fabf 	bl	80007a8 <HAL_GetTick>
 800122a:	4602      	mov	r2, r0
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b02      	cmp	r3, #2
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e21d      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001238:	4b65      	ldr	r3, [pc, #404]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001240:	2b00      	cmp	r3, #0
 8001242:	d0f0      	beq.n	8001226 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001244:	4b62      	ldr	r3, [pc, #392]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	061b      	lsls	r3, r3, #24
 8001252:	495f      	ldr	r1, [pc, #380]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001254:	4313      	orrs	r3, r2
 8001256:	604b      	str	r3, [r1, #4]
 8001258:	e018      	b.n	800128c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800125a:	4b5d      	ldr	r3, [pc, #372]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a5c      	ldr	r2, [pc, #368]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001266:	f7ff fa9f 	bl	80007a8 <HAL_GetTick>
 800126a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800126c:	e008      	b.n	8001280 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800126e:	f7ff fa9b 	bl	80007a8 <HAL_GetTick>
 8001272:	4602      	mov	r2, r0
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b02      	cmp	r3, #2
 800127a:	d901      	bls.n	8001280 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e1f9      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001280:	4b53      	ldr	r3, [pc, #332]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1f0      	bne.n	800126e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	2b00      	cmp	r3, #0
 8001296:	d03c      	beq.n	8001312 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d01c      	beq.n	80012da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012a0:	4b4b      	ldr	r3, [pc, #300]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80012a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012a6:	4a4a      	ldr	r2, [pc, #296]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012b0:	f7ff fa7a 	bl	80007a8 <HAL_GetTick>
 80012b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012b8:	f7ff fa76 	bl	80007a8 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e1d4      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012ca:	4b41      	ldr	r3, [pc, #260]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80012cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d0ef      	beq.n	80012b8 <HAL_RCC_OscConfig+0x3ec>
 80012d8:	e01b      	b.n	8001312 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012da:	4b3d      	ldr	r3, [pc, #244]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80012dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012e0:	4a3b      	ldr	r2, [pc, #236]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80012e2:	f023 0301 	bic.w	r3, r3, #1
 80012e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012ea:	f7ff fa5d 	bl	80007a8 <HAL_GetTick>
 80012ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012f0:	e008      	b.n	8001304 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012f2:	f7ff fa59 	bl	80007a8 <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e1b7      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001304:	4b32      	ldr	r3, [pc, #200]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001306:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1ef      	bne.n	80012f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 80a6 	beq.w	800146c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001324:	4b2a      	ldr	r3, [pc, #168]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10d      	bne.n	800134c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001330:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001334:	4a26      	ldr	r2, [pc, #152]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001336:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133a:	6593      	str	r3, [r2, #88]	@ 0x58
 800133c:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800133e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001348:	2301      	movs	r3, #1
 800134a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800134c:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <HAL_RCC_OscConfig+0x508>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001354:	2b00      	cmp	r3, #0
 8001356:	d118      	bne.n	800138a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001358:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <HAL_RCC_OscConfig+0x508>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a1d      	ldr	r2, [pc, #116]	@ (80013d4 <HAL_RCC_OscConfig+0x508>)
 800135e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001362:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001364:	f7ff fa20 	bl	80007a8 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800136c:	f7ff fa1c 	bl	80007a8 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e17a      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <HAL_RCC_OscConfig+0x508>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d108      	bne.n	80013a4 <HAL_RCC_OscConfig+0x4d8>
 8001392:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 8001394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001398:	4a0d      	ldr	r2, [pc, #52]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013a2:	e029      	b.n	80013f8 <HAL_RCC_OscConfig+0x52c>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	2b05      	cmp	r3, #5
 80013aa:	d115      	bne.n	80013d8 <HAL_RCC_OscConfig+0x50c>
 80013ac:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80013ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013b2:	4a07      	ldr	r2, [pc, #28]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80013b4:	f043 0304 	orr.w	r3, r3, #4
 80013b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013bc:	4b04      	ldr	r3, [pc, #16]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80013be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013c2:	4a03      	ldr	r2, [pc, #12]	@ (80013d0 <HAL_RCC_OscConfig+0x504>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013cc:	e014      	b.n	80013f8 <HAL_RCC_OscConfig+0x52c>
 80013ce:	bf00      	nop
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40007000 	.word	0x40007000
 80013d8:	4b9c      	ldr	r3, [pc, #624]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80013da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013de:	4a9b      	ldr	r2, [pc, #620]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80013e0:	f023 0301 	bic.w	r3, r3, #1
 80013e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013e8:	4b98      	ldr	r3, [pc, #608]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80013ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013ee:	4a97      	ldr	r2, [pc, #604]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80013f0:	f023 0304 	bic.w	r3, r3, #4
 80013f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d016      	beq.n	800142e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001400:	f7ff f9d2 	bl	80007a8 <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001406:	e00a      	b.n	800141e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001408:	f7ff f9ce 	bl	80007a8 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e12a      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800141e:	4b8b      	ldr	r3, [pc, #556]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0ed      	beq.n	8001408 <HAL_RCC_OscConfig+0x53c>
 800142c:	e015      	b.n	800145a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800142e:	f7ff f9bb 	bl	80007a8 <HAL_GetTick>
 8001432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001434:	e00a      	b.n	800144c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001436:	f7ff f9b7 	bl	80007a8 <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001444:	4293      	cmp	r3, r2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e113      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800144c:	4b7f      	ldr	r3, [pc, #508]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800144e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1ed      	bne.n	8001436 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800145a:	7ffb      	ldrb	r3, [r7, #31]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d105      	bne.n	800146c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001460:	4b7a      	ldr	r3, [pc, #488]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001464:	4a79      	ldr	r2, [pc, #484]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001466:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800146a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 80fe 	beq.w	8001672 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147a:	2b02      	cmp	r3, #2
 800147c:	f040 80d0 	bne.w	8001620 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001480:	4b72      	ldr	r3, [pc, #456]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	f003 0203 	and.w	r2, r3, #3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001490:	429a      	cmp	r2, r3
 8001492:	d130      	bne.n	80014f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	3b01      	subs	r3, #1
 80014a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d127      	bne.n	80014f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d11f      	bne.n	80014f6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80014c0:	2a07      	cmp	r2, #7
 80014c2:	bf14      	ite	ne
 80014c4:	2201      	movne	r2, #1
 80014c6:	2200      	moveq	r2, #0
 80014c8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d113      	bne.n	80014f6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d8:	085b      	lsrs	r3, r3, #1
 80014da:	3b01      	subs	r3, #1
 80014dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80014de:	429a      	cmp	r2, r3
 80014e0:	d109      	bne.n	80014f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ec:	085b      	lsrs	r3, r3, #1
 80014ee:	3b01      	subs	r3, #1
 80014f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d06e      	beq.n	80015d4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	2b0c      	cmp	r3, #12
 80014fa:	d069      	beq.n	80015d0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014fc:	4b53      	ldr	r3, [pc, #332]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d105      	bne.n	8001514 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001508:	4b50      	ldr	r3, [pc, #320]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e0ad      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001518:	4b4c      	ldr	r3, [pc, #304]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a4b      	ldr	r2, [pc, #300]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800151e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001522:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001524:	f7ff f940 	bl	80007a8 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152c:	f7ff f93c 	bl	80007a8 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e09a      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800153e:	4b43      	ldr	r3, [pc, #268]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1f0      	bne.n	800152c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800154a:	4b40      	ldr	r3, [pc, #256]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800154c:	68da      	ldr	r2, [r3, #12]
 800154e:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <HAL_RCC_OscConfig+0x784>)
 8001550:	4013      	ands	r3, r2
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800155a:	3a01      	subs	r2, #1
 800155c:	0112      	lsls	r2, r2, #4
 800155e:	4311      	orrs	r1, r2
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001564:	0212      	lsls	r2, r2, #8
 8001566:	4311      	orrs	r1, r2
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800156c:	0852      	lsrs	r2, r2, #1
 800156e:	3a01      	subs	r2, #1
 8001570:	0552      	lsls	r2, r2, #21
 8001572:	4311      	orrs	r1, r2
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001578:	0852      	lsrs	r2, r2, #1
 800157a:	3a01      	subs	r2, #1
 800157c:	0652      	lsls	r2, r2, #25
 800157e:	4311      	orrs	r1, r2
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001584:	0912      	lsrs	r2, r2, #4
 8001586:	0452      	lsls	r2, r2, #17
 8001588:	430a      	orrs	r2, r1
 800158a:	4930      	ldr	r1, [pc, #192]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800158c:	4313      	orrs	r3, r2
 800158e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001590:	4b2e      	ldr	r3, [pc, #184]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a2d      	ldr	r2, [pc, #180]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800159a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800159c:	4b2b      	ldr	r3, [pc, #172]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	4a2a      	ldr	r2, [pc, #168]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80015a8:	f7ff f8fe 	bl	80007a8 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b0:	f7ff f8fa 	bl	80007a8 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e058      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015c2:	4b22      	ldr	r3, [pc, #136]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0f0      	beq.n	80015b0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015ce:	e050      	b.n	8001672 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e04f      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015d4:	4b1d      	ldr	r3, [pc, #116]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d148      	bne.n	8001672 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80015e0:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a19      	ldr	r2, [pc, #100]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015ec:	4b17      	ldr	r3, [pc, #92]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	4a16      	ldr	r2, [pc, #88]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 80015f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015f8:	f7ff f8d6 	bl	80007a8 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001600:	f7ff f8d2 	bl	80007a8 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e030      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001612:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0f0      	beq.n	8001600 <HAL_RCC_OscConfig+0x734>
 800161e:	e028      	b.n	8001672 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d023      	beq.n	800166e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001626:	4b09      	ldr	r3, [pc, #36]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a08      	ldr	r2, [pc, #32]	@ (800164c <HAL_RCC_OscConfig+0x780>)
 800162c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001630:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001632:	f7ff f8b9 	bl	80007a8 <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001638:	e00c      	b.n	8001654 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163a:	f7ff f8b5 	bl	80007a8 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d905      	bls.n	8001654 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e013      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
 800164c:	40021000 	.word	0x40021000
 8001650:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001654:	4b09      	ldr	r3, [pc, #36]	@ (800167c <HAL_RCC_OscConfig+0x7b0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1ec      	bne.n	800163a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_RCC_OscConfig+0x7b0>)
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	4905      	ldr	r1, [pc, #20]	@ (800167c <HAL_RCC_OscConfig+0x7b0>)
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_RCC_OscConfig+0x7b4>)
 8001668:	4013      	ands	r3, r2
 800166a:	60cb      	str	r3, [r1, #12]
 800166c:	e001      	b.n	8001672 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e000      	b.n	8001674 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001672:	2300      	movs	r3, #0
}
 8001674:	4618      	mov	r0, r3
 8001676:	3720      	adds	r7, #32
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40021000 	.word	0x40021000
 8001680:	feeefffc 	.word	0xfeeefffc

08001684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d101      	bne.n	8001698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0e7      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001698:	4b75      	ldr	r3, [pc, #468]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d910      	bls.n	80016c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a6:	4b72      	ldr	r3, [pc, #456]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f023 0207 	bic.w	r2, r3, #7
 80016ae:	4970      	ldr	r1, [pc, #448]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b6:	4b6e      	ldr	r3, [pc, #440]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d001      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e0cf      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d010      	beq.n	80016f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	4b66      	ldr	r3, [pc, #408]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d908      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016e4:	4b63      	ldr	r3, [pc, #396]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	4960      	ldr	r1, [pc, #384]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d04c      	beq.n	800179c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b03      	cmp	r3, #3
 8001708:	d107      	bne.n	800171a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800170a:	4b5a      	ldr	r3, [pc, #360]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d121      	bne.n	800175a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e0a6      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b02      	cmp	r3, #2
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001722:	4b54      	ldr	r3, [pc, #336]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d115      	bne.n	800175a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e09a      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800173a:	4b4e      	ldr	r3, [pc, #312]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d109      	bne.n	800175a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e08e      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800174a:	4b4a      	ldr	r3, [pc, #296]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e086      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800175a:	4b46      	ldr	r3, [pc, #280]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f023 0203 	bic.w	r2, r3, #3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4943      	ldr	r1, [pc, #268]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001768:	4313      	orrs	r3, r2
 800176a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800176c:	f7ff f81c 	bl	80007a8 <HAL_GetTick>
 8001770:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001772:	e00a      	b.n	800178a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001774:	f7ff f818 	bl	80007a8 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001782:	4293      	cmp	r3, r2
 8001784:	d901      	bls.n	800178a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e06e      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	4b3a      	ldr	r3, [pc, #232]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 020c 	and.w	r2, r3, #12
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	429a      	cmp	r2, r3
 800179a:	d1eb      	bne.n	8001774 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0302 	and.w	r3, r3, #2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d010      	beq.n	80017ca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	4b31      	ldr	r3, [pc, #196]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d208      	bcs.n	80017ca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	492b      	ldr	r1, [pc, #172]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017ca:	4b29      	ldr	r3, [pc, #164]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d210      	bcs.n	80017fa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d8:	4b25      	ldr	r3, [pc, #148]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f023 0207 	bic.w	r2, r3, #7
 80017e0:	4923      	ldr	r1, [pc, #140]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e8:	4b21      	ldr	r3, [pc, #132]	@ (8001870 <HAL_RCC_ClockConfig+0x1ec>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d001      	beq.n	80017fa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e036      	b.n	8001868 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	2b00      	cmp	r3, #0
 8001804:	d008      	beq.n	8001818 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001806:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	4918      	ldr	r1, [pc, #96]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001814:	4313      	orrs	r3, r2
 8001816:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0308 	and.w	r3, r3, #8
 8001820:	2b00      	cmp	r3, #0
 8001822:	d009      	beq.n	8001838 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001824:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	4910      	ldr	r1, [pc, #64]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001834:	4313      	orrs	r3, r2
 8001836:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001838:	f000 f824 	bl	8001884 <HAL_RCC_GetSysClockFreq>
 800183c:	4602      	mov	r2, r0
 800183e:	4b0d      	ldr	r3, [pc, #52]	@ (8001874 <HAL_RCC_ClockConfig+0x1f0>)
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	091b      	lsrs	r3, r3, #4
 8001844:	f003 030f 	and.w	r3, r3, #15
 8001848:	490b      	ldr	r1, [pc, #44]	@ (8001878 <HAL_RCC_ClockConfig+0x1f4>)
 800184a:	5ccb      	ldrb	r3, [r1, r3]
 800184c:	f003 031f 	and.w	r3, r3, #31
 8001850:	fa22 f303 	lsr.w	r3, r2, r3
 8001854:	4a09      	ldr	r2, [pc, #36]	@ (800187c <HAL_RCC_ClockConfig+0x1f8>)
 8001856:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <HAL_RCC_ClockConfig+0x1fc>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe ff53 	bl	8000708 <HAL_InitTick>
 8001862:	4603      	mov	r3, r0
 8001864:	72fb      	strb	r3, [r7, #11]

  return status;
 8001866:	7afb      	ldrb	r3, [r7, #11]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40022000 	.word	0x40022000
 8001874:	40021000 	.word	0x40021000
 8001878:	08002cb0 	.word	0x08002cb0
 800187c:	20000008 	.word	0x20000008
 8001880:	2000000c 	.word	0x2000000c

08001884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001884:	b480      	push	{r7}
 8001886:	b089      	sub	sp, #36	@ 0x24
 8001888:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
 800188e:	2300      	movs	r3, #0
 8001890:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001892:	4b3e      	ldr	r3, [pc, #248]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f003 030c 	and.w	r3, r3, #12
 800189a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800189c:	4b3b      	ldr	r3, [pc, #236]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	f003 0303 	and.w	r3, r3, #3
 80018a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0x34>
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d121      	bne.n	80018f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d11e      	bne.n	80018f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80018b8:	4b34      	ldr	r3, [pc, #208]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d107      	bne.n	80018d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80018c4:	4b31      	ldr	r3, [pc, #196]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 80018c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	f003 030f 	and.w	r3, r3, #15
 80018d0:	61fb      	str	r3, [r7, #28]
 80018d2:	e005      	b.n	80018e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80018d4:	4b2d      	ldr	r3, [pc, #180]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	091b      	lsrs	r3, r3, #4
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80018e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x10c>)
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d10d      	bne.n	800190c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018f4:	e00a      	b.n	800190c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	2b04      	cmp	r3, #4
 80018fa:	d102      	bne.n	8001902 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80018fc:	4b25      	ldr	r3, [pc, #148]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x110>)
 80018fe:	61bb      	str	r3, [r7, #24]
 8001900:	e004      	b.n	800190c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	2b08      	cmp	r3, #8
 8001906:	d101      	bne.n	800190c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001908:	4b23      	ldr	r3, [pc, #140]	@ (8001998 <HAL_RCC_GetSysClockFreq+0x114>)
 800190a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	2b0c      	cmp	r3, #12
 8001910:	d134      	bne.n	800197c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001912:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	2b02      	cmp	r3, #2
 8001920:	d003      	beq.n	800192a <HAL_RCC_GetSysClockFreq+0xa6>
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	2b03      	cmp	r3, #3
 8001926:	d003      	beq.n	8001930 <HAL_RCC_GetSysClockFreq+0xac>
 8001928:	e005      	b.n	8001936 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x110>)
 800192c:	617b      	str	r3, [r7, #20]
      break;
 800192e:	e005      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001930:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <HAL_RCC_GetSysClockFreq+0x114>)
 8001932:	617b      	str	r3, [r7, #20]
      break;
 8001934:	e002      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	617b      	str	r3, [r7, #20]
      break;
 800193a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800193c:	4b13      	ldr	r3, [pc, #76]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	3301      	adds	r3, #1
 8001948:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	0a1b      	lsrs	r3, r3, #8
 8001950:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	fb03 f202 	mul.w	r2, r3, r2
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001960:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001962:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <HAL_RCC_GetSysClockFreq+0x108>)
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	0e5b      	lsrs	r3, r3, #25
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	3301      	adds	r3, #1
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	fbb2 f3f3 	udiv	r3, r2, r3
 800197a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800197c:	69bb      	ldr	r3, [r7, #24]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3724      	adds	r7, #36	@ 0x24
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	08002cc0 	.word	0x08002cc0
 8001994:	00f42400 	.word	0x00f42400
 8001998:	007a1200 	.word	0x007a1200

0800199c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80019a4:	2300      	movs	r3, #0
 80019a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80019a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80019b4:	f7ff fa7c 	bl	8000eb0 <HAL_PWREx_GetVoltageRange>
 80019b8:	6178      	str	r0, [r7, #20]
 80019ba:	e014      	b.n	80019e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019bc:	4b25      	ldr	r3, [pc, #148]	@ (8001a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c0:	4a24      	ldr	r2, [pc, #144]	@ (8001a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80019c8:	4b22      	ldr	r3, [pc, #136]	@ (8001a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80019d4:	f7ff fa6c 	bl	8000eb0 <HAL_PWREx_GetVoltageRange>
 80019d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80019da:	4b1e      	ldr	r3, [pc, #120]	@ (8001a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019de:	4a1d      	ldr	r2, [pc, #116]	@ (8001a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019ec:	d10b      	bne.n	8001a06 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b80      	cmp	r3, #128	@ 0x80
 80019f2:	d919      	bls.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80019f8:	d902      	bls.n	8001a00 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019fa:	2302      	movs	r3, #2
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e013      	b.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a00:	2301      	movs	r3, #1
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	e010      	b.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b80      	cmp	r3, #128	@ 0x80
 8001a0a:	d902      	bls.n	8001a12 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	e00a      	b.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b80      	cmp	r3, #128	@ 0x80
 8001a16:	d102      	bne.n	8001a1e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a18:	2302      	movs	r3, #2
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	e004      	b.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b70      	cmp	r3, #112	@ 0x70
 8001a22:	d101      	bne.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a24:	2301      	movs	r3, #1
 8001a26:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001a28:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f023 0207 	bic.w	r2, r3, #7
 8001a30:	4909      	ldr	r1, [pc, #36]	@ (8001a58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001a38:	4b07      	ldr	r3, [pc, #28]	@ (8001a58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d001      	beq.n	8001a4a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e000      	b.n	8001a4c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40022000 	.word	0x40022000

08001a5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e095      	b.n	8001b9a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d108      	bne.n	8001a88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a7e:	d009      	beq.n	8001a94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
 8001a86:	e005      	b.n	8001a94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d106      	bne.n	8001ab4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7fe fd20 	bl	80004f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001aca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001ad4:	d902      	bls.n	8001adc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	e002      	b.n	8001ae2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8001aea:	d007      	beq.n	8001afc <HAL_SPI_Init+0xa0>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001af4:	d002      	beq.n	8001afc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	691b      	ldr	r3, [r3, #16]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	431a      	orrs	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	431a      	orrs	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b3e:	ea42 0103 	orr.w	r1, r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	0c1b      	lsrs	r3, r3, #16
 8001b58:	f003 0204 	and.w	r2, r3, #4
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b60:	f003 0310 	and.w	r3, r3, #16
 8001b64:	431a      	orrs	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001b78:	ea42 0103 	orr.w	r1, r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b087      	sub	sp, #28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
 8001bb0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001bb8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001bc0:	7dfb      	ldrb	r3, [r7, #23]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d00c      	beq.n	8001be0 <HAL_SPI_TransmitReceive_IT+0x3c>
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001bcc:	d106      	bne.n	8001bdc <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d102      	bne.n	8001bdc <HAL_SPI_TransmitReceive_IT+0x38>
 8001bd6:	7dfb      	ldrb	r3, [r7, #23]
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d001      	beq.n	8001be0 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	e07d      	b.n	8001cdc <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d005      	beq.n	8001bf2 <HAL_SPI_TransmitReceive_IT+0x4e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d002      	beq.n	8001bf2 <HAL_SPI_TransmitReceive_IT+0x4e>
 8001bec:	887b      	ldrh	r3, [r7, #2]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e072      	b.n	8001cdc <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d101      	bne.n	8001c04 <HAL_SPI_TransmitReceive_IT+0x60>
 8001c00:	2302      	movs	r3, #2
 8001c02:	e06b      	b.n	8001cdc <HAL_SPI_TransmitReceive_IT+0x138>
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d003      	beq.n	8001c20 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2205      	movs	r2, #5
 8001c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2200      	movs	r2, #0
 8001c24:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	68ba      	ldr	r2, [r7, #8]
 8001c2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	887a      	ldrh	r2, [r7, #2]
 8001c30:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	887a      	ldrh	r2, [r7, #2]
 8001c36:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	887a      	ldrh	r2, [r7, #2]
 8001c42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	887a      	ldrh	r2, [r7, #2]
 8001c4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001c56:	d906      	bls.n	8001c66 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <HAL_SPI_TransmitReceive_IT+0x144>)
 8001c5c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4a22      	ldr	r2, [pc, #136]	@ (8001cec <HAL_SPI_TransmitReceive_IT+0x148>)
 8001c62:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c64:	e005      	b.n	8001c72 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4a21      	ldr	r2, [pc, #132]	@ (8001cf0 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8001c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4a21      	ldr	r2, [pc, #132]	@ (8001cf4 <HAL_SPI_TransmitReceive_IT+0x150>)
 8001c70:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001c7a:	d802      	bhi.n	8001c82 <HAL_SPI_TransmitReceive_IT+0xde>
 8001c7c:	887b      	ldrh	r3, [r7, #2]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d908      	bls.n	8001c94 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685a      	ldr	r2, [r3, #4]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	e007      	b.n	8001ca4 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001ca2:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cae:	2b40      	cmp	r3, #64	@ 0x40
 8001cb0:	d007      	beq.n	8001cc2 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001cc0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8001cd8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	371c      	adds	r7, #28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	08002087 	.word	0x08002087
 8001cec:	080020ed 	.word	0x080020ed
 8001cf0:	08001f37 	.word	0x08001f37
 8001cf4:	08001ff5 	.word	0x08001ff5

08001cf8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	099b      	lsrs	r3, r3, #6
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10f      	bne.n	8001d3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00a      	beq.n	8001d3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	099b      	lsrs	r3, r3, #6
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d004      	beq.n	8001d3c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	4798      	blx	r3
    return;
 8001d3a:	e0d7      	b.n	8001eec <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	085b      	lsrs	r3, r3, #1
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d00a      	beq.n	8001d5e <HAL_SPI_IRQHandler+0x66>
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	09db      	lsrs	r3, r3, #7
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d004      	beq.n	8001d5e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	4798      	blx	r3
    return;
 8001d5c:	e0c6      	b.n	8001eec <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	095b      	lsrs	r3, r3, #5
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10c      	bne.n	8001d84 <HAL_SPI_IRQHandler+0x8c>
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	099b      	lsrs	r3, r3, #6
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d106      	bne.n	8001d84 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80b4 	beq.w	8001eec <HAL_SPI_IRQHandler+0x1f4>
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	095b      	lsrs	r3, r3, #5
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 80ad 	beq.w	8001eec <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	099b      	lsrs	r3, r3, #6
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d023      	beq.n	8001de6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d011      	beq.n	8001dce <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dae:	f043 0204 	orr.w	r2, r3, #4
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001db6:	2300      	movs	r3, #0
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	e00b      	b.n	8001de6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	693b      	ldr	r3, [r7, #16]
        return;
 8001de4:	e082      	b.n	8001eec <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	095b      	lsrs	r3, r3, #5
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d014      	beq.n	8001e1c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	f043 0201 	orr.w	r2, r3, #1
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	0a1b      	lsrs	r3, r3, #8
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00c      	beq.n	8001e42 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e2c:	f043 0208 	orr.w	r2, r3, #8
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d04f      	beq.n	8001eea <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001e58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d104      	bne.n	8001e76 <HAL_SPI_IRQHandler+0x17e>
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d034      	beq.n	8001ee0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685a      	ldr	r2, [r3, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f022 0203 	bic.w	r2, r2, #3
 8001e84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d011      	beq.n	8001eb2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e92:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <HAL_SPI_IRQHandler+0x1fc>)
 8001e94:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fe03 	bl	8000aa6 <HAL_DMA_Abort_IT>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d005      	beq.n	8001eb2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eaa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d016      	beq.n	8001ee8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef4 <HAL_SPI_IRQHandler+0x1fc>)
 8001ec0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe fded 	bl	8000aa6 <HAL_DMA_Abort_IT>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00a      	beq.n	8001ee8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8001ede:	e003      	b.n	8001ee8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7fe fac3 	bl	800046c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001ee6:	e000      	b.n	8001eea <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8001ee8:	bf00      	nop
    return;
 8001eea:	bf00      	nop
  }
}
 8001eec:	3720      	adds	r7, #32
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	08001f0d 	.word	0x08001f0d

08001ef8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f18:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2200      	movs	r2, #0
 8001f26:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f7fe fa9f 	bl	800046c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d923      	bls.n	8001f92 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	b292      	uxth	r2, r2
 8001f56:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	1c9a      	adds	r2, r3, #2
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	3b02      	subs	r3, #2
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d11f      	bne.n	8001fc0 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001f8e:	605a      	str	r2, [r3, #4]
 8001f90:	e016      	b.n	8001fc0 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f103 020c 	add.w	r2, r3, #12
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	7812      	ldrb	r2, [r2, #0]
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10f      	bne.n	8001fec <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001fda:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d102      	bne.n	8001fec <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 fa14 	bl	8002414 <SPI_CloseRxTx_ISR>
    }
  }
}
 8001fec:	bf00      	nop
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002000:	b29b      	uxth	r3, r3
 8002002:	2b01      	cmp	r3, #1
 8002004:	d912      	bls.n	800202c <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200a:	881a      	ldrh	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002016:	1c9a      	adds	r2, r3, #2
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002020:	b29b      	uxth	r3, r3
 8002022:	3b02      	subs	r3, #2
 8002024:	b29a      	uxth	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800202a:	e012      	b.n	8002052 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	330c      	adds	r3, #12
 8002036:	7812      	ldrb	r2, [r2, #0]
 8002038:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800203e:	1c5a      	adds	r2, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002048:	b29b      	uxth	r3, r3
 800204a:	3b01      	subs	r3, #1
 800204c:	b29a      	uxth	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002056:	b29b      	uxth	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d110      	bne.n	800207e <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800206a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002072:	b29b      	uxth	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	d102      	bne.n	800207e <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f9cb 	bl	8002414 <SPI_CloseRxTx_ISR>
    }
  }
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002098:	b292      	uxth	r2, r2
 800209a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	1c9a      	adds	r2, r3, #2
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	3b01      	subs	r3, #1
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80020be:	b29b      	uxth	r3, r3
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10f      	bne.n	80020e4 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020d2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020d8:	b29b      	uxth	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d102      	bne.n	80020e4 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f000 f998 	bl	8002414 <SPI_CloseRxTx_ISR>
    }
  }
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f8:	881a      	ldrh	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002104:	1c9a      	adds	r2, r3, #2
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800210e:	b29b      	uxth	r3, r3
 8002110:	3b01      	subs	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800211c:	b29b      	uxth	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d110      	bne.n	8002144 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002130:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002138:	b29b      	uxth	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d102      	bne.n	8002144 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f968 	bl	8002414 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	603b      	str	r3, [r7, #0]
 8002158:	4613      	mov	r3, r2
 800215a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800215c:	f7fe fb24 	bl	80007a8 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002164:	1a9b      	subs	r3, r3, r2
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	4413      	add	r3, r2
 800216a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800216c:	f7fe fb1c 	bl	80007a8 <HAL_GetTick>
 8002170:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002172:	4b39      	ldr	r3, [pc, #228]	@ (8002258 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	015b      	lsls	r3, r3, #5
 8002178:	0d1b      	lsrs	r3, r3, #20
 800217a:	69fa      	ldr	r2, [r7, #28]
 800217c:	fb02 f303 	mul.w	r3, r2, r3
 8002180:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002182:	e054      	b.n	800222e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218a:	d050      	beq.n	800222e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800218c:	f7fe fb0c 	bl	80007a8 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	69fa      	ldr	r2, [r7, #28]
 8002198:	429a      	cmp	r2, r3
 800219a:	d902      	bls.n	80021a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d13d      	bne.n	800221e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	685a      	ldr	r2, [r3, #4]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80021b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80021ba:	d111      	bne.n	80021e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021c4:	d004      	beq.n	80021d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021ce:	d107      	bne.n	80021e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021e8:	d10f      	bne.n	800220a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002208:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e017      	b.n	800224e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3b01      	subs	r3, #1
 800222c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	4013      	ands	r3, r2
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	429a      	cmp	r2, r3
 800223c:	bf0c      	ite	eq
 800223e:	2301      	moveq	r3, #1
 8002240:	2300      	movne	r3, #0
 8002242:	b2db      	uxtb	r3, r3
 8002244:	461a      	mov	r2, r3
 8002246:	79fb      	ldrb	r3, [r7, #7]
 8002248:	429a      	cmp	r2, r3
 800224a:	d19b      	bne.n	8002184 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3720      	adds	r7, #32
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000008 	.word	0x20000008

0800225c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af00      	add	r7, sp, #0
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
 8002268:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800226e:	f7fe fa9b 	bl	80007a8 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002276:	1a9b      	subs	r3, r3, r2
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	4413      	add	r3, r2
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800227e:	f7fe fa93 	bl	80007a8 <HAL_GetTick>
 8002282:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	330c      	adds	r3, #12
 800228a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800228c:	4b3d      	ldr	r3, [pc, #244]	@ (8002384 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	00da      	lsls	r2, r3, #3
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	0d1b      	lsrs	r3, r3, #20
 800229c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800229e:	fb02 f303 	mul.w	r3, r2, r3
 80022a2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80022a4:	e060      	b.n	8002368 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80022ac:	d107      	bne.n	80022be <SPI_WaitFifoStateUntilTimeout+0x62>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d104      	bne.n	80022be <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80022bc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d050      	beq.n	8002368 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80022c6:	f7fe fa6f 	bl	80007a8 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	6a3b      	ldr	r3, [r7, #32]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d902      	bls.n	80022dc <SPI_WaitFifoStateUntilTimeout+0x80>
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d13d      	bne.n	8002358 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80022ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022f4:	d111      	bne.n	800231a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022fe:	d004      	beq.n	800230a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002308:	d107      	bne.n	800231a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002318:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002322:	d10f      	bne.n	8002344 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002342:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e010      	b.n	800237a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800235e:	2300      	movs	r3, #0
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	3b01      	subs	r3, #1
 8002366:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	4013      	ands	r3, r2
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	429a      	cmp	r2, r3
 8002376:	d196      	bne.n	80022a6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3728      	adds	r7, #40	@ 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000008 	.word	0x20000008

08002388 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af02      	add	r7, sp, #8
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	2200      	movs	r2, #0
 800239c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f7ff ff5b 	bl	800225c <SPI_WaitFifoStateUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d007      	beq.n	80023bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023b0:	f043 0220 	orr.w	r2, r3, #32
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e027      	b.n	800240c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2200      	movs	r2, #0
 80023c4:	2180      	movs	r1, #128	@ 0x80
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f7ff fec0 	bl	800214c <SPI_WaitFlagStateUntilTimeout>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d007      	beq.n	80023e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d6:	f043 0220 	orr.w	r2, r3, #32
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e014      	b.n	800240c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f7ff ff34 	bl	800225c <SPI_WaitFifoStateUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d007      	beq.n	800240a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023fe:	f043 0220 	orr.w	r2, r3, #32
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e000      	b.n	800240c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800241c:	f7fe f9c4 	bl	80007a8 <HAL_GetTick>
 8002420:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0220 	bic.w	r2, r2, #32
 8002430:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	2164      	movs	r1, #100	@ 0x64
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffa6 	bl	8002388 <SPI_EndRxTxTransaction>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d005      	beq.n	800244e <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f043 0220 	orr.w	r2, r3, #32
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002452:	2b00      	cmp	r3, #0
 8002454:	d115      	bne.n	8002482 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b04      	cmp	r3, #4
 8002460:	d107      	bne.n	8002472 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff fd44 	bl	8001ef8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002470:	e00e      	b.n	8002490 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7fd ffe0 	bl	8000440 <HAL_SPI_TxRxCpltCallback>
}
 8002480:	e006      	b.n	8002490 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fd ffee 	bl	800046c <HAL_SPI_ErrorCallback>
}
 8002490:	bf00      	nop
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b0ba      	sub	sp, #232	@ 0xe8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80024be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80024c2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80024c6:	4013      	ands	r3, r2
 80024c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80024cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d115      	bne.n	8002500 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80024d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024d8:	f003 0320 	and.w	r3, r3, #32
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00f      	beq.n	8002500 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80024e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024e4:	f003 0320 	and.w	r3, r3, #32
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d009      	beq.n	8002500 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 82ca 	beq.w	8002a8a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
      }
      return;
 80024fe:	e2c4      	b.n	8002a8a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002500:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002504:	2b00      	cmp	r3, #0
 8002506:	f000 8117 	beq.w	8002738 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800250a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d106      	bne.n	8002524 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002516:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800251a:	4b85      	ldr	r3, [pc, #532]	@ (8002730 <HAL_UART_IRQHandler+0x298>)
 800251c:	4013      	ands	r3, r2
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 810a 	beq.w	8002738 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b00      	cmp	r3, #0
 800252e:	d011      	beq.n	8002554 <HAL_UART_IRQHandler+0xbc>
 8002530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00b      	beq.n	8002554 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2201      	movs	r2, #1
 8002542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800254a:	f043 0201 	orr.w	r2, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d011      	beq.n	8002584 <HAL_UART_IRQHandler+0xec>
 8002560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00b      	beq.n	8002584 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2202      	movs	r2, #2
 8002572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800257a:	f043 0204 	orr.w	r2, r3, #4
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d011      	beq.n	80025b4 <HAL_UART_IRQHandler+0x11c>
 8002590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00b      	beq.n	80025b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2204      	movs	r2, #4
 80025a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025aa:	f043 0202 	orr.w	r2, r3, #2
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80025b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d017      	beq.n	80025f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80025c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025c4:	f003 0320 	and.w	r3, r3, #32
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d105      	bne.n	80025d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80025cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00b      	beq.n	80025f0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2208      	movs	r2, #8
 80025de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025e6:	f043 0208 	orr.w	r2, r3, #8
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80025f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d012      	beq.n	8002622 <HAL_UART_IRQHandler+0x18a>
 80025fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002600:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00c      	beq.n	8002622 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002610:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002618:	f043 0220 	orr.w	r2, r3, #32
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 8230 	beq.w	8002a8e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800262e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002632:	f003 0320 	and.w	r3, r3, #32
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00d      	beq.n	8002656 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800263a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800263e:	f003 0320 	and.w	r3, r3, #32
 8002642:	2b00      	cmp	r3, #0
 8002644:	d007      	beq.n	8002656 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800265c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800266a:	2b40      	cmp	r3, #64	@ 0x40
 800266c:	d005      	beq.n	800267a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800266e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002672:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002676:	2b00      	cmp	r3, #0
 8002678:	d04f      	beq.n	800271a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fa32 	bl	8002ae4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800268a:	2b40      	cmp	r3, #64	@ 0x40
 800268c:	d141      	bne.n	8002712 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	3308      	adds	r3, #8
 8002694:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002698:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800269c:	e853 3f00 	ldrex	r3, [r3]
 80026a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80026a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	3308      	adds	r3, #8
 80026b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80026ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80026be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80026c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80026ca:	e841 2300 	strex	r3, r2, [r1]
 80026ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80026d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1d9      	bne.n	800268e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d013      	beq.n	800270a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e6:	4a13      	ldr	r2, [pc, #76]	@ (8002734 <HAL_UART_IRQHandler+0x29c>)
 80026e8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe f9d9 	bl	8000aa6 <HAL_DMA_Abort_IT>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d017      	beq.n	800272a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002704:	4610      	mov	r0, r2
 8002706:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002708:	e00f      	b.n	800272a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f9d4 	bl	8002ab8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002710:	e00b      	b.n	800272a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f9d0 	bl	8002ab8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002718:	e007      	b.n	800272a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f9cc 	bl	8002ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002728:	e1b1      	b.n	8002a8e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800272a:	bf00      	nop
    return;
 800272c:	e1af      	b.n	8002a8e <HAL_UART_IRQHandler+0x5f6>
 800272e:	bf00      	nop
 8002730:	04000120 	.word	0x04000120
 8002734:	08002bad 	.word	0x08002bad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800273c:	2b01      	cmp	r3, #1
 800273e:	f040 816a 	bne.w	8002a16 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002746:	f003 0310 	and.w	r3, r3, #16
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 8163 	beq.w	8002a16 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 815c 	beq.w	8002a16 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2210      	movs	r2, #16
 8002764:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002770:	2b40      	cmp	r3, #64	@ 0x40
 8002772:	f040 80d4 	bne.w	800291e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002782:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80ad 	beq.w	80028e6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002796:	429a      	cmp	r2, r3
 8002798:	f080 80a5 	bcs.w	80028e6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80027a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0320 	and.w	r3, r3, #32
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f040 8086 	bne.w	80028c4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027c4:	e853 3f00 	ldrex	r3, [r3]
 80027c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80027cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	461a      	mov	r2, r3
 80027de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80027e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80027e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80027ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027f2:	e841 2300 	strex	r3, r2, [r1]
 80027f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80027fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1da      	bne.n	80027b8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	3308      	adds	r3, #8
 8002808:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800280a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800280c:	e853 3f00 	ldrex	r3, [r3]
 8002810:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002812:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002814:	f023 0301 	bic.w	r3, r3, #1
 8002818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	3308      	adds	r3, #8
 8002822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002826:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800282a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800282e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002832:	e841 2300 	strex	r3, r2, [r1]
 8002836:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1e1      	bne.n	8002802 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	3308      	adds	r3, #8
 8002844:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002846:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002848:	e853 3f00 	ldrex	r3, [r3]
 800284c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800284e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3308      	adds	r3, #8
 800285e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002862:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002864:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002866:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002868:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800286a:	e841 2300 	strex	r3, r2, [r1]
 800286e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1e3      	bne.n	800283e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2220      	movs	r2, #32
 800287a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800288c:	e853 3f00 	ldrex	r3, [r3]
 8002890:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002894:	f023 0310 	bic.w	r3, r3, #16
 8002898:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80028a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80028a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80028ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80028ae:	e841 2300 	strex	r3, r2, [r1]
 80028b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80028b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1e4      	bne.n	8002884 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fe f8b3 	bl	8000a2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	b29b      	uxth	r3, r3
 80028dc:	4619      	mov	r1, r3
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f8f4 	bl	8002acc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80028e4:	e0d5      	b.n	8002a92 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80028ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80028f0:	429a      	cmp	r2, r3
 80028f2:	f040 80ce 	bne.w	8002a92 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0320 	and.w	r3, r3, #32
 8002902:	2b20      	cmp	r3, #32
 8002904:	f040 80c5 	bne.w	8002a92 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2202      	movs	r2, #2
 800290c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002914:	4619      	mov	r1, r3
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f8d8 	bl	8002acc <HAL_UARTEx_RxEventCallback>
      return;
 800291c:	e0b9      	b.n	8002a92 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800292a:	b29b      	uxth	r3, r3
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002938:	b29b      	uxth	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80ab 	beq.w	8002a96 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8002940:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80a6 	beq.w	8002a96 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002952:	e853 3f00 	ldrex	r3, [r3]
 8002956:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800295a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800295e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	461a      	mov	r2, r3
 8002968:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800296c:	647b      	str	r3, [r7, #68]	@ 0x44
 800296e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002970:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002972:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002974:	e841 2300 	strex	r3, r2, [r1]
 8002978:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800297a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1e4      	bne.n	800294a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	3308      	adds	r3, #8
 8002986:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298a:	e853 3f00 	ldrex	r3, [r3]
 800298e:	623b      	str	r3, [r7, #32]
   return(result);
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	f023 0301 	bic.w	r3, r3, #1
 8002996:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	3308      	adds	r3, #8
 80029a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80029a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80029a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029ac:	e841 2300 	strex	r3, r2, [r1]
 80029b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80029b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1e3      	bne.n	8002980 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	e853 3f00 	ldrex	r3, [r3]
 80029d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f023 0310 	bic.w	r3, r3, #16
 80029e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f2:	69b9      	ldr	r1, [r7, #24]
 80029f4:	69fa      	ldr	r2, [r7, #28]
 80029f6:	e841 2300 	strex	r3, r2, [r1]
 80029fa:	617b      	str	r3, [r7, #20]
   return(result);
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1e4      	bne.n	80029cc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2202      	movs	r2, #2
 8002a06:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002a08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f85c 	bl	8002acc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002a14:	e03f      	b.n	8002a96 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00e      	beq.n	8002a40 <HAL_UART_IRQHandler+0x5a8>
 8002a22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d008      	beq.n	8002a40 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002a36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f8f7 	bl	8002c2c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002a3e:	e02d      	b.n	8002a9c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d00e      	beq.n	8002a6a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d008      	beq.n	8002a6a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d01c      	beq.n	8002a9a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	4798      	blx	r3
    }
    return;
 8002a68:	e017      	b.n	8002a9a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d012      	beq.n	8002a9c <HAL_UART_IRQHandler+0x604>
 8002a76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00c      	beq.n	8002a9c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f8a8 	bl	8002bd8 <UART_EndTransmit_IT>
    return;
 8002a88:	e008      	b.n	8002a9c <HAL_UART_IRQHandler+0x604>
      return;
 8002a8a:	bf00      	nop
 8002a8c:	e006      	b.n	8002a9c <HAL_UART_IRQHandler+0x604>
    return;
 8002a8e:	bf00      	nop
 8002a90:	e004      	b.n	8002a9c <HAL_UART_IRQHandler+0x604>
      return;
 8002a92:	bf00      	nop
 8002a94:	e002      	b.n	8002a9c <HAL_UART_IRQHandler+0x604>
      return;
 8002a96:	bf00      	nop
 8002a98:	e000      	b.n	8002a9c <HAL_UART_IRQHandler+0x604>
    return;
 8002a9a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8002a9c:	37e8      	adds	r7, #232	@ 0xe8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop

08002aa4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b095      	sub	sp, #84	@ 0x54
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002af4:	e853 3f00 	ldrex	r3, [r3]
 8002af8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002afc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b12:	e841 2300 	strex	r3, r2, [r1]
 8002b16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1e6      	bne.n	8002aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	3308      	adds	r3, #8
 8002b24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b26:	6a3b      	ldr	r3, [r7, #32]
 8002b28:	e853 3f00 	ldrex	r3, [r3]
 8002b2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	3308      	adds	r3, #8
 8002b3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b46:	e841 2300 	strex	r3, r2, [r1]
 8002b4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1e5      	bne.n	8002b1e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d118      	bne.n	8002b8c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	e853 3f00 	ldrex	r3, [r3]
 8002b66:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f023 0310 	bic.w	r3, r3, #16
 8002b6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	461a      	mov	r2, r3
 8002b76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7c:	6979      	ldr	r1, [r7, #20]
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	e841 2300 	strex	r3, r2, [r1]
 8002b84:	613b      	str	r3, [r7, #16]
   return(result);
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1e6      	bne.n	8002b5a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002ba0:	bf00      	nop
 8002ba2:	3754      	adds	r7, #84	@ 0x54
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f7ff ff74 	bl	8002ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bd0:	bf00      	nop
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	e853 3f00 	ldrex	r3, [r3]
 8002bec:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bf4:	61fb      	str	r3, [r7, #28]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	61bb      	str	r3, [r7, #24]
 8002c00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c02:	6979      	ldr	r1, [r7, #20]
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	e841 2300 	strex	r3, r2, [r1]
 8002c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1e6      	bne.n	8002be0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2220      	movs	r2, #32
 8002c16:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff40 	bl	8002aa4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c24:	bf00      	nop
 8002c26:	3720      	adds	r7, #32
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <memset>:
 8002c40:	4402      	add	r2, r0
 8002c42:	4603      	mov	r3, r0
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d100      	bne.n	8002c4a <memset+0xa>
 8002c48:	4770      	bx	lr
 8002c4a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c4e:	e7f9      	b.n	8002c44 <memset+0x4>

08002c50 <__libc_init_array>:
 8002c50:	b570      	push	{r4, r5, r6, lr}
 8002c52:	4d0d      	ldr	r5, [pc, #52]	@ (8002c88 <__libc_init_array+0x38>)
 8002c54:	4c0d      	ldr	r4, [pc, #52]	@ (8002c8c <__libc_init_array+0x3c>)
 8002c56:	1b64      	subs	r4, r4, r5
 8002c58:	10a4      	asrs	r4, r4, #2
 8002c5a:	2600      	movs	r6, #0
 8002c5c:	42a6      	cmp	r6, r4
 8002c5e:	d109      	bne.n	8002c74 <__libc_init_array+0x24>
 8002c60:	4d0b      	ldr	r5, [pc, #44]	@ (8002c90 <__libc_init_array+0x40>)
 8002c62:	4c0c      	ldr	r4, [pc, #48]	@ (8002c94 <__libc_init_array+0x44>)
 8002c64:	f000 f818 	bl	8002c98 <_init>
 8002c68:	1b64      	subs	r4, r4, r5
 8002c6a:	10a4      	asrs	r4, r4, #2
 8002c6c:	2600      	movs	r6, #0
 8002c6e:	42a6      	cmp	r6, r4
 8002c70:	d105      	bne.n	8002c7e <__libc_init_array+0x2e>
 8002c72:	bd70      	pop	{r4, r5, r6, pc}
 8002c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c78:	4798      	blx	r3
 8002c7a:	3601      	adds	r6, #1
 8002c7c:	e7ee      	b.n	8002c5c <__libc_init_array+0xc>
 8002c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c82:	4798      	blx	r3
 8002c84:	3601      	adds	r6, #1
 8002c86:	e7f2      	b.n	8002c6e <__libc_init_array+0x1e>
 8002c88:	08002cf0 	.word	0x08002cf0
 8002c8c:	08002cf0 	.word	0x08002cf0
 8002c90:	08002cf0 	.word	0x08002cf0
 8002c94:	08002cf4 	.word	0x08002cf4

08002c98 <_init>:
 8002c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9a:	bf00      	nop
 8002c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c9e:	bc08      	pop	{r3}
 8002ca0:	469e      	mov	lr, r3
 8002ca2:	4770      	bx	lr

08002ca4 <_fini>:
 8002ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca6:	bf00      	nop
 8002ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002caa:	bc08      	pop	{r3}
 8002cac:	469e      	mov	lr, r3
 8002cae:	4770      	bx	lr
