read -sv run_verilog_mid/adder_32b_18_46_23e8208d0474dec27adc366d9ddff43b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_46_23e8208d0474dec27adc366d9ddff43b_yosys.v
