// Seed: 1646236521
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd72,
    parameter id_8 = 32'd22
) (
    output uwire id_0
    , id_19,
    output wand id_1,
    output wire id_2,
    input wor id_3,
    input wire id_4,
    input supply0 _id_5,
    input supply1 id_6,
    output logic id_7,
    input tri _id_8,
    output tri id_9,
    input supply1 id_10,
    output tri0 id_11,
    output wor id_12,
    input tri1 id_13,
    output uwire id_14,
    input wire id_15,
    output tri1 id_16,
    input tri1 id_17
);
  logic id_20;
  assign #id_21 id_14 = -id_5;
  logic [-1 'd0 : -1] id_22;
  always @(-1'b0 < id_10 or negedge 1) id_7 <= #id_6 -1;
  wire [id_8 : ~  id_5] id_23;
  module_0 modCall_1 ();
  logic [-1 : -1  -  id_8] id_24;
  ;
endmodule
