{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504053878683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504053878684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 12:44:38 2017 " "Processing started: Wed Aug 30 12:44:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504053878684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504053878684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTBaseStation -c UARTBaseStation " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504053878684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1504053879006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartbasestation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartbasestation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTBaseStation-behavior " "Found design unit 1: UARTBaseStation-behavior" {  } { { "UARTBaseStation.vhd" "" { Text "D:/UARTBaseStation/UARTBaseStation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879428 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTBaseStation " "Found entity 1: UARTBaseStation" {  } { { "UARTBaseStation.vhd" "" { Text "D:/UARTBaseStation/UARTBaseStation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullvhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullvhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullVHDL " "Found entity 1: FullVHDL" {  } { { "FullVHDL.bdf" "" { Schematic "D:/UARTBaseStation/FullVHDL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryinputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryMux-behavior " "Found design unit 1: MemoryMux-behavior" {  } { { "MemoryInputMux.vhd" "" { Text "D:/UARTBaseStation/MemoryInputMux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879431 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryMux " "Found entity 1: MemoryMux" {  } { { "MemoryInputMux.vhd" "" { Text "D:/UARTBaseStation/MemoryInputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879431 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Project209/segment_display.vhd " "Can't analyze file -- file ../Project209/segment_display.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1504053879434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_display-behavior " "Found design unit 1: segment_display-behavior" {  } { { "segment_display.vhd" "" { Text "D:/UARTBaseStation/segment_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879436 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "segment_display.vhd" "" { Text "D:/UARTBaseStation/segment_display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frameinputmimic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frameinputmimic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameInputMimic-behavior " "Found design unit 1: FrameInputMimic-behavior" {  } { { "FrameInputMimic.vhd" "" { Text "D:/UARTBaseStation/FrameInputMimic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879438 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameInputMimic " "Found entity 1: FrameInputMimic" {  } { { "FrameInputMimic.vhd" "" { Text "D:/UARTBaseStation/FrameInputMimic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/display_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_test " "Found entity 1: display_test" {  } { { "output_files/display_test.bdf" "" { Schematic "D:/UARTBaseStation/output_files/display_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "output_files/mux_test.bdf" "" { Schematic "D:/UARTBaseStation/output_files/mux_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-behavior " "Found design unit 1: DataRegister-behavior" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879443 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputMux-behavior " "Found design unit 1: InputMux-behavior" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879445 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputMux " "Found entity 1: InputMux" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMux-behavior " "Found design unit 1: OutputMux-behavior" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879447 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMux " "Found entity 1: OutputMux" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-behavior " "Found design unit 1: Receiver-behavior" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/receiver_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/receiver_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver_test " "Found entity 1: Receiver_test" {  } { { "output_files/Receiver_test.bdf" "" { Schematic "D:/UARTBaseStation/output_files/Receiver_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fullbasestation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fullbasestation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullBaseStation " "Found entity 1: FullBaseStation" {  } { { "output_files/FullBaseStation.bdf" "" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "D:/UARTBaseStation/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879454 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/UARTBaseStation/display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504053879454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504053879454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullBaseStation " "Elaborating entity \"FullBaseStation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504053879483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst1 " "Elaborating entity \"display\" for hierarchy \"display:inst1\"" {  } { { "output_files/FullBaseStation.bdf" "inst1" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 216 1544 1808 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504053879490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputMux OutputMux:inst8 " "Elaborating entity \"OutputMux\" for hierarchy \"OutputMux:inst8\"" {  } { { "output_files/FullBaseStation.bdf" "inst8" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 232 1192 1432 408 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504053879492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(114) " "VHDL Process Statement warning at OutputMux.vhd(114): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879494 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(134) " "VHDL Process Statement warning at OutputMux.vhd(134): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879494 "|FullBaseStation|OutputMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister DataRegister:inst5 " "Elaborating entity \"DataRegister\" for hierarchy \"DataRegister:inst5\"" {  } { { "output_files/FullBaseStation.bdf" "inst5" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 216 888 1096 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504053879495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk DataRegister.vhd(24) " "VHDL Process Statement warning at DataRegister.vhd(24): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879496 "|FullBaseStation|DataRegister:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputMux InputMux:inst3 " "Elaborating entity \"InputMux\" for hierarchy \"InputMux:inst3\"" {  } { { "output_files/FullBaseStation.bdf" "inst3" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 208 552 784 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504053879497 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk InputMux.vhd(27) " "VHDL Process Statement warning at InputMux.vhd(27): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879498 "|FullBaseStation|InputMux:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:inst2 " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:inst2\"" {  } { { "output_files/FullBaseStation.bdf" "inst2" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 232 344 528 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504053879498 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Receiver.vhd(126) " "VHDL Process Statement warning at Receiver.vhd(126): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879499 "|FullBaseStation|Receiver:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Receiver.vhd(164) " "VHDL Process Statement warning at Receiver.vhd(164): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879499 "|FullBaseStation|Receiver:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Receiver.vhd(175) " "VHDL Process Statement warning at Receiver.vhd(175): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879499 "|FullBaseStation|Receiver:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Receiver.vhd(186) " "VHDL Process Statement warning at Receiver.vhd(186): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504053879499 "|FullBaseStation|Receiver:inst2"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "425 " "Implemented 425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504053879936 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504053879936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504053879936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504053879936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504053879988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 12:44:39 2017 " "Processing ended: Wed Aug 30 12:44:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504053879988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504053879988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504053879988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504053879988 ""}
