<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_160/sim/varint_in_size_fifo_160_sjmeklq.v"
   type="VERILOG"
   library="varint_in_size_fifo_160" />
 <file
   path="sim/varint_in_size.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="varint_in_size" />
 <deviceFamily name="arria10" />
</simPackage>
