{"Source Block": ["hdl/library/common/up_gt.v@266:276@HdlIdDef", "  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@267:277", "  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n"], ["hdl/library/common/up_gt.v@270:280", "  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n  reg             up_es_start = 'd0;\n"], ["hdl/library/common/up_adc_common.v@164:174", "  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n  reg             up_status_unf = 'd0;\n"], ["hdl/library/common/up_gt.v@271:281", "  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n  reg             up_es_start = 'd0;\n  reg             up_es_start_hold = 'd0;\n"], ["hdl/library/common/up_gt.v@274:284", "  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n  reg             up_es_start = 'd0;\n  reg             up_es_start_hold = 'd0;\n  reg     [ 4:0]  up_es_prescale = 'd0;\n  reg     [ 1:0]  up_es_voffset_range = 'd0;\n  reg     [ 7:0]  up_es_voffset_step = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@180:190", "  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n"], ["hdl/library/common/up_clkgen.v@106:116", "  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n"], ["hdl/library/common/up_clkgen.v@105:115", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_rack = 'd0;\n"], ["hdl/library/common/up_gt.v@261:271", "  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n"], ["hdl/library/common/up_dac_common.v@157:167", "  reg             up_dac_datafmt = 'd0;\n  reg     [ 7:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n"], ["hdl/library/common/up_gt.v@265:275", "  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@179:189", "\n  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n"], ["hdl/library/common/up_gt.v@269:279", "  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@182:192", "  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/up_gt.v@262:272", "  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n"], ["hdl/library/common/up_adc_common.v@163:173", "  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@181:191", "  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n"], ["hdl/library/common/up_dac_common.v@158:168", "  reg     [ 7:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n  reg             up_status_unf = 'd0;\n"], ["hdl/library/common/up_gt.v@268:278", "  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n"], ["hdl/library/common/up_gt.v@263:273", "  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n"]], "Diff Content": {"Delete": [[271, "  reg             up_drp_wr_int = 'd0;\n"]], "Add": []}}