# sbmips

Na√Øve MIPS32-like CPU design on a Xilinx FPGA

## Features

- Five-stage pipeline
- Data forwarding
- One-instruction delay slot
- No branch prediction
- No privileged instructions

Academic reference purpose only, contains bugs, not suitable for production.

## Model

Development board: Dijilent Exynos 3

FPGA chip: Xilinx Spartan-6 xc6slx16-3csg324

## License

Released under GNU General Public License version 3 (GPLv3).

See [COPYING](COPYING) for more information.
