// Seed: 4277858451
module module_0 ();
  reg id_1;
  always id_1 = id_1;
  logic id_2 = 1, id_3;
  wire [1 : -1] id_4;
endmodule
module module_1 (
    id_1,
    id_2#(.id_3(-1))
);
  input logic [7:0] id_2;
  module_0 modCall_1 ();
  output logic [7:0] id_1;
  assign id_3 = -1;
  assign #(1  : id_3  : id_2[-1]) id_1[1] = id_3;
  nor primCall (id_1, id_2, id_3);
endmodule : SymbolIdentifier
module module_2 #(
    parameter id_0 = 32'd54,
    parameter id_1 = 32'd28,
    parameter id_4 = 32'd8
) (
    input  wand _id_0,
    output tri0 _id_1[id_0 : id_1]
);
  generate
    wire [-1 : 1] id_3, _id_4;
    wire id_5;
    logic [id_4 : id_0] id_6;
    ;
  endgenerate
  module_0 modCall_1 ();
endmodule
