// Seed: 4012310268
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2,
    input  supply0 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_0  = 32'd84,
    parameter id_10 = 32'd92,
    parameter id_3  = 32'd72
) (
    output uwire _id_0,
    input tri0 id_1,
    output wand id_2,
    input supply0 _id_3,
    output wire id_4,
    input wand id_5,
    output uwire id_6
);
  assign id_4 = (id_5);
  wire id_8;
  logic [id_3 : id_0] id_9, _id_10;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire [id_10 : -1] id_11;
endmodule
