{
  "module_name": "rt5651.c",
  "hash_id": "68b3e919a434b3b50313fbb73f714266499e2126958b4648e9e8e60b0b784c38",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5651.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/gpio/consumer.h>\n#include <linux/i2c.h>\n#include <linux/regmap.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <linux/acpi.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n#include <sound/jack.h>\n\n#include \"rl6231.h\"\n#include \"rt5651.h\"\n\n#define RT5651_DEVICE_ID_VALUE 0x6281\n\n#define RT5651_PR_RANGE_BASE (0xff + 1)\n#define RT5651_PR_SPACING 0x100\n\n#define RT5651_PR_BASE (RT5651_PR_RANGE_BASE + (0 * RT5651_PR_SPACING))\n\nstatic const struct regmap_range_cfg rt5651_ranges[] = {\n\t{ .name = \"PR\", .range_min = RT5651_PR_BASE,\n\t  .range_max = RT5651_PR_BASE + 0xb4,\n\t  .selector_reg = RT5651_PRIV_INDEX,\n\t  .selector_mask = 0xff,\n\t  .selector_shift = 0x0,\n\t  .window_start = RT5651_PRIV_DATA,\n\t  .window_len = 0x1, },\n};\n\nstatic const struct reg_sequence init_list[] = {\n\t{RT5651_PR_BASE + 0x3d,\t0x3e00},\n};\n\nstatic const struct reg_default rt5651_reg[] = {\n\t{ 0x00, 0x0000 },\n\t{ 0x02, 0xc8c8 },\n\t{ 0x03, 0xc8c8 },\n\t{ 0x05, 0x0000 },\n\t{ 0x0d, 0x0000 },\n\t{ 0x0e, 0x0000 },\n\t{ 0x0f, 0x0808 },\n\t{ 0x10, 0x0808 },\n\t{ 0x19, 0xafaf },\n\t{ 0x1a, 0xafaf },\n\t{ 0x1b, 0x0c00 },\n\t{ 0x1c, 0x2f2f },\n\t{ 0x1d, 0x2f2f },\n\t{ 0x1e, 0x0000 },\n\t{ 0x27, 0x7860 },\n\t{ 0x28, 0x7070 },\n\t{ 0x29, 0x8080 },\n\t{ 0x2a, 0x5252 },\n\t{ 0x2b, 0x5454 },\n\t{ 0x2f, 0x0000 },\n\t{ 0x30, 0x5000 },\n\t{ 0x3b, 0x0000 },\n\t{ 0x3c, 0x006f },\n\t{ 0x3d, 0x0000 },\n\t{ 0x3e, 0x006f },\n\t{ 0x45, 0x6000 },\n\t{ 0x4d, 0x0000 },\n\t{ 0x4e, 0x0000 },\n\t{ 0x4f, 0x0279 },\n\t{ 0x50, 0x0000 },\n\t{ 0x51, 0x0000 },\n\t{ 0x52, 0x0279 },\n\t{ 0x53, 0xf000 },\n\t{ 0x61, 0x0000 },\n\t{ 0x62, 0x0000 },\n\t{ 0x63, 0x00c0 },\n\t{ 0x64, 0x0000 },\n\t{ 0x65, 0x0000 },\n\t{ 0x66, 0x0000 },\n\t{ 0x70, 0x8000 },\n\t{ 0x71, 0x8000 },\n\t{ 0x73, 0x1104 },\n\t{ 0x74, 0x0c00 },\n\t{ 0x75, 0x1400 },\n\t{ 0x77, 0x0c00 },\n\t{ 0x78, 0x4000 },\n\t{ 0x79, 0x0123 },\n\t{ 0x80, 0x0000 },\n\t{ 0x81, 0x0000 },\n\t{ 0x82, 0x0000 },\n\t{ 0x83, 0x0800 },\n\t{ 0x84, 0x0000 },\n\t{ 0x85, 0x0008 },\n\t{ 0x89, 0x0000 },\n\t{ 0x8e, 0x0004 },\n\t{ 0x8f, 0x1100 },\n\t{ 0x90, 0x0000 },\n\t{ 0x93, 0x2000 },\n\t{ 0x94, 0x0200 },\n\t{ 0xb0, 0x2080 },\n\t{ 0xb1, 0x0000 },\n\t{ 0xb4, 0x2206 },\n\t{ 0xb5, 0x1f00 },\n\t{ 0xb6, 0x0000 },\n\t{ 0xbb, 0x0000 },\n\t{ 0xbc, 0x0000 },\n\t{ 0xbd, 0x0000 },\n\t{ 0xbe, 0x0000 },\n\t{ 0xbf, 0x0000 },\n\t{ 0xc0, 0x0400 },\n\t{ 0xc1, 0x0000 },\n\t{ 0xc2, 0x0000 },\n\t{ 0xcf, 0x0013 },\n\t{ 0xd0, 0x0680 },\n\t{ 0xd1, 0x1c17 },\n\t{ 0xd3, 0xb320 },\n\t{ 0xd9, 0x0809 },\n\t{ 0xfa, 0x0010 },\n\t{ 0xfe, 0x10ec },\n\t{ 0xff, 0x6281 },\n};\n\nstatic bool rt5651_volatile_register(struct device *dev,  unsigned int reg)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5651_ranges); i++) {\n\t\tif ((reg >= rt5651_ranges[i].window_start &&\n\t\t     reg <= rt5651_ranges[i].window_start +\n\t\t     rt5651_ranges[i].window_len) ||\n\t\t    (reg >= rt5651_ranges[i].range_min &&\n\t\t     reg <= rt5651_ranges[i].range_max)) {\n\t\t\treturn true;\n\t\t}\n\t}\n\n\tswitch (reg) {\n\tcase RT5651_RESET:\n\tcase RT5651_PRIV_DATA:\n\tcase RT5651_EQ_CTRL1:\n\tcase RT5651_ALC_1:\n\tcase RT5651_IRQ_CTRL2:\n\tcase RT5651_INT_IRQ_ST:\n\tcase RT5651_PGM_REG_ARR1:\n\tcase RT5651_PGM_REG_ARR3:\n\tcase RT5651_VENDOR_ID:\n\tcase RT5651_DEVICE_ID:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5651_readable_register(struct device *dev, unsigned int reg)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5651_ranges); i++) {\n\t\tif ((reg >= rt5651_ranges[i].window_start &&\n\t\t     reg <= rt5651_ranges[i].window_start +\n\t\t     rt5651_ranges[i].window_len) ||\n\t\t    (reg >= rt5651_ranges[i].range_min &&\n\t\t     reg <= rt5651_ranges[i].range_max)) {\n\t\t\treturn true;\n\t\t}\n\t}\n\n\tswitch (reg) {\n\tcase RT5651_RESET:\n\tcase RT5651_VERSION_ID:\n\tcase RT5651_VENDOR_ID:\n\tcase RT5651_DEVICE_ID:\n\tcase RT5651_HP_VOL:\n\tcase RT5651_LOUT_CTRL1:\n\tcase RT5651_LOUT_CTRL2:\n\tcase RT5651_IN1_IN2:\n\tcase RT5651_IN3:\n\tcase RT5651_INL1_INR1_VOL:\n\tcase RT5651_INL2_INR2_VOL:\n\tcase RT5651_DAC1_DIG_VOL:\n\tcase RT5651_DAC2_DIG_VOL:\n\tcase RT5651_DAC2_CTRL:\n\tcase RT5651_ADC_DIG_VOL:\n\tcase RT5651_ADC_DATA:\n\tcase RT5651_ADC_BST_VOL:\n\tcase RT5651_STO1_ADC_MIXER:\n\tcase RT5651_STO2_ADC_MIXER:\n\tcase RT5651_AD_DA_MIXER:\n\tcase RT5651_STO_DAC_MIXER:\n\tcase RT5651_DD_MIXER:\n\tcase RT5651_DIG_INF_DATA:\n\tcase RT5651_PDM_CTL:\n\tcase RT5651_REC_L1_MIXER:\n\tcase RT5651_REC_L2_MIXER:\n\tcase RT5651_REC_R1_MIXER:\n\tcase RT5651_REC_R2_MIXER:\n\tcase RT5651_HPO_MIXER:\n\tcase RT5651_OUT_L1_MIXER:\n\tcase RT5651_OUT_L2_MIXER:\n\tcase RT5651_OUT_L3_MIXER:\n\tcase RT5651_OUT_R1_MIXER:\n\tcase RT5651_OUT_R2_MIXER:\n\tcase RT5651_OUT_R3_MIXER:\n\tcase RT5651_LOUT_MIXER:\n\tcase RT5651_PWR_DIG1:\n\tcase RT5651_PWR_DIG2:\n\tcase RT5651_PWR_ANLG1:\n\tcase RT5651_PWR_ANLG2:\n\tcase RT5651_PWR_MIXER:\n\tcase RT5651_PWR_VOL:\n\tcase RT5651_PRIV_INDEX:\n\tcase RT5651_PRIV_DATA:\n\tcase RT5651_I2S1_SDP:\n\tcase RT5651_I2S2_SDP:\n\tcase RT5651_ADDA_CLK1:\n\tcase RT5651_ADDA_CLK2:\n\tcase RT5651_DMIC:\n\tcase RT5651_TDM_CTL_1:\n\tcase RT5651_TDM_CTL_2:\n\tcase RT5651_TDM_CTL_3:\n\tcase RT5651_GLB_CLK:\n\tcase RT5651_PLL_CTRL1:\n\tcase RT5651_PLL_CTRL2:\n\tcase RT5651_PLL_MODE_1:\n\tcase RT5651_PLL_MODE_2:\n\tcase RT5651_PLL_MODE_3:\n\tcase RT5651_PLL_MODE_4:\n\tcase RT5651_PLL_MODE_5:\n\tcase RT5651_PLL_MODE_6:\n\tcase RT5651_PLL_MODE_7:\n\tcase RT5651_DEPOP_M1:\n\tcase RT5651_DEPOP_M2:\n\tcase RT5651_DEPOP_M3:\n\tcase RT5651_CHARGE_PUMP:\n\tcase RT5651_MICBIAS:\n\tcase RT5651_A_JD_CTL1:\n\tcase RT5651_EQ_CTRL1:\n\tcase RT5651_EQ_CTRL2:\n\tcase RT5651_ALC_1:\n\tcase RT5651_ALC_2:\n\tcase RT5651_ALC_3:\n\tcase RT5651_JD_CTRL1:\n\tcase RT5651_JD_CTRL2:\n\tcase RT5651_IRQ_CTRL1:\n\tcase RT5651_IRQ_CTRL2:\n\tcase RT5651_INT_IRQ_ST:\n\tcase RT5651_GPIO_CTRL1:\n\tcase RT5651_GPIO_CTRL2:\n\tcase RT5651_GPIO_CTRL3:\n\tcase RT5651_PGM_REG_ARR1:\n\tcase RT5651_PGM_REG_ARR2:\n\tcase RT5651_PGM_REG_ARR3:\n\tcase RT5651_PGM_REG_ARR4:\n\tcase RT5651_PGM_REG_ARR5:\n\tcase RT5651_SCB_FUNC:\n\tcase RT5651_SCB_CTRL:\n\tcase RT5651_BASE_BACK:\n\tcase RT5651_MP3_PLUS1:\n\tcase RT5651_MP3_PLUS2:\n\tcase RT5651_ADJ_HPF_CTRL1:\n\tcase RT5651_ADJ_HPF_CTRL2:\n\tcase RT5651_HP_CALIB_AMP_DET:\n\tcase RT5651_HP_CALIB2:\n\tcase RT5651_SV_ZCD1:\n\tcase RT5651_SV_ZCD2:\n\tcase RT5651_D_MISC:\n\tcase RT5651_DUMMY2:\n\tcase RT5651_DUMMY3:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);\nstatic const DECLARE_TLV_DB_MINMAX(dac_vol_tlv, -6562, 0);\nstatic const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);\nstatic const DECLARE_TLV_DB_MINMAX(adc_vol_tlv, -1762, 3000);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\n\n \nstatic const DECLARE_TLV_DB_RANGE(bst_tlv,\n\t0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),\n\t1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),\n\t2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),\n\t3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),\n\t6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),\n\t7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),\n\t8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0)\n);\n\n \nstatic const char * const rt5651_data_select[] = {\n\t\"Normal\", \"Swap\", \"left copy to right\", \"right copy to left\"};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5651_if2_dac_enum, RT5651_DIG_INF_DATA,\n\t\t\t\tRT5651_IF2_DAC_SEL_SFT, rt5651_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5651_if2_adc_enum, RT5651_DIG_INF_DATA,\n\t\t\t\tRT5651_IF2_ADC_SEL_SFT, rt5651_data_select);\n\nstatic const struct snd_kcontrol_new rt5651_snd_controls[] = {\n\t \n\tSOC_DOUBLE_TLV(\"HP Playback Volume\", RT5651_HP_VOL,\n\t\tRT5651_L_VOL_SFT, RT5651_R_VOL_SFT, 39, 1, out_vol_tlv),\n\t \n\tSOC_DOUBLE_TLV(\"OUT Playback Volume\", RT5651_LOUT_CTRL1,\n\t\tRT5651_L_VOL_SFT, RT5651_R_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE(\"DAC2 Playback Switch\", RT5651_DAC2_CTRL,\n\t\tRT5651_M_DAC_L2_VOL_SFT, RT5651_M_DAC_R2_VOL_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5651_DAC1_DIG_VOL,\n\t\t\tRT5651_L_VOL_SFT, RT5651_R_VOL_SFT,\n\t\t\t175, 0, dac_vol_tlv),\n\tSOC_DOUBLE_TLV(\"Mono DAC Playback Volume\", RT5651_DAC2_DIG_VOL,\n\t\t\tRT5651_L_VOL_SFT, RT5651_R_VOL_SFT,\n\t\t\t175, 0, dac_vol_tlv),\n\t \n\tSOC_SINGLE_TLV(\"IN1 Boost\", RT5651_IN1_IN2,\n\t\tRT5651_BST_SFT1, 8, 0, bst_tlv),\n\tSOC_SINGLE_TLV(\"IN2 Boost\", RT5651_IN1_IN2,\n\t\tRT5651_BST_SFT2, 8, 0, bst_tlv),\n\tSOC_SINGLE_TLV(\"IN3 Boost\", RT5651_IN3,\n\t\tRT5651_BST_SFT1, 8, 0, bst_tlv),\n\t \n\tSOC_DOUBLE_TLV(\"IN Capture Volume\", RT5651_INL1_INR1_VOL,\n\t\t\tRT5651_INL_VOL_SFT, RT5651_INR_VOL_SFT,\n\t\t\t31, 1, in_vol_tlv),\n\t \n\tSOC_DOUBLE(\"ADC Capture Switch\", RT5651_ADC_DIG_VOL,\n\t\tRT5651_L_MUTE_SFT, RT5651_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"ADC Capture Volume\", RT5651_ADC_DIG_VOL,\n\t\t\tRT5651_L_VOL_SFT, RT5651_R_VOL_SFT,\n\t\t\t127, 0, adc_vol_tlv),\n\tSOC_DOUBLE_TLV(\"Mono ADC Capture Volume\", RT5651_ADC_DATA,\n\t\t\tRT5651_L_VOL_SFT, RT5651_R_VOL_SFT,\n\t\t\t127, 0, adc_vol_tlv),\n\t \n\tSOC_DOUBLE_TLV(\"ADC Boost Gain\", RT5651_ADC_BST_VOL,\n\t\t\tRT5651_ADC_L_BST_SFT, RT5651_ADC_R_BST_SFT,\n\t\t\t3, 0, adc_bst_tlv),\n\n\t \n\tSOC_SINGLE(\"IF1 ASRC Switch\", RT5651_PLL_MODE_1,\n\t\tRT5651_STO1_T_SFT, 1, 0),\n\tSOC_SINGLE(\"IF2 ASRC Switch\", RT5651_PLL_MODE_1,\n\t\tRT5651_STO2_T_SFT, 1, 0),\n\tSOC_SINGLE(\"DMIC ASRC Switch\", RT5651_PLL_MODE_1,\n\t\tRT5651_DMIC_1_M_SFT, 1, 0),\n\n\tSOC_ENUM(\"ADC IF2 Data Switch\", rt5651_if2_adc_enum),\n\tSOC_ENUM(\"DAC IF2 Data Switch\", rt5651_if2_dac_enum),\n};\n\n \nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tint idx, rate;\n\n\trate = rt5651->sysclk / rl6231_get_pre_div(rt5651->regmap,\n\t\tRT5651_ADDA_CLK1, RT5651_I2S_PD1_SFT);\n\tidx = rl6231_calc_dmic_clk(rate);\n\tif (idx < 0)\n\t\tdev_err(component->dev, \"Failed to set DMIC clock\\n\");\n\telse\n\t\tsnd_soc_component_update_bits(component, RT5651_DMIC, RT5651_DMIC_CLK_MASK,\n\t\t\t\t\tidx << RT5651_DMIC_CLK_SFT);\n\n\treturn idx;\n}\n\n \nstatic const struct snd_kcontrol_new rt5651_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5651_STO1_ADC_MIXER,\n\t\t\tRT5651_M_STO1_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5651_STO1_ADC_MIXER,\n\t\t\tRT5651_M_STO1_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5651_STO1_ADC_MIXER,\n\t\t\tRT5651_M_STO1_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5651_STO1_ADC_MIXER,\n\t\t\tRT5651_M_STO1_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_sto2_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5651_STO2_ADC_MIXER,\n\t\t\tRT5651_M_STO2_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5651_STO2_ADC_MIXER,\n\t\t\tRT5651_M_STO2_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_sto2_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5651_STO2_ADC_MIXER,\n\t\t\tRT5651_M_STO2_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5651_STO2_ADC_MIXER,\n\t\t\tRT5651_M_STO2_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5651_AD_DA_MIXER,\n\t\t\tRT5651_M_ADCMIX_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INF1 Switch\", RT5651_AD_DA_MIXER,\n\t\t\tRT5651_M_IF1_DAC_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5651_AD_DA_MIXER,\n\t\t\tRT5651_M_ADCMIX_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INF1 Switch\", RT5651_AD_DA_MIXER,\n\t\t\tRT5651_M_IF1_DAC_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_sto_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5651_STO_DAC_MIXER,\n\t\t\tRT5651_M_DAC_L1_MIXL_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5651_STO_DAC_MIXER,\n\t\t\tRT5651_M_DAC_L2_MIXL_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5651_STO_DAC_MIXER,\n\t\t\tRT5651_M_DAC_R1_MIXL_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_sto_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5651_STO_DAC_MIXER,\n\t\t\tRT5651_M_DAC_R1_MIXR_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5651_STO_DAC_MIXER,\n\t\t\tRT5651_M_DAC_R2_MIXR_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5651_STO_DAC_MIXER,\n\t\t\tRT5651_M_DAC_L1_MIXR_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_dd_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5651_DD_MIXER,\n\t\t\tRT5651_M_STO_DD_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5651_DD_MIXER,\n\t\t\tRT5651_M_STO_DD_L2_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5651_DD_MIXER,\n\t\t\tRT5651_M_STO_DD_R2_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_dd_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5651_DD_MIXER,\n\t\t\tRT5651_M_STO_DD_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5651_DD_MIXER,\n\t\t\tRT5651_M_STO_DD_R2_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5651_DD_MIXER,\n\t\t\tRT5651_M_STO_DD_L2_R_SFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5651_rec_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"INL1 Switch\", RT5651_REC_L2_MIXER,\n\t\t\tRT5651_M_IN1_L_RM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5651_REC_L2_MIXER,\n\t\t\tRT5651_M_BST3_RM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5651_REC_L2_MIXER,\n\t\t\tRT5651_M_BST2_RM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5651_REC_L2_MIXER,\n\t\t\tRT5651_M_BST1_RM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_rec_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"INR1 Switch\", RT5651_REC_R2_MIXER,\n\t\t\tRT5651_M_IN1_R_RM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5651_REC_R2_MIXER,\n\t\t\tRT5651_M_BST3_RM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5651_REC_R2_MIXER,\n\t\t\tRT5651_M_BST2_RM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5651_REC_R2_MIXER,\n\t\t\tRT5651_M_BST1_RM_R_SFT, 1, 1),\n};\n\n \n\nstatic const struct snd_kcontrol_new rt5651_out_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5651_OUT_L3_MIXER,\n\t\t\tRT5651_M_BST1_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5651_OUT_L3_MIXER,\n\t\t\tRT5651_M_BST2_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL1 Switch\", RT5651_OUT_L3_MIXER,\n\t\t\tRT5651_M_IN1_L_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"REC MIXL Switch\", RT5651_OUT_L3_MIXER,\n\t\t\tRT5651_M_RM_L_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5651_OUT_L3_MIXER,\n\t\t\tRT5651_M_DAC_L1_OM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_out_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5651_OUT_R3_MIXER,\n\t\t\tRT5651_M_BST2_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5651_OUT_R3_MIXER,\n\t\t\tRT5651_M_BST1_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR1 Switch\", RT5651_OUT_R3_MIXER,\n\t\t\tRT5651_M_IN1_R_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"REC MIXR Switch\", RT5651_OUT_R3_MIXER,\n\t\t\tRT5651_M_RM_R_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5651_OUT_R3_MIXER,\n\t\t\tRT5651_M_DAC_R1_OM_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_hpo_mix[] = {\n\tSOC_DAPM_SINGLE(\"HPO MIX DAC1 Switch\", RT5651_HPO_MIXER,\n\t\t\tRT5651_M_DAC1_HM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"HPO MIX HPVOL Switch\", RT5651_HPO_MIXER,\n\t\t\tRT5651_M_HPVOL_HM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5651_lout_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5651_LOUT_MIXER,\n\t\t\tRT5651_M_DAC_L1_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5651_LOUT_MIXER,\n\t\t\tRT5651_M_DAC_R1_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL L Switch\", RT5651_LOUT_MIXER,\n\t\t\tRT5651_M_OV_L_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL R Switch\", RT5651_LOUT_MIXER,\n\t\t\tRT5651_M_OV_R_LM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new outvol_l_control =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5651_LOUT_CTRL1,\n\t\t\tRT5651_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new outvol_r_control =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5651_LOUT_CTRL1,\n\t\t\tRT5651_VOL_R_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new lout_l_mute_control =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5651_LOUT_CTRL1,\n\t\t\t\t    RT5651_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new lout_r_mute_control =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5651_LOUT_CTRL1,\n\t\t\t\t    RT5651_R_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpovol_l_control =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5651_HP_VOL,\n\t\t\tRT5651_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpovol_r_control =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5651_HP_VOL,\n\t\t\tRT5651_VOL_R_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpo_l_mute_control =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5651_HP_VOL,\n\t\t\t\t    RT5651_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpo_r_mute_control =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5651_HP_VOL,\n\t\t\t\t    RT5651_R_MUTE_SFT, 1, 1);\n\n \nstatic const char * const rt5651_stereo1_adc1_src[] = {\"DD MIX\", \"ADC\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_stereo1_adc1_enum, RT5651_STO1_ADC_MIXER,\n\tRT5651_STO1_ADC_1_SRC_SFT, rt5651_stereo1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5651_sto1_adc_l1_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC L1 source\", rt5651_stereo1_adc1_enum);\n\nstatic const struct snd_kcontrol_new rt5651_sto1_adc_r1_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC R1 source\", rt5651_stereo1_adc1_enum);\n\nstatic const char * const rt5651_stereo1_adc2_src[] = {\"DMIC\", \"DD MIX\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_stereo1_adc2_enum, RT5651_STO1_ADC_MIXER,\n\tRT5651_STO1_ADC_2_SRC_SFT, rt5651_stereo1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5651_sto1_adc_l2_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC L2 source\", rt5651_stereo1_adc2_enum);\n\nstatic const struct snd_kcontrol_new rt5651_sto1_adc_r2_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC R2 source\", rt5651_stereo1_adc2_enum);\n\n \nstatic const char * const rt5651_sto2_adc_l1_src[] = {\"DD MIXL\", \"ADCL\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_sto2_adc_l1_enum, RT5651_STO1_ADC_MIXER,\n\tRT5651_STO2_ADC_L1_SRC_SFT, rt5651_sto2_adc_l1_src);\n\nstatic const struct snd_kcontrol_new rt5651_sto2_adc_l1_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC1 left source\", rt5651_sto2_adc_l1_enum);\n\nstatic const char * const rt5651_sto2_adc_l2_src[] = {\"DMIC L\", \"DD MIXL\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_sto2_adc_l2_enum, RT5651_STO1_ADC_MIXER,\n\tRT5651_STO2_ADC_L2_SRC_SFT, rt5651_sto2_adc_l2_src);\n\nstatic const struct snd_kcontrol_new rt5651_sto2_adc_l2_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC2 left source\", rt5651_sto2_adc_l2_enum);\n\nstatic const char * const rt5651_sto2_adc_r1_src[] = {\"DD MIXR\", \"ADCR\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_sto2_adc_r1_enum, RT5651_STO1_ADC_MIXER,\n\tRT5651_STO2_ADC_R1_SRC_SFT, rt5651_sto2_adc_r1_src);\n\nstatic const struct snd_kcontrol_new rt5651_sto2_adc_r1_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC1 right source\", rt5651_sto2_adc_r1_enum);\n\nstatic const char * const rt5651_sto2_adc_r2_src[] = {\"DMIC R\", \"DD MIXR\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_sto2_adc_r2_enum, RT5651_STO1_ADC_MIXER,\n\tRT5651_STO2_ADC_R2_SRC_SFT, rt5651_sto2_adc_r2_src);\n\nstatic const struct snd_kcontrol_new rt5651_sto2_adc_r2_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC2 right source\", rt5651_sto2_adc_r2_enum);\n\n \n\nstatic const char * const rt5651_dac_src[] = {\"IF1\", \"IF2\"};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5651_dac_l2_enum, RT5651_DAC2_CTRL,\n\t\t\t\tRT5651_SEL_DAC_L2_SFT, rt5651_dac_src);\n\nstatic const struct snd_kcontrol_new rt5651_dac_l2_mux =\n\tSOC_DAPM_ENUM(\"DAC2 left channel source\", rt5651_dac_l2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_dac_r2_enum, RT5651_DAC2_CTRL,\n\tRT5651_SEL_DAC_R2_SFT, rt5651_dac_src);\n\nstatic const struct snd_kcontrol_new rt5651_dac_r2_mux =\n\tSOC_DAPM_ENUM(\"DAC2 right channel source\", rt5651_dac_r2_enum);\n\n \n\nstatic const char * const rt5651_adc_src[] = {\"IF1 ADC1\", \"IF1 ADC2\"};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5651_if2_adc_src_enum, RT5651_DIG_INF_DATA,\n\t\t\t\tRT5651_IF2_ADC_SRC_SFT, rt5651_adc_src);\n\nstatic const struct snd_kcontrol_new rt5651_if2_adc_src_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC channel source\", rt5651_if2_adc_src_enum);\n\n \nstatic const char * const rt5651_pdm_sel[] = {\"DD MIX\", \"Stereo DAC MIX\"};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_pdm_l_sel_enum, RT5651_PDM_CTL,\n\tRT5651_PDM_L_SEL_SFT, rt5651_pdm_sel);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5651_pdm_r_sel_enum, RT5651_PDM_CTL,\n\tRT5651_PDM_R_SEL_SFT, rt5651_pdm_sel);\n\nstatic const struct snd_kcontrol_new rt5651_pdm_l_mux =\n\tSOC_DAPM_ENUM(\"PDM L select\", rt5651_pdm_l_sel_enum);\n\nstatic const struct snd_kcontrol_new rt5651_pdm_r_mux =\n\tSOC_DAPM_ENUM(\"PDM R select\", rt5651_pdm_r_sel_enum);\n\nstatic int rt5651_amp_power_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tregmap_update_bits(rt5651->regmap, RT5651_PR_BASE +\n\t\t\tRT5651_CHPUMP_INT_REG1, 0x0700, 0x0200);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M2,\n\t\t\tRT5651_DEPOP_MASK, RT5651_DEPOP_MAN);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M1,\n\t\t\tRT5651_HP_CP_MASK | RT5651_HP_SG_MASK |\n\t\t\tRT5651_HP_CB_MASK, RT5651_HP_CP_PU |\n\t\t\tRT5651_HP_SG_DIS | RT5651_HP_CB_PU);\n\t\tregmap_write(rt5651->regmap, RT5651_PR_BASE +\n\t\t\t\tRT5651_HP_DCC_INT1, 0x9f00);\n\t\t \n\t\tregmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,\n\t\t\tRT5651_PWR_FV1 | RT5651_PWR_FV2, 0);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,\n\t\t\tRT5651_PWR_HA,\n\t\t\tRT5651_PWR_HA);\n\t\tusleep_range(10000, 15000);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,\n\t\t\tRT5651_PWR_FV1 | RT5651_PWR_FV2 ,\n\t\t\tRT5651_PWR_FV1 | RT5651_PWR_FV2);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5651_hp_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M2,\n\t\t\tRT5651_DEPOP_MASK | RT5651_DIG_DP_MASK,\n\t\t\tRT5651_DEPOP_AUTO | RT5651_DIG_DP_EN);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_CHARGE_PUMP,\n\t\t\tRT5651_PM_HP_MASK, RT5651_PM_HP_HV);\n\n\t\tregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M3,\n\t\t\tRT5651_CP_FQ1_MASK | RT5651_CP_FQ2_MASK |\n\t\t\tRT5651_CP_FQ3_MASK,\n\t\t\t(RT5651_CP_FQ_192_KHZ << RT5651_CP_FQ1_SFT) |\n\t\t\t(RT5651_CP_FQ_12_KHZ << RT5651_CP_FQ2_SFT) |\n\t\t\t(RT5651_CP_FQ_192_KHZ << RT5651_CP_FQ3_SFT));\n\n\t\tregmap_write(rt5651->regmap, RT5651_PR_BASE +\n\t\t\tRT5651_MAMP_INT_REG2, 0x1c00);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M1,\n\t\t\tRT5651_HP_CP_MASK | RT5651_HP_SG_MASK,\n\t\t\tRT5651_HP_CP_PD | RT5651_HP_SG_EN);\n\t\tregmap_update_bits(rt5651->regmap, RT5651_PR_BASE +\n\t\t\tRT5651_CHPUMP_INT_REG1, 0x0700, 0x0400);\n\t\trt5651->hp_mute = false;\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\trt5651->hp_mute = true;\n\t\tusleep_range(70000, 75000);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5651_hp_post_event(struct snd_soc_dapm_widget *w,\n\t\t\t   struct snd_kcontrol *kcontrol, int event)\n{\n\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tif (!rt5651->hp_mute)\n\t\t\tusleep_range(80000, 85000);\n\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5651_bst1_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_BST1_OP2, RT5651_PWR_BST1_OP2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_BST1_OP2, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5651_bst2_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_BST2_OP2, RT5651_PWR_BST2_OP2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_BST2_OP2, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5651_bst3_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_BST3_OP2, RT5651_PWR_BST3_OP2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_BST3_OP2, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget rt5651_dapm_widgets[] = {\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"I2S1 ASRC\", 1, RT5651_PLL_MODE_2,\n\t\t\t      15, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S2 ASRC\", 1, RT5651_PLL_MODE_2,\n\t\t\t      14, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"STO1 DAC ASRC\", 1, RT5651_PLL_MODE_2,\n\t\t\t      13, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"STO2 DAC ASRC\", 1, RT5651_PLL_MODE_2,\n\t\t\t      12, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC ASRC\", 1, RT5651_PLL_MODE_2,\n\t\t\t      11, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"LDO\", RT5651_PWR_ANLG1,\n\t\t\tRT5651_PWR_LDO_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"micbias1\", RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_MB1_BIT, 0, NULL, 0),\n\t \n\tSND_SOC_DAPM_INPUT(\"MIC1\"),\n\tSND_SOC_DAPM_INPUT(\"MIC2\"),\n\tSND_SOC_DAPM_INPUT(\"MIC3\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2N\"),\n\tSND_SOC_DAPM_INPUT(\"IN3P\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC L1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R1\"),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC CLK\", RT5651_DMIC, RT5651_DMIC_1_EN_SFT,\n\t\t\t    0, set_dmic_clk, SND_SOC_DAPM_PRE_PMU),\n\t \n\tSND_SOC_DAPM_PGA_E(\"BST1\", RT5651_PWR_ANLG2,\n\t\tRT5651_PWR_BST1_BIT, 0, NULL, 0, rt5651_bst1_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_E(\"BST2\", RT5651_PWR_ANLG2,\n\t\tRT5651_PWR_BST2_BIT, 0, NULL, 0, rt5651_bst2_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_E(\"BST3\", RT5651_PWR_ANLG2,\n\t\tRT5651_PWR_BST3_BIT, 0, NULL, 0, rt5651_bst3_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\t \n\tSND_SOC_DAPM_PGA(\"INL1 VOL\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN1_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR1 VOL\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN1_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INL2 VOL\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN2_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR2 VOL\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN2_R_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIXL\", RT5651_PWR_MIXER, RT5651_PWR_RM_L_BIT, 0,\n\t\t\t   rt5651_rec_l_mix, ARRAY_SIZE(rt5651_rec_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIXR\", RT5651_PWR_MIXER, RT5651_PWR_RM_R_BIT, 0,\n\t\t\t   rt5651_rec_r_mix, ARRAY_SIZE(rt5651_rec_r_mix)),\n\t \n\tSND_SOC_DAPM_ADC(\"ADC L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC R\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC L Power\", RT5651_PWR_DIG1,\n\t\t\t    RT5651_PWR_ADC_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC R Power\", RT5651_PWR_DIG1,\n\t\t\t    RT5651_PWR_ADC_R_BIT, 0, NULL, 0),\n\t \n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto1_adc_l2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto1_adc_r2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto1_adc_l1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto1_adc_r1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto2_adc_l2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto2_adc_l1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto2_adc_r1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_sto2_adc_r2_mux),\n\t \n\tSND_SOC_DAPM_SUPPLY(\"Stereo1 Filter\", RT5651_PWR_DIG2,\n\t\t\t    RT5651_PWR_ADC_STO1_F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Stereo2 Filter\", RT5651_PWR_DIG2,\n\t\t\t    RT5651_PWR_ADC_STO2_F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_sto1_adc_l_mix,\n\t\t\t   ARRAY_SIZE(rt5651_sto1_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_sto1_adc_r_mix,\n\t\t\t   ARRAY_SIZE(rt5651_sto1_adc_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo2 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_sto2_adc_l_mix,\n\t\t\t   ARRAY_SIZE(rt5651_sto2_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo2 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_sto2_adc_r_mix,\n\t\t\t   ARRAY_SIZE(rt5651_sto2_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1\", RT5651_PWR_DIG1,\n\t\t\t    RT5651_PWR_I2S1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"I2S2\", RT5651_PWR_DIG1,\n\t\t\t    RT5651_PWR_I2S2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC\", SND_SOC_NOPM, 0, 0,\n\t\t\t &rt5651_if2_adc_src_mux),\n\n\t \n\n\tSND_SOC_DAPM_MUX(\"PDM L Mux\", RT5651_PDM_CTL,\n\t\t\t RT5651_M_PDM_L_SFT, 1, &rt5651_pdm_l_mux),\n\tSND_SOC_DAPM_MUX(\"PDM R Mux\", RT5651_PDM_CTL,\n\t\t\t RT5651_M_PDM_R_SFT, 1, &rt5651_pdm_r_mux),\n\t \n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1TX\", \"AIF1 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF2RX\", \"AIF2 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2TX\", \"AIF2 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Audio DSP\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_dac_l_mix, ARRAY_SIZE(rt5651_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_dac_r_mix, ARRAY_SIZE(rt5651_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC L2 Mux\", SND_SOC_NOPM, 0, 0, &rt5651_dac_l2_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R2 Mux\", SND_SOC_NOPM, 0, 0, &rt5651_dac_r2_mux),\n\tSND_SOC_DAPM_PGA(\"DAC L2 Volume\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DAC R2 Volume\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"Stero1 DAC Power\", RT5651_PWR_DIG2,\n\t\t\t    RT5651_PWR_DAC_STO1_F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Stero2 DAC Power\", RT5651_PWR_DIG2,\n\t\t\t    RT5651_PWR_DAC_STO2_F_BIT, 0, NULL, 0),\n\t \n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_sto_dac_l_mix,\n\t\t\t   ARRAY_SIZE(rt5651_sto_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_sto_dac_r_mix,\n\t\t\t   ARRAY_SIZE(rt5651_sto_dac_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"DD MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_dd_dac_l_mix,\n\t\t\t   ARRAY_SIZE(rt5651_dd_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DD MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_dd_dac_r_mix,\n\t\t\t   ARRAY_SIZE(rt5651_dd_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC L1\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R1\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC L1 Power\", RT5651_PWR_DIG1,\n\t\t\t    RT5651_PWR_DAC_L1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC R1 Power\", RT5651_PWR_DIG1,\n\t\t\t    RT5651_PWR_DAC_R1_BIT, 0, NULL, 0),\n\t \n\tSND_SOC_DAPM_MIXER(\"OUT MIXL\", RT5651_PWR_MIXER, RT5651_PWR_OM_L_BIT,\n\t\t\t   0, rt5651_out_l_mix, ARRAY_SIZE(rt5651_out_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"OUT MIXR\", RT5651_PWR_MIXER, RT5651_PWR_OM_R_BIT,\n\t\t\t   0, rt5651_out_r_mix, ARRAY_SIZE(rt5651_out_r_mix)),\n\t \n\tSND_SOC_DAPM_SWITCH(\"OUTVOL L\", RT5651_PWR_VOL,\n\t\t\t    RT5651_PWR_OV_L_BIT, 0, &outvol_l_control),\n\tSND_SOC_DAPM_SWITCH(\"OUTVOL R\", RT5651_PWR_VOL,\n\t\t\t    RT5651_PWR_OV_R_BIT, 0, &outvol_r_control),\n\tSND_SOC_DAPM_SWITCH(\"HPOVOL L\", RT5651_PWR_VOL,\n\t\t\t    RT5651_PWR_HV_L_BIT, 0, &hpovol_l_control),\n\tSND_SOC_DAPM_SWITCH(\"HPOVOL R\", RT5651_PWR_VOL,\n\t\t\t    RT5651_PWR_HV_R_BIT, 0, &hpovol_r_control),\n\tSND_SOC_DAPM_PGA(\"INL1\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN1_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR1\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN1_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INL2\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN2_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR2\", RT5651_PWR_VOL,\n\t\t\t RT5651_PWR_IN2_R_BIT, 0, NULL, 0),\n\t \n\tSND_SOC_DAPM_MIXER(\"HPOL MIX\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_hpo_mix, ARRAY_SIZE(rt5651_hpo_mix)),\n\tSND_SOC_DAPM_MIXER(\"HPOR MIX\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5651_hpo_mix, ARRAY_SIZE(rt5651_hpo_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"HP L Amp\", RT5651_PWR_ANLG1,\n\t\t\t    RT5651_PWR_HP_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"HP R Amp\", RT5651_PWR_ANLG1,\n\t\t\t    RT5651_PWR_HP_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"LOUT MIX\", RT5651_PWR_ANLG1, RT5651_PWR_LM_BIT, 0,\n\t\t\t   rt5651_lout_mix, ARRAY_SIZE(rt5651_lout_mix)),\n\n\tSND_SOC_DAPM_SUPPLY(\"Amp Power\", RT5651_PWR_ANLG1,\n\t\t\t    RT5651_PWR_HA_BIT, 0, rt5651_amp_power_event,\n\t\t\t    SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_S(\"HP Amp\", 1, SND_SOC_NOPM, 0, 0, rt5651_hp_event,\n\t\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SWITCH(\"HPO L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t\t    &hpo_l_mute_control),\n\tSND_SOC_DAPM_SWITCH(\"HPO R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t\t    &hpo_r_mute_control),\n\tSND_SOC_DAPM_SWITCH(\"LOUT L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t\t    &lout_l_mute_control),\n\tSND_SOC_DAPM_SWITCH(\"LOUT R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t\t    &lout_r_mute_control),\n\tSND_SOC_DAPM_POST(\"HP Post\", rt5651_hp_post_event),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTR\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDML\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDMR\"),\n};\n\nstatic const struct snd_soc_dapm_route rt5651_dapm_routes[] = {\n\t{\"Stero1 DAC Power\", NULL, \"STO1 DAC ASRC\"},\n\t{\"Stero2 DAC Power\", NULL, \"STO2 DAC ASRC\"},\n\t{\"I2S1\", NULL, \"I2S1 ASRC\"},\n\t{\"I2S2\", NULL, \"I2S2 ASRC\"},\n\n\t{\"IN1P\", NULL, \"LDO\"},\n\t{\"IN2P\", NULL, \"LDO\"},\n\t{\"IN3P\", NULL, \"LDO\"},\n\n\t{\"IN1P\", NULL, \"MIC1\"},\n\t{\"IN2P\", NULL, \"MIC2\"},\n\t{\"IN2N\", NULL, \"MIC2\"},\n\t{\"IN3P\", NULL, \"MIC3\"},\n\n\t{\"BST1\", NULL, \"IN1P\"},\n\t{\"BST2\", NULL, \"IN2P\"},\n\t{\"BST2\", NULL, \"IN2N\"},\n\t{\"BST3\", NULL, \"IN3P\"},\n\n\t{\"INL1 VOL\", NULL, \"IN2P\"},\n\t{\"INR1 VOL\", NULL, \"IN2N\"},\n\n\t{\"RECMIXL\", \"INL1 Switch\", \"INL1 VOL\"},\n\t{\"RECMIXL\", \"BST3 Switch\", \"BST3\"},\n\t{\"RECMIXL\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIXL\", \"BST1 Switch\", \"BST1\"},\n\n\t{\"RECMIXR\", \"INR1 Switch\", \"INR1 VOL\"},\n\t{\"RECMIXR\", \"BST3 Switch\", \"BST3\"},\n\t{\"RECMIXR\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIXR\", \"BST1 Switch\", \"BST1\"},\n\n\t{\"ADC L\", NULL, \"RECMIXL\"},\n\t{\"ADC L\", NULL, \"ADC L Power\"},\n\t{\"ADC R\", NULL, \"RECMIXR\"},\n\t{\"ADC R\", NULL, \"ADC R Power\"},\n\n\t{\"DMIC L1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC R1\", NULL, \"DMIC CLK\"},\n\n\t{\"Stereo1 ADC L2 Mux\", \"DMIC\", \"DMIC L1\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DD MIX\", \"DD MIXL\"},\n\t{\"Stereo1 ADC L1 Mux\", \"ADC\", \"ADC L\"},\n\t{\"Stereo1 ADC L1 Mux\", \"DD MIX\", \"DD MIXL\"},\n\n\t{\"Stereo1 ADC R1 Mux\", \"ADC\", \"ADC R\"},\n\t{\"Stereo1 ADC R1 Mux\", \"DD MIX\", \"DD MIXR\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DMIC\", \"DMIC R1\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DD MIX\", \"DD MIXR\"},\n\n\t{\"Stereo2 ADC L2 Mux\", \"DMIC L\", \"DMIC L1\"},\n\t{\"Stereo2 ADC L2 Mux\", \"DD MIXL\", \"DD MIXL\"},\n\t{\"Stereo2 ADC L1 Mux\", \"DD MIXL\", \"DD MIXL\"},\n\t{\"Stereo2 ADC L1 Mux\", \"ADCL\", \"ADC L\"},\n\n\t{\"Stereo2 ADC R1 Mux\", \"DD MIXR\", \"DD MIXR\"},\n\t{\"Stereo2 ADC R1 Mux\", \"ADCR\", \"ADC R\"},\n\t{\"Stereo2 ADC R2 Mux\", \"DMIC R\", \"DMIC R1\"},\n\t{\"Stereo2 ADC R2 Mux\", \"DD MIXR\", \"DD MIXR\"},\n\n\t{\"Stereo1 ADC MIXL\", \"ADC1 Switch\", \"Stereo1 ADC L1 Mux\"},\n\t{\"Stereo1 ADC MIXL\", \"ADC2 Switch\", \"Stereo1 ADC L2 Mux\"},\n\t{\"Stereo1 ADC MIXL\", NULL, \"Stereo1 Filter\"},\n\t{\"Stereo1 Filter\", NULL, \"ADC ASRC\"},\n\n\t{\"Stereo1 ADC MIXR\", \"ADC1 Switch\", \"Stereo1 ADC R1 Mux\"},\n\t{\"Stereo1 ADC MIXR\", \"ADC2 Switch\", \"Stereo1 ADC R2 Mux\"},\n\t{\"Stereo1 ADC MIXR\", NULL, \"Stereo1 Filter\"},\n\n\t{\"Stereo2 ADC MIXL\", \"ADC1 Switch\", \"Stereo2 ADC L1 Mux\"},\n\t{\"Stereo2 ADC MIXL\", \"ADC2 Switch\", \"Stereo2 ADC L2 Mux\"},\n\t{\"Stereo2 ADC MIXL\", NULL, \"Stereo2 Filter\"},\n\t{\"Stereo2 Filter\", NULL, \"ADC ASRC\"},\n\n\t{\"Stereo2 ADC MIXR\", \"ADC1 Switch\", \"Stereo2 ADC R1 Mux\"},\n\t{\"Stereo2 ADC MIXR\", \"ADC2 Switch\", \"Stereo2 ADC R2 Mux\"},\n\t{\"Stereo2 ADC MIXR\", NULL, \"Stereo2 Filter\"},\n\n\t{\"IF1 ADC2\", NULL, \"Stereo2 ADC MIXL\"},\n\t{\"IF1 ADC2\", NULL, \"Stereo2 ADC MIXR\"},\n\t{\"IF1 ADC1\", NULL, \"Stereo1 ADC MIXL\"},\n\t{\"IF1 ADC1\", NULL, \"Stereo1 ADC MIXR\"},\n\n\t{\"IF1 ADC1\", NULL, \"I2S1\"},\n\n\t{\"IF2 ADC\", \"IF1 ADC1\", \"IF1 ADC1\"},\n\t{\"IF2 ADC\", \"IF1 ADC2\", \"IF1 ADC2\"},\n\t{\"IF2 ADC\", NULL, \"I2S2\"},\n\n\t{\"AIF1TX\", NULL, \"IF1 ADC1\"},\n\t{\"AIF1TX\", NULL, \"IF1 ADC2\"},\n\t{\"AIF2TX\", NULL, \"IF2 ADC\"},\n\n\t{\"IF1 DAC\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC\", NULL, \"I2S1\"},\n\t{\"IF2 DAC\", NULL, \"AIF2RX\"},\n\t{\"IF2 DAC\", NULL, \"I2S2\"},\n\n\t{\"IF1 DAC1 L\", NULL, \"IF1 DAC\"},\n\t{\"IF1 DAC1 R\", NULL, \"IF1 DAC\"},\n\t{\"IF1 DAC2 L\", NULL, \"IF1 DAC\"},\n\t{\"IF1 DAC2 R\", NULL, \"IF1 DAC\"},\n\t{\"IF2 DAC L\", NULL, \"IF2 DAC\"},\n\t{\"IF2 DAC R\", NULL, \"IF2 DAC\"},\n\n\t{\"DAC MIXL\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXL\"},\n\t{\"DAC MIXL\", \"INF1 Switch\", \"IF1 DAC1 L\"},\n\t{\"DAC MIXR\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXR\"},\n\t{\"DAC MIXR\", \"INF1 Switch\", \"IF1 DAC1 R\"},\n\n\t{\"Audio DSP\", NULL, \"DAC MIXL\"},\n\t{\"Audio DSP\", NULL, \"DAC MIXR\"},\n\n\t{\"DAC L2 Mux\", \"IF1\", \"IF1 DAC2 L\"},\n\t{\"DAC L2 Mux\", \"IF2\", \"IF2 DAC L\"},\n\t{\"DAC L2 Volume\", NULL, \"DAC L2 Mux\"},\n\n\t{\"DAC R2 Mux\", \"IF1\", \"IF1 DAC2 R\"},\n\t{\"DAC R2 Mux\", \"IF2\", \"IF2 DAC R\"},\n\t{\"DAC R2 Volume\", NULL, \"DAC R2 Mux\"},\n\n\t{\"Stereo DAC MIXL\", \"DAC L1 Switch\", \"Audio DSP\"},\n\t{\"Stereo DAC MIXL\", \"DAC L2 Switch\", \"DAC L2 Volume\"},\n\t{\"Stereo DAC MIXL\", \"DAC R1 Switch\", \"DAC MIXR\"},\n\t{\"Stereo DAC MIXL\", NULL, \"Stero1 DAC Power\"},\n\t{\"Stereo DAC MIXL\", NULL, \"Stero2 DAC Power\"},\n\t{\"Stereo DAC MIXR\", \"DAC R1 Switch\", \"Audio DSP\"},\n\t{\"Stereo DAC MIXR\", \"DAC R2 Switch\", \"DAC R2 Volume\"},\n\t{\"Stereo DAC MIXR\", \"DAC L1 Switch\", \"DAC MIXL\"},\n\t{\"Stereo DAC MIXR\", NULL, \"Stero1 DAC Power\"},\n\t{\"Stereo DAC MIXR\", NULL, \"Stero2 DAC Power\"},\n\n\t{\"PDM L Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIXL\"},\n\t{\"PDM L Mux\", \"DD MIX\", \"DAC MIXL\"},\n\t{\"PDM R Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIXR\"},\n\t{\"PDM R Mux\", \"DD MIX\", \"DAC MIXR\"},\n\n\t{\"DAC L1\", NULL, \"Stereo DAC MIXL\"},\n\t{\"DAC L1\", NULL, \"DAC L1 Power\"},\n\t{\"DAC R1\", NULL, \"Stereo DAC MIXR\"},\n\t{\"DAC R1\", NULL, \"DAC R1 Power\"},\n\n\t{\"DD MIXL\", \"DAC L1 Switch\", \"DAC MIXL\"},\n\t{\"DD MIXL\", \"DAC L2 Switch\", \"DAC L2 Volume\"},\n\t{\"DD MIXL\", \"DAC R2 Switch\", \"DAC R2 Volume\"},\n\t{\"DD MIXL\", NULL, \"Stero2 DAC Power\"},\n\n\t{\"DD MIXR\", \"DAC R1 Switch\", \"DAC MIXR\"},\n\t{\"DD MIXR\", \"DAC R2 Switch\", \"DAC R2 Volume\"},\n\t{\"DD MIXR\", \"DAC L2 Switch\", \"DAC L2 Volume\"},\n\t{\"DD MIXR\", NULL, \"Stero2 DAC Power\"},\n\n\t{\"OUT MIXL\", \"BST1 Switch\", \"BST1\"},\n\t{\"OUT MIXL\", \"BST2 Switch\", \"BST2\"},\n\t{\"OUT MIXL\", \"INL1 Switch\", \"INL1 VOL\"},\n\t{\"OUT MIXL\", \"REC MIXL Switch\", \"RECMIXL\"},\n\t{\"OUT MIXL\", \"DAC L1 Switch\", \"DAC L1\"},\n\n\t{\"OUT MIXR\", \"BST2 Switch\", \"BST2\"},\n\t{\"OUT MIXR\", \"BST1 Switch\", \"BST1\"},\n\t{\"OUT MIXR\", \"INR1 Switch\", \"INR1 VOL\"},\n\t{\"OUT MIXR\", \"REC MIXR Switch\", \"RECMIXR\"},\n\t{\"OUT MIXR\", \"DAC R1 Switch\", \"DAC R1\"},\n\n\t{\"HPOVOL L\", \"Switch\", \"OUT MIXL\"},\n\t{\"HPOVOL R\", \"Switch\", \"OUT MIXR\"},\n\t{\"OUTVOL L\", \"Switch\", \"OUT MIXL\"},\n\t{\"OUTVOL R\", \"Switch\", \"OUT MIXR\"},\n\n\t{\"HPOL MIX\", \"HPO MIX DAC1 Switch\", \"DAC L1\"},\n\t{\"HPOL MIX\", \"HPO MIX HPVOL Switch\", \"HPOVOL L\"},\n\t{\"HPOL MIX\", NULL, \"HP L Amp\"},\n\t{\"HPOR MIX\", \"HPO MIX DAC1 Switch\", \"DAC R1\"},\n\t{\"HPOR MIX\", \"HPO MIX HPVOL Switch\", \"HPOVOL R\"},\n\t{\"HPOR MIX\", NULL, \"HP R Amp\"},\n\n\t{\"LOUT MIX\", \"DAC L1 Switch\", \"DAC L1\"},\n\t{\"LOUT MIX\", \"DAC R1 Switch\", \"DAC R1\"},\n\t{\"LOUT MIX\", \"OUTVOL L Switch\", \"OUTVOL L\"},\n\t{\"LOUT MIX\", \"OUTVOL R Switch\", \"OUTVOL R\"},\n\n\t{\"HP Amp\", NULL, \"HPOL MIX\"},\n\t{\"HP Amp\", NULL, \"HPOR MIX\"},\n\t{\"HP Amp\", NULL, \"Amp Power\"},\n\t{\"HPO L Playback\", \"Switch\", \"HP Amp\"},\n\t{\"HPO R Playback\", \"Switch\", \"HP Amp\"},\n\t{\"HPOL\", NULL, \"HPO L Playback\"},\n\t{\"HPOR\", NULL, \"HPO R Playback\"},\n\n\t{\"LOUT L Playback\", \"Switch\", \"LOUT MIX\"},\n\t{\"LOUT R Playback\", \"Switch\", \"LOUT MIX\"},\n\t{\"LOUTL\", NULL, \"LOUT L Playback\"},\n\t{\"LOUTL\", NULL, \"Amp Power\"},\n\t{\"LOUTR\", NULL, \"LOUT R Playback\"},\n\t{\"LOUTR\", NULL, \"Amp Power\"},\n\n\t{\"PDML\", NULL, \"PDM L Mux\"},\n\t{\"PDMR\", NULL, \"PDM R Mux\"},\n};\n\nstatic int rt5651_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tunsigned int val_len = 0, val_clk, mask_clk;\n\tint pre_div, bclk_ms, frame_size;\n\n\trt5651->lrck[dai->id] = params_rate(params);\n\tpre_div = rl6231_get_clk_info(rt5651->sysclk, rt5651->lrck[dai->id]);\n\n\tif (pre_div < 0) {\n\t\tdev_err(component->dev, \"Unsupported clock setting\\n\");\n\t\treturn -EINVAL;\n\t}\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\", frame_size);\n\t\treturn -EINVAL;\n\t}\n\tbclk_ms = frame_size > 32 ? 1 : 0;\n\trt5651->bclk[dai->id] = rt5651->lrck[dai->id] * (32 << bclk_ms);\n\n\tdev_dbg(dai->dev, \"bclk is %dHz and lrck is %dHz\\n\",\n\t\trt5651->bclk[dai->id], rt5651->lrck[dai->id]);\n\tdev_dbg(dai->dev, \"bclk_ms is %d and pre_div is %d for iis %d\\n\",\n\t\t\t\tbclk_ms, pre_div, dai->id);\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbreak;\n\tcase 20:\n\t\tval_len |= RT5651_I2S_DL_20;\n\t\tbreak;\n\tcase 24:\n\t\tval_len |= RT5651_I2S_DL_24;\n\t\tbreak;\n\tcase 8:\n\t\tval_len |= RT5651_I2S_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5651_AIF1:\n\t\tmask_clk = RT5651_I2S_PD1_MASK;\n\t\tval_clk = pre_div << RT5651_I2S_PD1_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5651_I2S1_SDP,\n\t\t\tRT5651_I2S_DL_MASK, val_len);\n\t\tsnd_soc_component_update_bits(component, RT5651_ADDA_CLK1, mask_clk, val_clk);\n\t\tbreak;\n\tcase RT5651_AIF2:\n\t\tmask_clk = RT5651_I2S_BCLK_MS2_MASK | RT5651_I2S_PD2_MASK;\n\t\tval_clk = pre_div << RT5651_I2S_PD2_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5651_I2S2_SDP,\n\t\t\tRT5651_I2S_DL_MASK, val_len);\n\t\tsnd_soc_component_update_bits(component, RT5651_ADDA_CLK1, mask_clk, val_clk);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Wrong dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5651_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5651->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\treg_val |= RT5651_I2S_MS_S;\n\t\trt5651->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5651_I2S_BP_INV;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5651_I2S_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5651_I2S_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5651_I2S_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5651_AIF1:\n\t\tsnd_soc_component_update_bits(component, RT5651_I2S1_SDP,\n\t\t\tRT5651_I2S_MS_MASK | RT5651_I2S_BP_MASK |\n\t\t\tRT5651_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5651_AIF2:\n\t\tsnd_soc_component_update_bits(component, RT5651_I2S2_SDP,\n\t\t\tRT5651_I2S_MS_MASK | RT5651_I2S_BP_MASK |\n\t\t\tRT5651_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Wrong dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int rt5651_set_dai_sysclk(struct snd_soc_dai *dai,\n\t\tint clk_id, unsigned int freq, int dir)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\tunsigned int pll_bit = 0;\n\n\tif (freq == rt5651->sysclk && clk_id == rt5651->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5651_SCLK_S_MCLK:\n\t\treg_val |= RT5651_SCLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5651_SCLK_S_PLL1:\n\t\treg_val |= RT5651_SCLK_SRC_PLL1;\n\t\tpll_bit |= RT5651_PWR_PLL;\n\t\tbreak;\n\tcase RT5651_SCLK_S_RCCLK:\n\t\treg_val |= RT5651_SCLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\tRT5651_PWR_PLL, pll_bit);\n\tsnd_soc_component_update_bits(component, RT5651_GLB_CLK,\n\t\tRT5651_SCLK_SRC_MASK, reg_val);\n\trt5651->sysclk = freq;\n\trt5651->sysclk_src = clk_id;\n\n\tdev_dbg(dai->dev, \"Sysclk is %dHz and clock id is %d\\n\", freq, clk_id);\n\n\treturn 0;\n}\n\nstatic int rt5651_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\n\t\t\tunsigned int freq_in, unsigned int freq_out)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code;\n\tint ret;\n\n\tif (source == rt5651->pll_src && freq_in == rt5651->pll_in &&\n\t    freq_out == rt5651->pll_out)\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5651->pll_in = 0;\n\t\trt5651->pll_out = 0;\n\t\tsnd_soc_component_update_bits(component, RT5651_GLB_CLK,\n\t\t\tRT5651_SCLK_SRC_MASK, RT5651_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tswitch (source) {\n\tcase RT5651_PLL1_S_MCLK:\n\t\tsnd_soc_component_update_bits(component, RT5651_GLB_CLK,\n\t\t\tRT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_MCLK);\n\t\tbreak;\n\tcase RT5651_PLL1_S_BCLK1:\n\t\tsnd_soc_component_update_bits(component, RT5651_GLB_CLK,\n\t\t\t\tRT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_BCLK1);\n\t\tbreak;\n\tcase RT5651_PLL1_S_BCLK2:\n\t\t\tsnd_soc_component_update_bits(component, RT5651_GLB_CLK,\n\t\t\t\tRT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_BCLK2);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\n\tret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\", freq_in);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(component->dev, \"bypass=%d m=%d n=%d k=%d\\n\",\n\t\tpll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\n\t\tpll_code.n_code, pll_code.k_code);\n\n\tsnd_soc_component_write(component, RT5651_PLL_CTRL1,\n\t\tpll_code.n_code << RT5651_PLL_N_SFT | pll_code.k_code);\n\tsnd_soc_component_write(component, RT5651_PLL_CTRL2,\n\t\t((pll_code.m_bp ? 0 : pll_code.m_code) << RT5651_PLL_M_SFT) |\n\t\t(pll_code.m_bp << RT5651_PLL_M_BP_SFT));\n\n\trt5651->pll_in = freq_in;\n\trt5651->pll_out = freq_out;\n\trt5651->pll_src = source;\n\n\treturn 0;\n}\n\nstatic int rt5651_set_bias_level(struct snd_soc_component *component,\n\t\t\tenum snd_soc_bias_level level)\n{\n\tswitch (level) {\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tif (SND_SOC_BIAS_STANDBY == snd_soc_component_get_bias_level(component)) {\n\t\t\tif (snd_soc_component_read(component, RT5651_PLL_MODE_1) & 0x9200)\n\t\t\t\tsnd_soc_component_update_bits(component, RT5651_D_MISC,\n\t\t\t\t\t\t    0xc00, 0xc00);\n\t\t}\n\t\tbreak;\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (SND_SOC_BIAS_OFF == snd_soc_component_get_bias_level(component)) {\n\t\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG1,\n\t\t\t\tRT5651_PWR_VREF1 | RT5651_PWR_MB |\n\t\t\t\tRT5651_PWR_BG | RT5651_PWR_VREF2,\n\t\t\t\tRT5651_PWR_VREF1 | RT5651_PWR_MB |\n\t\t\t\tRT5651_PWR_BG | RT5651_PWR_VREF2);\n\t\t\tusleep_range(10000, 15000);\n\t\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG1,\n\t\t\t\tRT5651_PWR_FV1 | RT5651_PWR_FV2,\n\t\t\t\tRT5651_PWR_FV1 | RT5651_PWR_FV2);\n\t\t\tsnd_soc_component_update_bits(component, RT5651_D_MISC, 0x1, 0x1);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tsnd_soc_component_write(component, RT5651_D_MISC, 0x0010);\n\t\tsnd_soc_component_write(component, RT5651_PWR_DIG1, 0x0000);\n\t\tsnd_soc_component_write(component, RT5651_PWR_DIG2, 0x0000);\n\t\tsnd_soc_component_write(component, RT5651_PWR_VOL, 0x0000);\n\t\tsnd_soc_component_write(component, RT5651_PWR_MIXER, 0x0000);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG1,\n\t\t\t~RT5651_PWR_LDO_DVO_MASK, 0);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\t\t    ~(RT5651_PWR_PLL | RT5651_PWR_JD_M), 0);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void rt5651_enable_micbias1_for_ovcd(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"LDO\");\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"micbias1\");\n\t \n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"Platform Clock\");\n\tsnd_soc_dapm_sync_unlocked(dapm);\n\tsnd_soc_dapm_mutex_unlock(dapm);\n}\n\nstatic void rt5651_disable_micbias1_for_ovcd(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"Platform Clock\");\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"micbias1\");\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"LDO\");\n\tsnd_soc_dapm_sync_unlocked(dapm);\n\tsnd_soc_dapm_mutex_unlock(dapm);\n}\n\nstatic void rt5651_enable_micbias1_ovcd_irq(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tsnd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,\n\t\tRT5651_IRQ_MB1_OC_MASK, RT5651_IRQ_MB1_OC_NOR);\n\trt5651->ovcd_irq_enabled = true;\n}\n\nstatic void rt5651_disable_micbias1_ovcd_irq(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tsnd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,\n\t\tRT5651_IRQ_MB1_OC_MASK, RT5651_IRQ_MB1_OC_BP);\n\trt5651->ovcd_irq_enabled = false;\n}\n\nstatic void rt5651_clear_micbias1_ovcd(struct snd_soc_component *component)\n{\n\tsnd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,\n\t\tRT5651_MB1_OC_CLR, 0);\n}\n\nstatic bool rt5651_micbias1_ovcd(struct snd_soc_component *component)\n{\n\tint val;\n\n\tval = snd_soc_component_read(component, RT5651_IRQ_CTRL2);\n\tdev_dbg(component->dev, \"irq ctrl2 %#04x\\n\", val);\n\n\treturn (val & RT5651_MB1_OC_CLR);\n}\n\nstatic bool rt5651_jack_inserted(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tint val;\n\n\tif (rt5651->gpiod_hp_det) {\n\t\tval = gpiod_get_value_cansleep(rt5651->gpiod_hp_det);\n\t\tdev_dbg(component->dev, \"jack-detect gpio %d\\n\", val);\n\t\treturn val;\n\t}\n\n\tval = snd_soc_component_read(component, RT5651_INT_IRQ_ST);\n\tdev_dbg(component->dev, \"irq status %#04x\\n\", val);\n\n\tswitch (rt5651->jd_src) {\n\tcase RT5651_JD1_1:\n\t\tval &= 0x1000;\n\t\tbreak;\n\tcase RT5651_JD1_2:\n\t\tval &= 0x2000;\n\t\tbreak;\n\tcase RT5651_JD2:\n\t\tval &= 0x4000;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (rt5651->jd_active_high)\n\t\treturn val != 0;\n\telse\n\t\treturn val == 0;\n}\n\n \n#define JACK_SETTLE_TIME\t100  \n#define JACK_DETECT_COUNT\t5\n#define JACK_DETECT_MAXCOUNT\t20   \n#define JACK_UNPLUG_TIME\t80   \n#define BP_POLL_TIME\t\t10   \n#define BP_POLL_MAXCOUNT\t200  \n#define BP_THRESHOLD\t\t3\n\nstatic void rt5651_start_button_press_work(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\trt5651->poll_count = 0;\n\trt5651->press_count = 0;\n\trt5651->release_count = 0;\n\trt5651->pressed = false;\n\trt5651->press_reported = false;\n\trt5651_clear_micbias1_ovcd(component);\n\tschedule_delayed_work(&rt5651->bp_work, msecs_to_jiffies(BP_POLL_TIME));\n}\n\nstatic void rt5651_button_press_work(struct work_struct *work)\n{\n\tstruct rt5651_priv *rt5651 =\n\t\tcontainer_of(work, struct rt5651_priv, bp_work.work);\n\tstruct snd_soc_component *component = rt5651->component;\n\n\t \n\tif (!rt5651_jack_inserted(component))\n\t\treturn;\n\n\tif (rt5651_micbias1_ovcd(component)) {\n\t\trt5651->release_count = 0;\n\t\trt5651->press_count++;\n\t\t \n\t\tif (rt5651->press_count >= BP_THRESHOLD)\n\t\t\trt5651->pressed = true;\n\t\trt5651_clear_micbias1_ovcd(component);\n\t} else {\n\t\trt5651->press_count = 0;\n\t\trt5651->release_count++;\n\t}\n\n\t \n\trt5651->poll_count++;\n\tif (rt5651->poll_count < (JACK_UNPLUG_TIME / BP_POLL_TIME)) {\n\t\tschedule_delayed_work(&rt5651->bp_work,\n\t\t\t\t      msecs_to_jiffies(BP_POLL_TIME));\n\t\treturn;\n\t}\n\n\tif (rt5651->pressed && !rt5651->press_reported) {\n\t\tdev_dbg(component->dev, \"headset button press\\n\");\n\t\tsnd_soc_jack_report(rt5651->hp_jack, SND_JACK_BTN_0,\n\t\t\t\t    SND_JACK_BTN_0);\n\t\trt5651->press_reported = true;\n\t}\n\n\tif (rt5651->release_count >= BP_THRESHOLD) {\n\t\tif (rt5651->press_reported) {\n\t\t\tdev_dbg(component->dev, \"headset button release\\n\");\n\t\t\tsnd_soc_jack_report(rt5651->hp_jack, 0, SND_JACK_BTN_0);\n\t\t}\n\t\t \n\t\trt5651_enable_micbias1_ovcd_irq(component);\n\t\treturn;  \n\t}\n\n\tschedule_delayed_work(&rt5651->bp_work, msecs_to_jiffies(BP_POLL_TIME));\n}\n\nstatic int rt5651_detect_headset(struct snd_soc_component *component)\n{\n\tint i, headset_count = 0, headphone_count = 0;\n\n\t \n\tfor (i = 0; i < JACK_DETECT_MAXCOUNT; i++) {\n\t\t \n\t\trt5651_clear_micbias1_ovcd(component);\n\n\t\tmsleep(JACK_SETTLE_TIME);\n\n\t\t \n\t\tif (!rt5651_jack_inserted(component))\n\t\t\treturn 0;\n\n\t\tif (rt5651_micbias1_ovcd(component)) {\n\t\t\t \n\t\t\tdev_dbg(component->dev, \"mic-gnd shorted\\n\");\n\t\t\theadset_count = 0;\n\t\t\theadphone_count++;\n\t\t\tif (headphone_count == JACK_DETECT_COUNT)\n\t\t\t\treturn SND_JACK_HEADPHONE;\n\t\t} else {\n\t\t\tdev_dbg(component->dev, \"mic-gnd open\\n\");\n\t\t\theadphone_count = 0;\n\t\t\theadset_count++;\n\t\t\tif (headset_count == JACK_DETECT_COUNT)\n\t\t\t\treturn SND_JACK_HEADSET;\n\t\t}\n\t}\n\n\tdev_err(component->dev, \"Error detecting headset vs headphones, bad contact?, assuming headphones\\n\");\n\treturn SND_JACK_HEADPHONE;\n}\n\nstatic bool rt5651_support_button_press(struct rt5651_priv *rt5651)\n{\n\tif (!rt5651->hp_jack)\n\t\treturn false;\n\n\t \n\treturn (rt5651->hp_jack->status & SND_JACK_MICROPHONE) &&\n\t\trt5651->gpiod_hp_det == NULL;\n}\n\nstatic void rt5651_jack_detect_work(struct work_struct *work)\n{\n\tstruct rt5651_priv *rt5651 =\n\t\tcontainer_of(work, struct rt5651_priv, jack_detect_work);\n\tstruct snd_soc_component *component = rt5651->component;\n\tint report;\n\n\tif (!rt5651_jack_inserted(component)) {\n\t\t \n\t\tif (rt5651->hp_jack->status & SND_JACK_HEADPHONE) {\n\t\t\tif (rt5651->hp_jack->status & SND_JACK_MICROPHONE) {\n\t\t\t\tcancel_delayed_work_sync(&rt5651->bp_work);\n\t\t\t\trt5651_disable_micbias1_ovcd_irq(component);\n\t\t\t\trt5651_disable_micbias1_for_ovcd(component);\n\t\t\t}\n\t\t\tsnd_soc_jack_report(rt5651->hp_jack, 0,\n\t\t\t\t\t    SND_JACK_HEADSET | SND_JACK_BTN_0);\n\t\t\tdev_dbg(component->dev, \"jack unplugged\\n\");\n\t\t}\n\t} else if (!(rt5651->hp_jack->status & SND_JACK_HEADPHONE)) {\n\t\t \n\t\tWARN_ON(rt5651->ovcd_irq_enabled);\n\t\trt5651_enable_micbias1_for_ovcd(component);\n\t\treport = rt5651_detect_headset(component);\n\t\tdev_dbg(component->dev, \"detect report %#02x\\n\", report);\n\t\tsnd_soc_jack_report(rt5651->hp_jack, report, SND_JACK_HEADSET);\n\t\tif (rt5651_support_button_press(rt5651)) {\n\t\t\t \n\t\t\trt5651_enable_micbias1_ovcd_irq(component);\n\t\t} else {\n\t\t\t \n\t\t\trt5651_disable_micbias1_for_ovcd(component);\n\t\t}\n\t} else if (rt5651->ovcd_irq_enabled && rt5651_micbias1_ovcd(component)) {\n\t\tdev_dbg(component->dev, \"OVCD IRQ\\n\");\n\n\t\t \n\t\trt5651_disable_micbias1_ovcd_irq(component);\n\t\trt5651_start_button_press_work(component);\n\n\t\t \n\t\tqueue_work(system_long_wq, &rt5651->jack_detect_work);\n\t}\n}\n\nstatic irqreturn_t rt5651_irq(int irq, void *data)\n{\n\tstruct rt5651_priv *rt5651 = data;\n\n\tqueue_work(system_power_efficient_wq, &rt5651->jack_detect_work);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic void rt5651_cancel_work(void *data)\n{\n\tstruct rt5651_priv *rt5651 = data;\n\n\tcancel_work_sync(&rt5651->jack_detect_work);\n\tcancel_delayed_work_sync(&rt5651->bp_work);\n}\n\nstatic void rt5651_enable_jack_detect(struct snd_soc_component *component,\n\t\t\t\t      struct snd_soc_jack *hp_jack,\n\t\t\t\t      struct gpio_desc *gpiod_hp_det)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tbool using_internal_jack_detect = true;\n\n\t \n\tswitch (rt5651->jd_src) {\n\tcase RT5651_JD_NULL:\n\t\trt5651->gpiod_hp_det = gpiod_hp_det;\n\t\tif (!rt5651->gpiod_hp_det)\n\t\t\treturn;  \n\t\tusing_internal_jack_detect = false;\n\t\tbreak;\n\tcase RT5651_JD1_1:\n\t\tsnd_soc_component_update_bits(component, RT5651_JD_CTRL2,\n\t\t\tRT5651_JD_TRG_SEL_MASK, RT5651_JD_TRG_SEL_JD1_1);\n\t\t \n\t\tif (rt5651->jd_active_high)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5651_IRQ_CTRL1,\n\t\t\t\tRT5651_JD1_1_IRQ_EN | RT5651_JD1_1_INV,\n\t\t\t\tRT5651_JD1_1_IRQ_EN | RT5651_JD1_1_INV);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5651_IRQ_CTRL1,\n\t\t\t\tRT5651_JD1_1_IRQ_EN | RT5651_JD1_1_INV,\n\t\t\t\tRT5651_JD1_1_IRQ_EN);\n\t\tbreak;\n\tcase RT5651_JD1_2:\n\t\tsnd_soc_component_update_bits(component, RT5651_JD_CTRL2,\n\t\t\tRT5651_JD_TRG_SEL_MASK, RT5651_JD_TRG_SEL_JD1_2);\n\t\t \n\t\tif (rt5651->jd_active_high)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5651_IRQ_CTRL1,\n\t\t\t\tRT5651_JD1_2_IRQ_EN | RT5651_JD1_2_INV,\n\t\t\t\tRT5651_JD1_2_IRQ_EN | RT5651_JD1_2_INV);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5651_IRQ_CTRL1,\n\t\t\t\tRT5651_JD1_2_IRQ_EN | RT5651_JD1_2_INV,\n\t\t\t\tRT5651_JD1_2_IRQ_EN);\n\t\tbreak;\n\tcase RT5651_JD2:\n\t\tsnd_soc_component_update_bits(component, RT5651_JD_CTRL2,\n\t\t\tRT5651_JD_TRG_SEL_MASK, RT5651_JD_TRG_SEL_JD2);\n\t\t \n\t\tif (rt5651->jd_active_high)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5651_IRQ_CTRL1,\n\t\t\t\tRT5651_JD2_IRQ_EN | RT5651_JD2_INV,\n\t\t\t\tRT5651_JD2_IRQ_EN | RT5651_JD2_INV);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5651_IRQ_CTRL1,\n\t\t\t\tRT5651_JD2_IRQ_EN | RT5651_JD2_INV,\n\t\t\t\tRT5651_JD2_IRQ_EN);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Currently only JD1_1 / JD1_2 / JD2 are supported\\n\");\n\t\treturn;\n\t}\n\n\tif (using_internal_jack_detect) {\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5651_GPIO_CTRL1,\n\t\t\tRT5651_GP1_PIN_MASK, RT5651_GP1_PIN_IRQ);\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG2,\n\t\t\tRT5651_PWR_JD_M, RT5651_PWR_JD_M);\n\t}\n\n\t \n\tsnd_soc_component_write(component, RT5651_PR_BASE + RT5651_BIAS_CUR4,\n\t\t\t\t0xa800 | rt5651->ovcd_sf);\n\n\tsnd_soc_component_update_bits(component, RT5651_MICBIAS,\n\t\t\t\t      RT5651_MIC1_OVCD_MASK |\n\t\t\t\t      RT5651_MIC1_OVTH_MASK |\n\t\t\t\t      RT5651_PWR_CLK12M_MASK |\n\t\t\t\t      RT5651_PWR_MB_MASK,\n\t\t\t\t      RT5651_MIC1_OVCD_EN |\n\t\t\t\t      rt5651->ovcd_th |\n\t\t\t\t      RT5651_PWR_MB_PU |\n\t\t\t\t      RT5651_PWR_CLK12M_PU);\n\n\t \n\tsnd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,\n\t\tRT5651_MB1_OC_STKY_MASK, RT5651_MB1_OC_STKY_EN);\n\n\trt5651->hp_jack = hp_jack;\n\tif (rt5651_support_button_press(rt5651)) {\n\t\trt5651_enable_micbias1_for_ovcd(component);\n\t\trt5651_enable_micbias1_ovcd_irq(component);\n\t}\n\n\tenable_irq(rt5651->irq);\n\t \n\tqueue_work(system_power_efficient_wq, &rt5651->jack_detect_work);\n}\n\nstatic void rt5651_disable_jack_detect(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tdisable_irq(rt5651->irq);\n\trt5651_cancel_work(rt5651);\n\n\tif (rt5651_support_button_press(rt5651)) {\n\t\trt5651_disable_micbias1_ovcd_irq(component);\n\t\trt5651_disable_micbias1_for_ovcd(component);\n\t\tsnd_soc_jack_report(rt5651->hp_jack, 0, SND_JACK_BTN_0);\n\t}\n\n\trt5651->hp_jack = NULL;\n}\n\nstatic int rt5651_set_jack(struct snd_soc_component *component,\n\t\t\t   struct snd_soc_jack *jack, void *data)\n{\n\tif (jack)\n\t\trt5651_enable_jack_detect(component, jack, data);\n\telse\n\t\trt5651_disable_jack_detect(component);\n\n\treturn 0;\n}\n\n \nstatic void rt5651_apply_properties(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\tu32 val;\n\n\tif (device_property_read_bool(component->dev, \"realtek,in2-differential\"))\n\t\tsnd_soc_component_update_bits(component, RT5651_IN1_IN2,\n\t\t\t\tRT5651_IN_DF2, RT5651_IN_DF2);\n\n\tif (device_property_read_bool(component->dev, \"realtek,dmic-en\"))\n\t\tsnd_soc_component_update_bits(component, RT5651_GPIO_CTRL1,\n\t\t\t\tRT5651_GP2_PIN_MASK, RT5651_GP2_PIN_DMIC1_SCL);\n\n\tif (device_property_read_u32(component->dev,\n\t\t\t\t     \"realtek,jack-detect-source\", &val) == 0)\n\t\trt5651->jd_src = val;\n\n\tif (device_property_read_bool(component->dev, \"realtek,jack-detect-not-inverted\"))\n\t\trt5651->jd_active_high = true;\n\n\t \n\trt5651->ovcd_th = RT5651_MIC1_OVTH_2000UA;\n\trt5651->ovcd_sf = RT5651_MIC_OVCD_SF_0P75;\n\n\tif (device_property_read_u32(component->dev,\n\t\t\t\"realtek,over-current-threshold-microamp\", &val) == 0) {\n\t\tswitch (val) {\n\t\tcase 600:\n\t\t\trt5651->ovcd_th = RT5651_MIC1_OVTH_600UA;\n\t\t\tbreak;\n\t\tcase 1500:\n\t\t\trt5651->ovcd_th = RT5651_MIC1_OVTH_1500UA;\n\t\t\tbreak;\n\t\tcase 2000:\n\t\t\trt5651->ovcd_th = RT5651_MIC1_OVTH_2000UA;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_warn(component->dev, \"Warning: Invalid over-current-threshold-microamp value: %d, defaulting to 2000uA\\n\",\n\t\t\t\t val);\n\t\t}\n\t}\n\n\tif (device_property_read_u32(component->dev,\n\t\t\t\"realtek,over-current-scale-factor\", &val) == 0) {\n\t\tif (val <= RT5651_OVCD_SF_1P5)\n\t\t\trt5651->ovcd_sf = val << RT5651_MIC_OVCD_SF_SFT;\n\t\telse\n\t\t\tdev_warn(component->dev, \"Warning: Invalid over-current-scale-factor value: %d, defaulting to 0.75\\n\",\n\t\t\t\t val);\n\t}\n}\n\nstatic int rt5651_probe(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\trt5651->component = component;\n\n\tsnd_soc_component_update_bits(component, RT5651_PWR_ANLG1,\n\t\tRT5651_PWR_LDO_DVO_MASK, RT5651_PWR_LDO_DVO_1_2V);\n\n\tsnd_soc_component_force_bias_level(component, SND_SOC_BIAS_OFF);\n\n\trt5651_apply_properties(component);\n\n\treturn 0;\n}\n\n#ifdef CONFIG_PM\nstatic int rt5651_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5651->regmap, true);\n\tregcache_mark_dirty(rt5651->regmap);\n\treturn 0;\n}\n\nstatic int rt5651_resume(struct snd_soc_component *component)\n{\n\tstruct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5651->regmap, false);\n\tsnd_soc_component_cache_sync(component);\n\n\treturn 0;\n}\n#else\n#define rt5651_suspend NULL\n#define rt5651_resume NULL\n#endif\n\n#define RT5651_STEREO_RATES SNDRV_PCM_RATE_8000_96000\n#define RT5651_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\nstatic const struct snd_soc_dai_ops rt5651_aif_dai_ops = {\n\t.hw_params = rt5651_hw_params,\n\t.set_fmt = rt5651_set_dai_fmt,\n\t.set_sysclk = rt5651_set_dai_sysclk,\n\t.set_pll = rt5651_set_dai_pll,\n};\n\nstatic struct snd_soc_dai_driver rt5651_dai[] = {\n\t{\n\t\t.name = \"rt5651-aif1\",\n\t\t.id = RT5651_AIF1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5651_STEREO_RATES,\n\t\t\t.formats = RT5651_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5651_STEREO_RATES,\n\t\t\t.formats = RT5651_FORMATS,\n\t\t},\n\t\t.ops = &rt5651_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5651-aif2\",\n\t\t.id = RT5651_AIF2,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5651_STEREO_RATES,\n\t\t\t.formats = RT5651_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5651_STEREO_RATES,\n\t\t\t.formats = RT5651_FORMATS,\n\t\t},\n\t\t.ops = &rt5651_aif_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_rt5651 = {\n\t.probe\t\t\t= rt5651_probe,\n\t.suspend\t\t= rt5651_suspend,\n\t.resume\t\t\t= rt5651_resume,\n\t.set_bias_level\t\t= rt5651_set_bias_level,\n\t.set_jack\t\t= rt5651_set_jack,\n\t.controls\t\t= rt5651_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(rt5651_snd_controls),\n\t.dapm_widgets\t\t= rt5651_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(rt5651_dapm_widgets),\n\t.dapm_routes\t\t= rt5651_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(rt5651_dapm_routes),\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic const struct regmap_config rt5651_regmap = {\n\t.reg_bits = 8,\n\t.val_bits = 16,\n\n\t.max_register = RT5651_DEVICE_ID + 1 + (ARRAY_SIZE(rt5651_ranges) *\n\t\t\t\t\t       RT5651_PR_SPACING),\n\t.volatile_reg = rt5651_volatile_register,\n\t.readable_reg = rt5651_readable_register,\n\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = rt5651_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5651_reg),\n\t.ranges = rt5651_ranges,\n\t.num_ranges = ARRAY_SIZE(rt5651_ranges),\n\t.use_single_read = true,\n\t.use_single_write = true,\n};\n\n#if defined(CONFIG_OF)\nstatic const struct of_device_id rt5651_of_match[] = {\n\t{ .compatible = \"realtek,rt5651\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, rt5651_of_match);\n#endif\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id rt5651_acpi_match[] = {\n\t{ \"10EC5651\", 0 },\n\t{ \"10EC5640\", 0 },\n\t{ },\n};\nMODULE_DEVICE_TABLE(acpi, rt5651_acpi_match);\n#endif\n\nstatic const struct i2c_device_id rt5651_i2c_id[] = {\n\t{ \"rt5651\", 0 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(i2c, rt5651_i2c_id);\n\n \nstatic int rt5651_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct rt5651_priv *rt5651;\n\tint ret;\n\tint err;\n\n\trt5651 = devm_kzalloc(&i2c->dev, sizeof(*rt5651),\n\t\t\t\tGFP_KERNEL);\n\tif (NULL == rt5651)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, rt5651);\n\n\trt5651->regmap = devm_regmap_init_i2c(i2c, &rt5651_regmap);\n\tif (IS_ERR(rt5651->regmap)) {\n\t\tret = PTR_ERR(rt5651->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\terr = regmap_read(rt5651->regmap, RT5651_DEVICE_ID, &ret);\n\tif (err)\n\t\treturn err;\n\n\tif (ret != RT5651_DEVICE_ID_VALUE) {\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %#x is not rt5651\\n\", ret);\n\t\treturn -ENODEV;\n\t}\n\n\tregmap_write(rt5651->regmap, RT5651_RESET, 0);\n\n\tret = regmap_register_patch(rt5651->regmap, init_list,\n\t\t\t\t    ARRAY_SIZE(init_list));\n\tif (ret != 0)\n\t\tdev_warn(&i2c->dev, \"Failed to apply regmap patch: %d\\n\", ret);\n\n\trt5651->irq = i2c->irq;\n\trt5651->hp_mute = true;\n\n\tINIT_DELAYED_WORK(&rt5651->bp_work, rt5651_button_press_work);\n\tINIT_WORK(&rt5651->jack_detect_work, rt5651_jack_detect_work);\n\n\t \n\tret = devm_add_action_or_reset(&i2c->dev, rt5651_cancel_work, rt5651);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_request_irq(&i2c->dev, rt5651->irq, rt5651_irq,\n\t\t\t       IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING\n\t\t\t       | IRQF_ONESHOT | IRQF_NO_AUTOEN, \"rt5651\", rt5651);\n\tif (ret) {\n\t\tdev_warn(&i2c->dev, \"Failed to reguest IRQ %d: %d\\n\",\n\t\t\t rt5651->irq, ret);\n\t\trt5651->irq = -ENXIO;\n\t}\n\n\tret = devm_snd_soc_register_component(&i2c->dev,\n\t\t\t\t&soc_component_dev_rt5651,\n\t\t\t\trt5651_dai, ARRAY_SIZE(rt5651_dai));\n\n\treturn ret;\n}\n\nstatic struct i2c_driver rt5651_i2c_driver = {\n\t.driver = {\n\t\t.name = \"rt5651\",\n\t\t.acpi_match_table = ACPI_PTR(rt5651_acpi_match),\n\t\t.of_match_table = of_match_ptr(rt5651_of_match),\n\t},\n\t.probe = rt5651_i2c_probe,\n\t.id_table = rt5651_i2c_id,\n};\nmodule_i2c_driver(rt5651_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5651 driver\");\nMODULE_AUTHOR(\"Bard Liao <bardliao@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}