Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
