v 20081231 1
P 2000 900 1700 900 1 0 0
{
T 1800 950 5 8 1 1 0 0 1
pinnumber=4
T 1800 850 5 8 0 1 0 2 1
pinseq=4
T 1650 900 9 8 1 1 0 6 1
pinlabel=Out
T 1650 900 5 8 0 1 0 8 1
pintype=out
}
P 1000 0 1000 300 1 0 0
{
T 1050 200 5 8 1 1 0 2 1
pinnumber=3
T 950 200 5 8 0 1 0 8 1
pinseq=3
T 1000 350 9 8 1 1 0 3 1
pinlabel=GND
T 1000 500 5 8 0 1 0 3 1
pintype=pwr
}
P 0 900 300 900 1 0 0
{
T 200 950 5 8 1 1 0 6 1
pinnumber=6
T 200 850 5 8 0 1 0 8 1
pinseq=6
T 350 900 9 8 1 1 0 0 1
pinlabel=Vcc
T 350 900 5 8 0 1 0 2 1
pintype=pwr
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=1
T 200 550 5 8 0 1 0 8 1
pinseq=1
T 350 600 9 8 1 1 0 0 1
pinlabel=Enable
T 350 600 5 8 0 1 0 2 1
pintype=in
}
B 300 300 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1700 1300 8 10 1 1 0 6 1
refdes=U?
T 300 1500 5 10 0 0 0 0 1
device=CCLD-033
T 300 1700 5 10 0 0 0 0 1
footprint=OSC__Crystek_CCLD-033
T 300 1900 5 10 0 0 0 0 1
author=Stefan Salewski
T 300 2100 5 10 0 0 0 0 1
documentation=http://www.crystekcrystals.com/crystal/spec-sheets/clock/CCLD-033.pdf
T 300 2300 5 10 0 0 0 0 1
description=Oscillator Crystek_CCLD-033
T 300 2500 5 10 0 0 0 0 1
numslots=0
T 300 2700 5 10 0 0 0 0 1
dist-license=GPL
T 300 2900 5 10 0 0 0 0 1
use-license=unlimited
T 300 3100 5 10 0 0 0 0 1
comment=generated with Python script tragesym
L 800 1000 900 1000 3 0 0 0 -1 -1
L 900 1000 900 800 3 0 0 0 -1 -1
L 900 800 1000 800 3 0 0 0 -1 -1
L 1000 800 1000 1000 3 0 0 0 -1 -1
L 1000 1000 1100 1000 3 0 0 0 -1 -1
L 1100 1000 1100 800 3 0 0 0 -1 -1
L 700 800 800 800 3 0 0 0 -1 -1
L 800 800 800 1000 3 0 0 0 -1 -1
L 1100 800 1200 800 3 0 0 0 -1 -1
L 1200 800 1200 1000 3 0 0 0 -1 -1
L 1200 1000 1300 1000 3 0 0 0 -1 -1
P 2000 600 1700 600 1 0 0
{
T 1800 650 5 8 1 1 0 0 1
pinnumber=5
T 1800 550 5 8 0 1 0 2 1
pinseq=5
T 1650 600 9 8 1 1 0 6 1
pinlabel=\_Out\_
T 1650 600 5 8 0 1 0 8 1
pintype=out
}
T 300 1300 5 10 1 1 0 0 1
value=CCLD-033
