__design_bin_path=C:/Users/yangz/Desktop/SystemVerilog/ROM/simulation/questa
opt_data_elab=C:/Users/yangz/Desktop/SystemVerilog/ROM/simulation/questa/rtl_work/@_opt
