#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun  7 10:26:00 2020
# Process ID: 4114
# Current directory: /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5
# Command line: vivado
# Log file: /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/vivado.log
# Journal file: /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_16 /home/wang_shuai/casppPro/project_16 -part xcku060-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part alpha-data.com:adm-pcie3-ku3:part0:1.0 [current_project]
add_files {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/extend.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/except.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/alu2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/IF_ID.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/regsfile.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/div.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/forwardUnit.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/ID_EXE.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/select.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/control.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/pc.v}
export_ip_user_files -of_objects  [get_files  {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci}] -lib_map_path [list {modelsim=/home/wang_shuai/casppPro/project_16/project_16.cache/compile_simlib/modelsim} {questa=/home/wang_shuai/casppPro/project_16/project_16.cache/compile_simlib/questa} {ies=/home/wang_shuai/casppPro/project_16/project_16.cache/compile_simlib/ies} {xcelium=/home/wang_shuai/casppPro/project_16/project_16.cache/compile_simlib/xcelium} {vcs=/home/wang_shuai/casppPro/project_16/project_16.cache/compile_simlib/vcs} {riviera=/home/wang_shuai/casppPro/project_16/project_16.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mycpu_top1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mycpu_top1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/alu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/forwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'select4' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v:1]
INFO: [VRFC 10-311] analyzing module select2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'select2' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v:14]
INFO: [VRFC 10-311] analyzing module select4_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'select4_5' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top1
WARNING: [VRFC 10-3380] identifier 'wb_stall' is used before its declaration [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto e97c97fb9d6a4616bb706eb0af1951a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mycpu_top1_behav xil_defaultlib.mycpu_top1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'CLK' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RST' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regA' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'regB' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regWrite' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLK' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'except' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:80]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'pc' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'cause' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'state' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'badAddress' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_rd' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'sel' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:270]
ERROR: [VRFC 10-2922] 'PC' expects 10 arguments [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v:270]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/pc.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/regsfile.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/except.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/extend.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/div.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/select.v}]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/ID_EXE.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/forwardUnit.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/IF_ID.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v}]
close_project
create_project project_17 /home/wang_shuai/casppPro/project_17 -part xcku060-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part alpha-data.com:adm-pcie3-ku3:part0:1.0 [current_project]
add_files {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_3/project_3.runs/inst_ram_synth_1/inst_ram.dcp /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v /home/wang_shuai/casppPro/project_14/project_14.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_15/project_15.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/context.h /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v /home/wang_shuai/casppPro/project_10/project_10.runs/inst_ram_synth_1/inst_ram.dcp /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/code/MIPS/forwardUnit.v /home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci /home/wang_shuai/casppPro/project_14/project_14.cache/ip/2018.3/74dcae98e555c7ae/74dcae98e555c7ae.xci /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ip/inst_ram/inst_ram_stub.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/time.h /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_3/project_3.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/code/MIPS/alu2.v /home/wang_shuai/casppPro/project_10/project_10.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/cpu.h /home/wang_shuai/casppPro/code/MIPS/ID_EXE.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/soc_lite_top.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/except.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/project_5/project_5.runs/inst_ram_synth_1/inst_ram.dcp /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ip/inst_ram/inst_ram_stub.vhdl /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_5/project_5.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/project_15/project_15.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soft/func/inst/inst_test.h /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/pc.v /home/wang_shuai/casppPro/project_12/project_12.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/code/MIPS/extend.v /home/wang_shuai/casppPro/project_10/project_10.runs/impl_1/soc_lite_top_placed.dcp /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/cpu132/gs132_verilog.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/regsfile.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_7/project_7.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/code/MIPS/MIPS2.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/common.h /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_15/project_15.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/project_15/project_15.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/func/include/cpu_cde.h /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/code/MIPS/IF_ID.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_3/project_3.runs/impl_1/soc_lite_top_routed.dcp /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_7/project_7.runs/inst_ram_synth_1/inst_ram.dcp /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/code/MIPS/tb_muticycle.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/inst_ram/inst_ram.xci /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_13/project_13.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_3/project_3.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/code/MIPS/alu.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soft/func/obj/axi_ram.mif /home/wang_shuai/casppPro/project_7/project_7.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_7/project_7.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/project_10/project_10.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/alu2.v /home/wang_shuai/casppPro/project_15/project_15.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/MIPS2.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_12/project_12.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/stdlib.h /home/wang_shuai/casppPro/project_5/project_5.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.runs/synth_1/soc_lite_top.dcp /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_11/project_11.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_8/project_8.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/select.v /home/wang_shuai/casppPro/code/MIPS/except.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/testbench/tb_top.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/page.h /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ip/inst_ram/inst_ram_stub.vhdl /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/const.h /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/stdio.h /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ip/inst_ram/inst_ram_stub.vhdl /home/wang_shuai/casppPro/project_10/project_10.runs/impl_1/soc_lite_top_routed.dcp /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/ID_EXE.v /home/wang_shuai/casppPro/project_15/project_15.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/cpu_cde.h /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ip/inst_ram/inst_ram_stub.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_5/project_5.cache/ip/2018.3/dd9b0500b78e43cc/dd9b0500b78e43cc.xci /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/r4kcache.h /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_5/project_5.cache/ip/2018.3/6aaa7aecde3e1862/6aaa7aecde3e1862.xci /home/wang_shuai/casppPro/project_15/project_15.runs/inst_ram_synth_1/inst_ram.dcp /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/project_16/project_16.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/machine.h /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/errno.h /home/wang_shuai/casppPro/project_8/project_8.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/math.h /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci /home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/7c91091005f4eed6/7c91091005f4eed6.xci /home/wang_shuai/casppPro/project_10/project_10.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_14/project_14.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/code/MIPS/select.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ip/inst_ram/inst_ram_stub.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/code/MIPS/regsfile.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/vcs/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/ns16550.h /home/wang_shuai/casppPro/project_3/project_3.runs/synth_1/soc_lite_top.dcp /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/ip/inst_ram/inst_ram_stub.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/project_14/project_14.cache/ip/2018.3/f07b62f9b24436c0/f07b62f9b24436c0.xci /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/func/include/regdef.h /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/forwardUnit.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_11/project_11.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_8/project_8.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/mipsregs.h /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/BRIDGE/bridge_1x2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_10/project_10.runs/impl_1/soc_lite_top_opt.dcp /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_5/project_5.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/project_9/project_9.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/cmdline.h /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/irq.h /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/div.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_14/project_14.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/ip/clk_pll/clk_pll_stub.vhdl /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ip/inst_ram/inst_ram_stub.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/addrspace.h /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ip/inst_ram/inst_ram_stub.vhdl /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/regdef.h /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/riviera/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ip/inst_ram/inst_ram_stub.vhdl /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/questa/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/IF_ID.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v /home/wang_shuai/casppPro/project_14/project_14.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_9/project_9.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/project_9/project_9.cache/ip/2018.3/acb1650b1313d5ea/acb1650b1313d5ea.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v /home/wang_shuai/casppPro/project_9/project_9.cache/ip/2018.3/e2ab00591fffd14b/e2ab00591fffd14b.xci /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ip/data_ram/data_ram_stub.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/string.h /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/code/MIPS/MIPS.v /home/wang_shuai/casppPro/code/func_test/soft/func/obj/inst_ram.mif /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/control.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/code/MIPS/Memory.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/CONFREG/confreg.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/project_5/project_5.sim/sim_1/behav/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_9/project_9.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/activehdl/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.runs/data_ram_synth_1/data_ram.dcp /home/wang_shuai/casppPro/project_9/project_9.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/data_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_5/project_5.cache/ip/2018.3/e2ab00591fffd14b/e2ab00591fffd14b.xci /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/inst_ram/modelsim/glbl.v /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/xcelium/glbl.v /home/wang_shuai/casppPro/project_10/project_10.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/modelsim/inst_ram.mif /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/ies/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/activehdl/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/questa/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/riviera/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.runs/clk_pll_synth_1/clk_pll.dcp /home/wang_shuai/casppPro/code/MIPS/div.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/obj/axi_ram.mif /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/func/include/asm.h /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/code/MIPS/control.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS/extend.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_14/project_14.ip_user_files/sim_scripts/clk_pll/modelsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/asm.h /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_6/project_6.sim/sim_1/behav/xsim/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/memory_game/soc_io.h /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ip/clk_pll/clk_pll_stub.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/riviera/glbl.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/func/obj/data_ram.mif /home/wang_shuai/casppPro/project_16/project_16.ip_user_files/sim_scripts/inst_ram/xcelium/glbl.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_3/project_3.runs/impl_1/soc_lite_top_opt.dcp /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/ip/data_ram/data_ram_stub.vhdl /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/inst_ram/ies/inst_ram.mif /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/inst_ram/xcelium/inst_ram.mif /home/wang_shuai/casppPro/code/MIPS/pc.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/data_ram/vcs/glbl.v /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/clk_pll/activehdl/glbl.v /home/wang_shuai/casppPro/project_11/project_11.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_7/project_7.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/sim_scripts/clk_pll/xsim/glbl.v /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/clk_pll/vcs/glbl.v /home/wang_shuai/casppPro/code/func_test/soft/memory_game/include/asm/cacheops.h /home/wang_shuai/casppPro/project_3/project_3.runs/impl_1/soc_lite_top_placed.dcp /home/wang_shuai/casppPro/project_10/project_10.ip_user_files/sim_scripts/data_ram/questa/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/inst_ram/xsim/inst_ram.mif /home/wang_shuai/casppPro/project_5/project_5.ip_user_files/sim_scripts/inst_ram/ies/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/data_ram/ies/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/sim_scripts/clk_pll/questa/glbl.v /home/wang_shuai/casppPro/project_15/project_15.ip_user_files/mem_init_files/inst_ram.mif /home/wang_shuai/casppPro/project_3/project_3.ip_user_files/sim_scripts/data_ram/xsim/glbl.v /home/wang_shuai/casppPro/project_12/project_12.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v /home/wang_shuai/casppPro/project_4/project_4.ip_user_files/sim_scripts/inst_ram/vcs/inst_ram.mif}
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_14/project_14.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_5/project_5.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_15/project_15.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci': IP name '188d5e3c4bd29623' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_15/project_15.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci' will not be added.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_15/project_15.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_7/project_7.runs/inst_ram_synth_1/inst_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/inst_ram/inst_ram.xci': IP name 'inst_ram' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/inst_ram/inst_ram.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_3/project_3.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci': IP name '188d5e3c4bd29623' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_7/project_7.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_10/project_10.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci' will not be added.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci': IP name '188d5e3c4bd29623' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/188d5e3c4bd29623/188d5e3c4bd29623.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_15/project_15.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Common 17-365] Interrupt caught but 'add_files' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci' will not be added.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci': IP name '226f58e84eb4d49b' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_7/project_7.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci' cannot be added to the fileset 'sources_1'.
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_10/project_10.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/clk_pll/clk_pll.xci': IP name 'clk_pll' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/clk_pll/clk_pll.xci' cannot be added to the fileset 'sources_1'.
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_5/project_5.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/data_ram/data_ram.xci': IP name 'data_ram' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/code/func_test/cpu132_gettrace/rtl/xilinx_ip/data_ram/data_ram.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_9/project_9.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_14/project_14.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_9/project_9.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci': IP name 'e3ada1d85951159e' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_7/project_7.runs/data_ram_synth_1/data_ram.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_5/project_5.cache/ip/2018.3/e2ab00591fffd14b/e2ab00591fffd14b.xci': IP name 'e2ab00591fffd14b' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_5/project_5.cache/ip/2018.3/e2ab00591fffd14b/e2ab00591fffd14b.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci': IP name 'e3ada1d85951159e' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/e3ada1d85951159e/e3ada1d85951159e.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci': IP name '226f58e84eb4d49b' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_3/project_3.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [Project 1-863] The design checkpoint file /home/wang_shuai/casppPro/project_3/project_3.runs/clk_pll_synth_1/clk_pll.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci': IP name '226f58e84eb4d49b' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/home/wang_shuai/casppPro/project_10/project_10.cache/ip/2018.3/226f58e84eb4d49b/226f58e84eb4d49b.xci' cannot be added to the fileset 'sources_1'.
WARNING: [filemgmt 56-12] File '/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [IP_Flow 19-2162] IP '74dcae98e555c7ae' is locked:
* Current project part 'xcku060-ffva1156-2-e' and the part 'xc7vx485tffg1157-1' used to customize the IP '74dcae98e555c7ae' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'dd9b0500b78e43cc' is locked:
* This IP has board specific outputs. Current project board 'alpha-data.com:adm-pcie3-ku3:part0:1.0' and the board 'alpha-data.com:adm-pcie-7v3:part0:1.1' used to customize the IP 'dd9b0500b78e43cc' do not match.
* Current project part 'xcku060-ffva1156-2-e' and the part 'xc7vx690tffg1157-2' used to customize the IP 'dd9b0500b78e43cc' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP '6aaa7aecde3e1862' is locked:
* Current project part 'xcku060-ffva1156-2-e' and the part 'xc7vx690tffg1157-2' used to customize the IP '6aaa7aecde3e1862' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'f07b62f9b24436c0' is locked:
* This IP has board specific outputs. Current project board 'alpha-data.com:adm-pcie3-ku3:part0:1.0' and the board 'unset' used to customize the IP 'f07b62f9b24436c0' do not match.
* Current project part 'xcku060-ffva1156-2-e' and the part 'xc7vx485tffg1157-1' used to customize the IP 'f07b62f9b24436c0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'acb1650b1313d5ea' is locked:
* This IP has board specific outputs. Current project board 'alpha-data.com:adm-pcie3-ku3:part0:1.0' and the board 'alpha-data.com:adm-pcie-7v3:part0:1.1' used to customize the IP 'acb1650b1313d5ea' do not match.
* Current project part 'xcku060-ffva1156-2-e' and the part 'xc7vx690tffg1157-2' used to customize the IP 'acb1650b1313d5ea' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'e2ab00591fffd14b' is locked:
* Current project part 'xcku060-ffva1156-2-e' and the part 'xc7vx690tffg1157-2' used to customize the IP 'e2ab00591fffd14b' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files: Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 7838.105 ; gain = 945.727 ; free physical = 9776 ; free virtual = 14128
INFO: [Common 17-681] Processing pending cancel.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
create_project project_18 /home/wang_shuai/casppPro/project_18 -part xcku060-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part alpha-data.com:adm-pcie3-ku3:part0:1.0 [current_project]
add_files {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v}
export_ip_user_files -of_objects  [get_files  {/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci}] -lib_map_path [list {modelsim=/home/wang_shuai/casppPro/project_18/project_18.cache/compile_simlib/modelsim} {questa=/home/wang_shuai/casppPro/project_18/project_18.cache/compile_simlib/questa} {ies=/home/wang_shuai/casppPro/project_18/project_18.cache/compile_simlib/ies} {xcelium=/home/wang_shuai/casppPro/project_18/project_18.cache/compile_simlib/xcelium} {vcs=/home/wang_shuai/casppPro/project_18/project_18.cache/compile_simlib/vcs} {riviera=/home/wang_shuai/casppPro/project_18/project_18.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_lite_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_lite_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol pc_select, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v:28]
ERROR: [VRFC 10-2938] 'pc_select' is already implicitly declared on line 28 [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v:100]
ERROR: [VRFC 10-2865] module 'mycpu_top' ignored due to previous errors [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  7 10:39:09 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9686.871 ; gain = 0.000 ; free physical = 8841 ; free virtual = 13534
run 10 us
==============================================================
Test begin!
run 10 us
run 10 us
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
run 10 us
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 2
add_wave {{/tb_top/soc_lite/cpu/If/clk}} {{/tb_top/soc_lite/cpu/If/write}} {{/tb_top/soc_lite/cpu/If/rst}} {{/tb_top/soc_lite/cpu/If/flush}} {{/tb_top/soc_lite/cpu/If/inst}} {{/tb_top/soc_lite/cpu/If/pc}} {{/tb_top/soc_lite/cpu/If/instOut}} {{/tb_top/soc_lite/cpu/If/pcOut}} {{/tb_top/soc_lite/cpu/If/Flush}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/soc_lite/cpu/pc/Jump}} {{/tb_top/soc_lite/cpu/pc/pc4}} {{/tb_top/soc_lite/cpu/pc/Branch}} {{/tb_top/soc_lite/cpu/pc/Epc}} {{/tb_top/soc_lite/cpu/pc/Select}} {{/tb_top/soc_lite/cpu/pc/CLK}} {{/tb_top/soc_lite/cpu/pc/except}} {{/tb_top/soc_lite/cpu/pc/Write}} {{/tb_top/soc_lite/cpu/pc/reset}} {{/tb_top/soc_lite/cpu/pc/pc}} 
run 10 us
==============================================================
Test begin!
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2117 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00384, wb_rf_wnum = 0x01, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2157 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 4
add_wave {{/tb_top/soc_lite/cpu/Id/clk}} {{/tb_top/soc_lite/cpu/Id/write}} {{/tb_top/soc_lite/cpu/Id/rst}} {{/tb_top/soc_lite/cpu/Id/flush}} {{/tb_top/soc_lite/cpu/Id/pc}} {{/tb_top/soc_lite/cpu/Id/inst}} {{/tb_top/soc_lite/cpu/Id/busB_select}} {{/tb_top/soc_lite/cpu/Id/busA_select}} {{/tb_top/soc_lite/cpu/Id/exe_data}} {{/tb_top/soc_lite/cpu/Id/mem_data}} {{/tb_top/soc_lite/cpu/Id/wb_data}} {{/tb_top/soc_lite/cpu/Id/except}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_state}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_cause}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_badAdddress}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_epc}} {{/tb_top/soc_lite/cpu/Id/wb_rf_wen}} {{/tb_top/soc_lite/cpu/Id/wb_rf_wnum}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_wen}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_sel}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_wnum}} {{/tb_top/soc_lite/cpu/Id/pc_out}} {{/tb_top/soc_lite/cpu/Id/bad_inst}} {{/tb_top/soc_lite/cpu/Id/epc_inst}} {{/tb_top/soc_lite/cpu/Id/mem_to_reg}} {{/tb_top/soc_lite/cpu/Id/jump_inst}} {{/tb_top/soc_lite/cpu/Id/bc_inst}} {{/tb_top/soc_lite/cpu/Id/rd_out}} {{/tb_top/soc_lite/cpu/Id/cp0_sel}} {{/tb_top/soc_lite/cpu/Id/reg_num_out}} {{/tb_top/soc_lite/cpu/Id/immU_out}} {{/tb_top/soc_lite/cpu/Id/immS_out}} {{/tb_top/soc_lite/cpu/Id/busA_out}} {{/tb_top/soc_lite/cpu/Id/busB_out}} {{/tb_top/soc_lite/cpu/Id/cp0_bus_out}} {{/tb_top/soc_lite/cpu/Id/index_out}} {{/tb_top/soc_lite/cpu/Id/aluop_out}} {{/tb_top/soc_lite/cpu/Id/shamt_out}} {{/tb_top/soc_lite/cpu/Id/aluAselect_out}} {{/tb_top/soc_lite/cpu/Id/aluBselect_out}} {{/tb_top/soc_lite/cpu/Id/pc8_out}} {{/tb_top/soc_lite/cpu/Id/regWrite_out}} {{/tb_top/soc_lite/cpu/Id/cp0Write_out}} {{/tb_top/soc_lite/cpu/Id/mem_wen_out}} {{/tb_top/soc_lite/cpu/Id/mem_ren_out}} {{/tb_top/soc_lite/cpu/Id/epc_out}} {{/tb_top/soc_lite/cpu/Id/pc_change}} {{/tb_top/soc_lite/cpu/Id/sel}} {{/tb_top/soc_lite/cpu/Id/rs}} {{/tb_top/soc_lite/cpu/Id/rd}} {{/tb_top/soc_lite/cpu/Id/rt}} {{/tb_top/soc_lite/cpu/Id/imm}} {{/tb_top/soc_lite/cpu/Id/index}} {{/tb_top/soc_lite/cpu/Id/shamt}} {{/tb_top/soc_lite/cpu/Id/busA}} {{/tb_top/soc_lite/cpu/Id/busB}} {{/tb_top/soc_lite/cpu/Id/epc}} {{/tb_top/soc_lite/cpu/Id/cp0_bus}} {{/tb_top/soc_lite/cpu/Id/final_busA}} {{/tb_top/soc_lite/cpu/Id/final_busB}} {{/tb_top/soc_lite/cpu/Id/extend_immS}} {{/tb_top/soc_lite/cpu/Id/extend_immU}} {{/tb_top/soc_lite/cpu/Id/aluop}} {{/tb_top/soc_lite/cpu/Id/pc8}} {{/tb_top/soc_lite/cpu/Id/aluBselect}} {{/tb_top/soc_lite/cpu/Id/regWrite}} {{/tb_top/soc_lite/cpu/Id/Cp0Write}} {{/tb_top/soc_lite/cpu/Id/MemWrite}} {{/tb_top/soc_lite/cpu/Id/RegToWrite}} {{/tb_top/soc_lite/cpu/Id/MemToReg}} {{/tb_top/soc_lite/cpu/Id/Jump}} {{/tb_top/soc_lite/cpu/Id/epcInst}} {{/tb_top/soc_lite/cpu/Id/B_C}} {{/tb_top/soc_lite/cpu/Id/memReadEn}} {{/tb_top/soc_lite/cpu/Id/aluAselect}} {{/tb_top/soc_lite/cpu/Id/badInst}} {{/tb_top/soc_lite/cpu/Id/pc_change_}} {{/tb_top/soc_lite/cpu/Id/reg_num}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/soc_lite/cpu/exe/clk}} {{/tb_top/soc_lite/cpu/exe/write}} {{/tb_top/soc_lite/cpu/exe/rst}} {{/tb_top/soc_lite/cpu/exe/flush}} {{/tb_top/soc_lite/cpu/exe/pc}} {{/tb_top/soc_lite/cpu/exe/aluop}} {{/tb_top/soc_lite/cpu/exe/shamt}} {{/tb_top/soc_lite/cpu/exe/immS}} {{/tb_top/soc_lite/cpu/exe/immU}} {{/tb_top/soc_lite/cpu/exe/busA}} {{/tb_top/soc_lite/cpu/exe/busB}} {{/tb_top/soc_lite/cpu/exe/cp0_bus}} {{/tb_top/soc_lite/cpu/exe/index}} {{/tb_top/soc_lite/cpu/exe/aluAselect}} {{/tb_top/soc_lite/cpu/exe/aluBselect}} {{/tb_top/soc_lite/cpu/exe/pc8}} {{/tb_top/soc_lite/cpu/exe/jump_inst}} {{/tb_top/soc_lite/cpu/exe/bc_inst}} {{/tb_top/soc_lite/cpu/exe/bad_inst}} {{/tb_top/soc_lite/cpu/exe/epc_inst}} {{/tb_top/soc_lite/cpu/exe/reg_wen}} {{/tb_top/soc_lite/cpu/exe/reg_num}} {{/tb_top/soc_lite/cpu/exe/cp0_wen}} {{/tb_top/soc_lite/cpu/exe/cp0_num}} {{/tb_top/soc_lite/cpu/exe/cp0_sel}} {{/tb_top/soc_lite/cpu/exe/memReadEn}} {{/tb_top/soc_lite/cpu/exe/memWriteEn}} {{/tb_top/soc_lite/cpu/exe/mem_to_reg}} {{/tb_top/soc_lite/cpu/exe/pc_change}} {{/tb_top/soc_lite/cpu/exe/pc_out}} {{/tb_top/soc_lite/cpu/exe/pc_select}} {{/tb_top/soc_lite/cpu/exe/pc_branch}} {{/tb_top/soc_lite/cpu/exe/pc_jump}} {{/tb_top/soc_lite/cpu/exe/stall_out}} {{/tb_top/soc_lite/cpu/exe/reg_wen_out}} {{/tb_top/soc_lite/cpu/exe/reg_num_out}} {{/tb_top/soc_lite/cpu/exe/cp0_wen_out}} {{/tb_top/soc_lite/cpu/exe/cp0_num_out}} {{/tb_top/soc_lite/cpu/exe/cp0_sel_out}} {{/tb_top/soc_lite/cpu/exe/busB_out}} {{/tb_top/soc_lite/cpu/exe/exe_data}} {{/tb_top/soc_lite/cpu/exe/exe_data_out}} {{/tb_top/soc_lite/cpu/exe/memReadEn_out}} {{/tb_top/soc_lite/cpu/exe/memWriteEn_out}} {{/tb_top/soc_lite/cpu/exe/mem_to_reg_out}} {{/tb_top/soc_lite/cpu/exe/overflow_out}} {{/tb_top/soc_lite/cpu/exe/Int_out}} {{/tb_top/soc_lite/cpu/exe/bad_inst_out}} {{/tb_top/soc_lite/cpu/exe/bc_inst_out}} {{/tb_top/soc_lite/cpu/exe/data_address}} {{/tb_top/soc_lite/cpu/exe/pc_change_out}} {{/tb_top/soc_lite/cpu/exe/aluA}} {{/tb_top/soc_lite/cpu/exe/aluB}} {{/tb_top/soc_lite/cpu/exe/alu_out}} {{/tb_top/soc_lite/cpu/exe/alu_value}} {{/tb_top/soc_lite/cpu/exe/branch}} {{/tb_top/soc_lite/cpu/exe/overflow}} {{/tb_top/soc_lite/cpu/exe/stall}} {{/tb_top/soc_lite/cpu/exe/Int}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/soc_lite/cpu/mem/clk}} {{/tb_top/soc_lite/cpu/mem/write}} {{/tb_top/soc_lite/cpu/mem/rst}} {{/tb_top/soc_lite/cpu/mem/flush}} {{/tb_top/soc_lite/cpu/mem/pc}} {{/tb_top/soc_lite/cpu/mem/address}} {{/tb_top/soc_lite/cpu/mem/exe_data}} {{/tb_top/soc_lite/cpu/mem/sram_data_read}} {{/tb_top/soc_lite/cpu/mem/memReadEn}} {{/tb_top/soc_lite/cpu/mem/memWriteEn}} {{/tb_top/soc_lite/cpu/mem/mem_to_reg}} {{/tb_top/soc_lite/cpu/mem/overflow}} {{/tb_top/soc_lite/cpu/mem/Int}} {{/tb_top/soc_lite/cpu/mem/bad_inst}} {{/tb_top/soc_lite/cpu/mem/bc_inst}} {{/tb_top/soc_lite/cpu/mem/reg_wen}} {{/tb_top/soc_lite/cpu/mem/reg_num}} {{/tb_top/soc_lite/cpu/mem/cp0_wen}} {{/tb_top/soc_lite/cpu/mem/cp0_num}} {{/tb_top/soc_lite/cpu/mem/cp0_sel}} {{/tb_top/soc_lite/cpu/mem/pc_change}} {{/tb_top/soc_lite/cpu/mem/pc_out}} {{/tb_top/soc_lite/cpu/mem/reg_wen_out}} {{/tb_top/soc_lite/cpu/mem/reg_num_out}} {{/tb_top/soc_lite/cpu/mem/cp0_wen_out}} {{/tb_top/soc_lite/cpu/mem/cp0_num_out}} {{/tb_top/soc_lite/cpu/mem/cp0_sel_out}} {{/tb_top/soc_lite/cpu/mem/sram_address}} {{/tb_top/soc_lite/cpu/mem/sram_wen}} {{/tb_top/soc_lite/cpu/mem/sram_data_write}} {{/tb_top/soc_lite/cpu/mem/mem_data}} {{/tb_top/soc_lite/cpu/mem/wb_data_out}} {{/tb_top/soc_lite/cpu/mem/overflow_out}} {{/tb_top/soc_lite/cpu/mem/Int_out}} {{/tb_top/soc_lite/cpu/mem/bad_inst_out}} {{/tb_top/soc_lite/cpu/mem/bc_inst_out}} {{/tb_top/soc_lite/cpu/mem/addressError_read}} {{/tb_top/soc_lite/cpu/mem/addressError_write}} {{/tb_top/soc_lite/cpu/mem/badAddress}} {{/tb_top/soc_lite/cpu/mem/stall_out}} {{/tb_top/soc_lite/cpu/mem/pc_change_out}} {{/tb_top/soc_lite/cpu/mem/addressErrorIn}} {{/tb_top/soc_lite/cpu/mem/addressErrorOut}} {{/tb_top/soc_lite/cpu/mem/mem_data_}} {{/tb_top/soc_lite/cpu/mem/mem_value}} {{/tb_top/soc_lite/cpu/mem/sram_data_write_}} {{/tb_top/soc_lite/cpu/mem/sram_wen_}} {{/tb_top/soc_lite/cpu/mem/to_stall}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2117 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00384, wb_rf_wnum = 0x01, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2157 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/tb_top/soc_lite/cpu/If/clk}} {{/tb_top/soc_lite/cpu/If/write}} {{/tb_top/soc_lite/cpu/If/rst}} {{/tb_top/soc_lite/cpu/If/flush}} {{/tb_top/soc_lite/cpu/If/inst}} {{/tb_top/soc_lite/cpu/If/pc}} {{/tb_top/soc_lite/cpu/If/instOut}} {{/tb_top/soc_lite/cpu/If/pcOut}} {{/tb_top/soc_lite/cpu/If/Flush}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_top/soc_lite/cpu/Id/select_reg/select}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputA}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputB}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputC}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputD}} {{/tb_top/soc_lite/cpu/Id/select_reg/out}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2117 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00384, wb_rf_wnum = 0x01, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2157 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 6
add_wave {{/tb_top/soc_lite/cpu/Id/reg_num_out}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/soc_lite/cpu/If/clk}} {{/tb_top/soc_lite/cpu/If/write}} {{/tb_top/soc_lite/cpu/If/rst}} {{/tb_top/soc_lite/cpu/If/flush}} {{/tb_top/soc_lite/cpu/If/inst}} {{/tb_top/soc_lite/cpu/If/pc}} {{/tb_top/soc_lite/cpu/If/instOut}} {{/tb_top/soc_lite/cpu/If/pcOut}} {{/tb_top/soc_lite/cpu/If/Flush}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2117 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00384, wb_rf_wnum = 0x01, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2157 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'out' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 7
add_wave {{/tb_top/soc_lite/cpu/If/clk}} {{/tb_top/soc_lite/cpu/If/write}} {{/tb_top/soc_lite/cpu/If/rst}} {{/tb_top/soc_lite/cpu/If/flush}} {{/tb_top/soc_lite/cpu/If/inst}} {{/tb_top/soc_lite/cpu/If/pc}} {{/tb_top/soc_lite/cpu/If/instOut}} {{/tb_top/soc_lite/cpu/If/pcOut}} {{/tb_top/soc_lite/cpu/If/Flush}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/soc_lite/cpu/Id/select_reg/select}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputA}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputB}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputC}} {{/tb_top/soc_lite/cpu/Id/select_reg/inputD}} {{/tb_top/soc_lite/cpu/Id/select_reg/out}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/soc_lite/cpu/Id/reg_num_out}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/soc_lite/cpu/Id/reg_num}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2117 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00384, wb_rf_wnum = 0x01, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2157 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2037 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x00000000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2077 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 9
add_wave {{/tb_top/soc_lite/cpu/If/clk}} {{/tb_top/soc_lite/cpu/If/write}} {{/tb_top/soc_lite/cpu/If/rst}} {{/tb_top/soc_lite/cpu/If/flush}} {{/tb_top/soc_lite/cpu/If/inst}} {{/tb_top/soc_lite/cpu/If/pc}} {{/tb_top/soc_lite/cpu/If/instOut}} {{/tb_top/soc_lite/cpu/If/pcOut}} {{/tb_top/soc_lite/cpu/If/Flush}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2037 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x00000000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2077 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 10
add_wave {{/tb_top/soc_lite/cpu/mem_pc}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb_top/soc_lite/cpu/exe_pc}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb_top/soc_lite/cpu/if_pc}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb_top/soc_lite/cpu/id_pc}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2037 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x00000000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2077 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2087 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 12
add_wave {{/tb_top/soc_lite/cpu/exe/alu/aluop}} {{/tb_top/soc_lite/cpu/exe/alu/shamt}} {{/tb_top/soc_lite/cpu/exe/alu/aluA}} {{/tb_top/soc_lite/cpu/exe/alu/aluB}} {{/tb_top/soc_lite/cpu/exe/alu/CLK}} {{/tb_top/soc_lite/cpu/exe/alu/aluOUT}} {{/tb_top/soc_lite/cpu/exe/alu/branch}} {{/tb_top/soc_lite/cpu/exe/alu/overflow}} {{/tb_top/soc_lite/cpu/exe/alu/stall}} {{/tb_top/soc_lite/cpu/exe/alu/hiOut}} {{/tb_top/soc_lite/cpu/exe/alu/loOut}} {{/tb_top/soc_lite/cpu/exe/alu/finish}} {{/tb_top/soc_lite/cpu/exe/alu/start}} {{/tb_top/soc_lite/cpu/exe/alu/negaluB}} {{/tb_top/soc_lite/cpu/exe/alu/_no}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb_top/soc_lite/cpu/exe/busA}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb_top/soc_lite/cpu/exe/busB}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2087 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 13
add_wave {{/tb_top/soc_lite/cpu/mem/wb_data_out}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_top/soc_lite/cpu/mem/exe_data}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_top/soc_lite/cpu/exe/exe_data}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_top/soc_lite/cpu/exe/exe_data_out}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2087 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0x000000ff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2107 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00380, wb_rf_wnum = 0x1a, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2147 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2097 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xff0006cc, wb_rf_wnum = 0x11, wb_rf_wdata = 0x0000f010
--------------------------------------------------------------
$finish called at time : 2137 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 17
add_wave {{/tb_top/soc_lite/cpu/If/clk}} {{/tb_top/soc_lite/cpu/If/write}} {{/tb_top/soc_lite/cpu/If/rst}} {{/tb_top/soc_lite/cpu/If/flush}} {{/tb_top/soc_lite/cpu/If/inst}} {{/tb_top/soc_lite/cpu/If/pc}} {{/tb_top/soc_lite/cpu/If/instOut}} {{/tb_top/soc_lite/cpu/If/pcOut}} {{/tb_top/soc_lite/cpu/If/Flush}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_top/soc_lite/cpu/pc/Jump}} {{/tb_top/soc_lite/cpu/pc/pc4}} {{/tb_top/soc_lite/cpu/pc/Branch}} {{/tb_top/soc_lite/cpu/pc/Epc}} {{/tb_top/soc_lite/cpu/pc/Select}} {{/tb_top/soc_lite/cpu/pc/CLK}} {{/tb_top/soc_lite/cpu/pc/except}} {{/tb_top/soc_lite/cpu/pc/Write}} {{/tb_top/soc_lite/cpu/pc/reset}} {{/tb_top/soc_lite/cpu/pc/pc}} 
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2097 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xff0006cc, wb_rf_wnum = 0x11, wb_rf_wdata = 0x0000f010
--------------------------------------------------------------
$finish called at time : 2137 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2107 ns] Error!!!
    reference: PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaff008
    mycpu    : PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0x0000f008
--------------------------------------------------------------
$finish called at time : 2147 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 19
add_wave {{/tb_top/soc_lite/cpu/hazad_detect/exe_wen}} {{/tb_top/soc_lite/cpu/hazad_detect/mem_wen}} {{/tb_top/soc_lite/cpu/hazad_detect/wb_wen}} {{/tb_top/soc_lite/cpu/hazad_detect/rs}} {{/tb_top/soc_lite/cpu/hazad_detect/rt}} {{/tb_top/soc_lite/cpu/hazad_detect/exe_wnum}} {{/tb_top/soc_lite/cpu/hazad_detect/mem_wnum}} {{/tb_top/soc_lite/cpu/hazad_detect/wb_wnum}} {{/tb_top/soc_lite/cpu/hazad_detect/rs_select}} {{/tb_top/soc_lite/cpu/hazad_detect/rt_select}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2107 ns] Error!!!
    reference: PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaff008
    mycpu    : PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0x0000f008
--------------------------------------------------------------
$finish called at time : 2147 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2107 ns] Error!!!
    reference: PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaff008
    mycpu    : PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0x0000f008
--------------------------------------------------------------
$finish called at time : 2147 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb_top/soc_lite/cpu/hazad_detect/exe_wen}} {{/tb_top/soc_lite/cpu/hazad_detect/mem_wen}} {{/tb_top/soc_lite/cpu/hazad_detect/wb_wen}} {{/tb_top/soc_lite/cpu/hazad_detect/rs}} {{/tb_top/soc_lite/cpu/hazad_detect/rt}} {{/tb_top/soc_lite/cpu/hazad_detect/exe_wnum}} {{/tb_top/soc_lite/cpu/hazad_detect/mem_wnum}} {{/tb_top/soc_lite/cpu/hazad_detect/wb_wnum}} {{/tb_top/soc_lite/cpu/hazad_detect/rs_select}} {{/tb_top/soc_lite/cpu/hazad_detect/rt_select}} 
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2107 ns] Error!!!
    reference: PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaff008
    mycpu    : PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0x0000f008
--------------------------------------------------------------
$finish called at time : 2147 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRselect
INFO: [VRFC 10-311] analyzing module memSelect
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/MIPS5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/hazad_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/muticycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select4
INFO: [VRFC 10-311] analyzing module select2
INFO: [VRFC 10-311] analyzing module select4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.select4
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.select4_5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.select2
Compiling module xil_defaultlib.mutiCycle
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.memSelect
Compiling module xil_defaultlib.memRselect
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2057 ns] Error!!!
    reference: PC = 0xbfc00004, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00004, wb_rf_wnum = 0x08, wb_rf_wdata = 0xfffffffe
--------------------------------------------------------------
$finish called at time : 2097 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bde83691e33a4fd6bceff9ab33da84f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Write' [/home/wang_shuai/casppPro/code/func_test/soc_sram_func/rtl/MIPS5/ID.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wang_shuai/casppPro/project_18/project_18.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 24
add_wave {{/tb_top/soc_lite/cpu/Id/clk}} {{/tb_top/soc_lite/cpu/Id/write}} {{/tb_top/soc_lite/cpu/Id/rst}} {{/tb_top/soc_lite/cpu/Id/flush}} {{/tb_top/soc_lite/cpu/Id/pc}} {{/tb_top/soc_lite/cpu/Id/inst}} {{/tb_top/soc_lite/cpu/Id/busB_select}} {{/tb_top/soc_lite/cpu/Id/busA_select}} {{/tb_top/soc_lite/cpu/Id/exe_data}} {{/tb_top/soc_lite/cpu/Id/mem_data}} {{/tb_top/soc_lite/cpu/Id/wb_data}} {{/tb_top/soc_lite/cpu/Id/except}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_state}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_cause}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_badAdddress}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_epc}} {{/tb_top/soc_lite/cpu/Id/wb_rf_wen}} {{/tb_top/soc_lite/cpu/Id/wb_rf_wnum}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_wen}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_sel}} {{/tb_top/soc_lite/cpu/Id/wb_cp0_wnum}} {{/tb_top/soc_lite/cpu/Id/pc_out}} {{/tb_top/soc_lite/cpu/Id/bad_inst}} {{/tb_top/soc_lite/cpu/Id/epc_inst}} {{/tb_top/soc_lite/cpu/Id/mem_to_reg}} {{/tb_top/soc_lite/cpu/Id/jump_inst}} {{/tb_top/soc_lite/cpu/Id/bc_inst}} {{/tb_top/soc_lite/cpu/Id/rd_out}} {{/tb_top/soc_lite/cpu/Id/cp0_sel}} {{/tb_top/soc_lite/cpu/Id/reg_num_out}} {{/tb_top/soc_lite/cpu/Id/immU_out}} {{/tb_top/soc_lite/cpu/Id/immS_out}} {{/tb_top/soc_lite/cpu/Id/busA_out}} {{/tb_top/soc_lite/cpu/Id/busB_out}} {{/tb_top/soc_lite/cpu/Id/cp0_bus_out}} {{/tb_top/soc_lite/cpu/Id/index_out}} {{/tb_top/soc_lite/cpu/Id/aluop_out}} {{/tb_top/soc_lite/cpu/Id/shamt_out}} {{/tb_top/soc_lite/cpu/Id/aluAselect_out}} {{/tb_top/soc_lite/cpu/Id/aluBselect_out}} {{/tb_top/soc_lite/cpu/Id/pc8_out}} {{/tb_top/soc_lite/cpu/Id/regWrite_out}} {{/tb_top/soc_lite/cpu/Id/cp0Write_out}} {{/tb_top/soc_lite/cpu/Id/mem_wen_out}} {{/tb_top/soc_lite/cpu/Id/mem_ren_out}} {{/tb_top/soc_lite/cpu/Id/epc_out}} {{/tb_top/soc_lite/cpu/Id/pc_change}} {{/tb_top/soc_lite/cpu/Id/sel}} {{/tb_top/soc_lite/cpu/Id/rs}} {{/tb_top/soc_lite/cpu/Id/rd}} {{/tb_top/soc_lite/cpu/Id/rt}} {{/tb_top/soc_lite/cpu/Id/imm}} {{/tb_top/soc_lite/cpu/Id/index}} {{/tb_top/soc_lite/cpu/Id/shamt}} {{/tb_top/soc_lite/cpu/Id/busA}} {{/tb_top/soc_lite/cpu/Id/busB}} {{/tb_top/soc_lite/cpu/Id/epc}} {{/tb_top/soc_lite/cpu/Id/cp0_bus}} {{/tb_top/soc_lite/cpu/Id/final_busA}} {{/tb_top/soc_lite/cpu/Id/final_busB}} {{/tb_top/soc_lite/cpu/Id/extend_immS}} {{/tb_top/soc_lite/cpu/Id/extend_immU}} {{/tb_top/soc_lite/cpu/Id/aluop}} {{/tb_top/soc_lite/cpu/Id/pc8}} {{/tb_top/soc_lite/cpu/Id/aluBselect}} {{/tb_top/soc_lite/cpu/Id/regWrite}} {{/tb_top/soc_lite/cpu/Id/Cp0Write}} {{/tb_top/soc_lite/cpu/Id/MemWrite}} {{/tb_top/soc_lite/cpu/Id/RegToWrite}} {{/tb_top/soc_lite/cpu/Id/MemToReg}} {{/tb_top/soc_lite/cpu/Id/Jump}} {{/tb_top/soc_lite/cpu/Id/epcInst}} {{/tb_top/soc_lite/cpu/Id/B_C}} {{/tb_top/soc_lite/cpu/Id/memReadEn}} {{/tb_top/soc_lite/cpu/Id/aluAselect}} {{/tb_top/soc_lite/cpu/Id/badInst}} {{/tb_top/soc_lite/cpu/Id/pc_change_}} {{/tb_top/soc_lite/cpu/Id/reg_num}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2057 ns] Error!!!
    reference: PC = 0xbfc00004, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00004, wb_rf_wnum = 0x08, wb_rf_wdata = 0xfffffffe
--------------------------------------------------------------
$finish called at time : 2097 ns : File "/home/wang_shuai/casppPro/code/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 160
