INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sources_1/new/full_adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sources_1/new/top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sim_1/new/adder_sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_sub_tb
