0.7
2020.2
Jun  3 2022
10:19:01
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/led.v,1657341707,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/mux.v,,led,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sim_1/new/testbench.v,1657343259,verilog,,,,testbench,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v,1657342755,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/alu.v,,cpuclk,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1657342755,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/dram/sim/dram.v,1657343902,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/prgrom/sim/prgrom.v,,dram,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/prgrom/sim/prgrom.v,1657342839,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,prgrom,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/alu.v,1657338181,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/control.v,,alu,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/control.v,1657338182,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/cpu.v,,control,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/cpu.v,1657340333,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/display.v,,cpu,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/display.v,1657341620,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/divider.v,,display,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/divider.v,1657338185,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/iosel.v,,divider,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/iosel.v,1657342967,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/led.v,,iosel,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/mux.v,1657338187,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/npc.v,,mux,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/npc.v,1657338188,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/pc.v,,npc,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/pc.v,1657338189,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/rf.v,,pc,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/rf.v,1657338190,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/sext.v,,rf,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/sext.v,1657338191,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/top.v,,sext,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sources_1/new/top.v,1657344216,verilog,,E:/Documents/Code/SoC_Lab/SingleCycle/cpuIO/project_1/project_1.srcs/sim_1/new/testbench.v,,top,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
