

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Wed Apr  5 23:41:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      493|      493|  2.465 us|  2.465 us|  494|  494|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255  |atax_Pipeline_VITIS_LOOP_7_1  |      482|      482|  2.410 us|  2.410 us|  482|  482|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  120|    2826|   3086|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    183|    -|
|Register         |        -|    -|     653|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  120|    3479|   3269|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   33|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255  |atax_Pipeline_VITIS_LOOP_7_1  |        0|  120|  2826|  3086|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |Total                                    |                              |        0|  120|  2826|  3086|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  65|         13|    1|         13|
    |x_address0  |  59|         11|    5|         55|
    |x_address1  |  59|         11|    5|         55|
    +------------+----+-----------+-----+-----------+
    |Total       | 183|         35|   11|        123|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  12|   0|   12|          0|
    |grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255_ap_start_reg  |   1|   0|    1|          0|
    |x_load_10_reg_397                                     |  32|   0|   32|          0|
    |x_load_11_reg_402                                     |  32|   0|   32|          0|
    |x_load_12_reg_417                                     |  32|   0|   32|          0|
    |x_load_13_reg_422                                     |  32|   0|   32|          0|
    |x_load_14_reg_437                                     |  32|   0|   32|          0|
    |x_load_15_reg_442                                     |  32|   0|   32|          0|
    |x_load_16_reg_457                                     |  32|   0|   32|          0|
    |x_load_17_reg_462                                     |  32|   0|   32|          0|
    |x_load_18_reg_477                                     |  32|   0|   32|          0|
    |x_load_19_reg_482                                     |  32|   0|   32|          0|
    |x_load_1_reg_302                                      |  32|   0|   32|          0|
    |x_load_2_reg_317                                      |  32|   0|   32|          0|
    |x_load_3_reg_322                                      |  32|   0|   32|          0|
    |x_load_4_reg_337                                      |  32|   0|   32|          0|
    |x_load_5_reg_342                                      |  32|   0|   32|          0|
    |x_load_6_reg_357                                      |  32|   0|   32|          0|
    |x_load_7_reg_362                                      |  32|   0|   32|          0|
    |x_load_8_reg_377                                      |  32|   0|   32|          0|
    |x_load_9_reg_382                                      |  32|   0|   32|          0|
    |x_load_reg_297                                        |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 653|   0|  653|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          atax|  return value|
|A_address0    |  out|    9|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|A_address1    |  out|    9|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   32|   ap_memory|             A|         array|
|x_address0    |  out|    5|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|x_address1    |  out|    5|   ap_memory|             x|         array|
|x_ce1         |  out|    1|   ap_memory|             x|         array|
|x_q1          |   in|   32|   ap_memory|             x|         array|
|y_address0    |  out|    5|   ap_memory|             y|         array|
|y_ce0         |  out|    1|   ap_memory|             y|         array|
|y_we0         |  out|    1|   ap_memory|             y|         array|
|y_d0          |  out|   32|   ap_memory|             y|         array|
|y_q0          |   in|   32|   ap_memory|             y|         array|
|y_address1    |  out|    5|   ap_memory|             y|         array|
|y_ce1         |  out|    1|   ap_memory|             y|         array|
|y_we1         |  out|    1|   ap_memory|             y|         array|
|y_d1          |  out|   32|   ap_memory|             y|         array|
|y_q1          |   in|   32|   ap_memory|             y|         array|
|tmp_address0  |  out|    5|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 13 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.67ns)   --->   "%x_load = load i5 %x_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 14 'load' 'x_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 15 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%x_load_1 = load i5 %x_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 16 'load' 'x_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 17 [1/2] (0.67ns)   --->   "%x_load = load i5 %x_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 17 'load' 'x_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 18 [1/2] (0.67ns)   --->   "%x_load_1 = load i5 %x_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 18 'load' 'x_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 19 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.67ns)   --->   "%x_load_2 = load i5 %x_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 20 'load' 'x_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 21 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.67ns)   --->   "%x_load_3 = load i5 %x_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 22 'load' 'x_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 23 [1/2] (0.67ns)   --->   "%x_load_2 = load i5 %x_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 23 'load' 'x_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 24 [1/2] (0.67ns)   --->   "%x_load_3 = load i5 %x_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 24 'load' 'x_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 25 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.67ns)   --->   "%x_load_4 = load i5 %x_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 26 'load' 'x_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 27 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.67ns)   --->   "%x_load_5 = load i5 %x_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 28 'load' 'x_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 29 [1/2] (0.67ns)   --->   "%x_load_4 = load i5 %x_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 29 'load' 'x_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 30 [1/2] (0.67ns)   --->   "%x_load_5 = load i5 %x_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 30 'load' 'x_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i32 %x, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 31 'getelementptr' 'x_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.67ns)   --->   "%x_load_6 = load i5 %x_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 32 'load' 'x_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 33 'getelementptr' 'x_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.67ns)   --->   "%x_load_7 = load i5 %x_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 34 'load' 'x_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 35 [1/2] (0.67ns)   --->   "%x_load_6 = load i5 %x_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 35 'load' 'x_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 36 [1/2] (0.67ns)   --->   "%x_load_7 = load i5 %x_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 36 'load' 'x_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 37 'getelementptr' 'x_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (0.67ns)   --->   "%x_load_8 = load i5 %x_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 38 'load' 'x_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 39 'getelementptr' 'x_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.67ns)   --->   "%x_load_9 = load i5 %x_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 40 'load' 'x_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 41 [1/2] (0.67ns)   --->   "%x_load_8 = load i5 %x_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 41 'load' 'x_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 42 [1/2] (0.67ns)   --->   "%x_load_9 = load i5 %x_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 42 'load' 'x_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr i32 %x, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 43 'getelementptr' 'x_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.67ns)   --->   "%x_load_10 = load i5 %x_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 44 'load' 'x_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr i32 %x, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 45 'getelementptr' 'x_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (0.67ns)   --->   "%x_load_11 = load i5 %x_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 46 'load' 'x_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 47 [1/2] (0.67ns)   --->   "%x_load_10 = load i5 %x_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 47 'load' 'x_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 48 [1/2] (0.67ns)   --->   "%x_load_11 = load i5 %x_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 48 'load' 'x_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr i32 %x, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 49 'getelementptr' 'x_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.67ns)   --->   "%x_load_12 = load i5 %x_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 50 'load' 'x_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr i32 %x, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 51 'getelementptr' 'x_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [2/2] (0.67ns)   --->   "%x_load_13 = load i5 %x_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 52 'load' 'x_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 53 [1/2] (0.67ns)   --->   "%x_load_12 = load i5 %x_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 53 'load' 'x_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 54 [1/2] (0.67ns)   --->   "%x_load_13 = load i5 %x_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 54 'load' 'x_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%x_addr_14 = getelementptr i32 %x, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 55 'getelementptr' 'x_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (0.67ns)   --->   "%x_load_14 = load i5 %x_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 56 'load' 'x_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%x_addr_15 = getelementptr i32 %x, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 57 'getelementptr' 'x_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (0.67ns)   --->   "%x_load_15 = load i5 %x_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 58 'load' 'x_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 9 <SV = 8> <Delay = 0.67>
ST_9 : Operation 59 [1/2] (0.67ns)   --->   "%x_load_14 = load i5 %x_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 59 'load' 'x_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 60 [1/2] (0.67ns)   --->   "%x_load_15 = load i5 %x_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 60 'load' 'x_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%x_addr_16 = getelementptr i32 %x, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 61 'getelementptr' 'x_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [2/2] (0.67ns)   --->   "%x_load_16 = load i5 %x_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 62 'load' 'x_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%x_addr_17 = getelementptr i32 %x, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 63 'getelementptr' 'x_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (0.67ns)   --->   "%x_load_17 = load i5 %x_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 64 'load' 'x_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 65 [1/2] (0.67ns)   --->   "%x_load_16 = load i5 %x_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 65 'load' 'x_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 66 [1/2] (0.67ns)   --->   "%x_load_17 = load i5 %x_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 66 'load' 'x_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%x_addr_18 = getelementptr i32 %x, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 67 'getelementptr' 'x_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (0.67ns)   --->   "%x_load_18 = load i5 %x_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 68 'load' 'x_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%x_addr_19 = getelementptr i32 %x, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 69 'getelementptr' 'x_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (0.67ns)   --->   "%x_load_19 = load i5 %x_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 70 'load' 'x_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 71 [1/2] (0.67ns)   --->   "%x_load_18 = load i5 %x_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 71 'load' 'x_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_11 : Operation 72 [1/2] (0.67ns)   --->   "%x_load_19 = load i5 %x_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 72 'load' 'x_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_11 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln11 = call void @atax_Pipeline_VITIS_LOOP_7_1, i32 %y, i32 %A, i32 %tmp, i32 %x_load, i32 %x_load_1, i32 %x_load_2, i32 %x_load_3, i32 %x_load_4, i32 %x_load_5, i32 %x_load_6, i32 %x_load_7, i32 %x_load_8, i32 %x_load_9, i32 %x_load_10, i32 %x_load_11, i32 %x_load_12, i32 %x_load_13, i32 %x_load_14, i32 %x_load_15, i32 %x_load_16, i32 %x_load_17, i32 %x_load_18, i32 %x_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 73 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:3]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tmp"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln11 = call void @atax_Pipeline_VITIS_LOOP_7_1, i32 %y, i32 %A, i32 %tmp, i32 %x_load, i32 %x_load_1, i32 %x_load_2, i32 %x_load_3, i32 %x_load_4, i32 %x_load_5, i32 %x_load_6, i32 %x_load_7, i32 %x_load_8, i32 %x_load_9, i32 %x_load_10, i32 %x_load_11, i32 %x_load_12, i32 %x_load_13, i32 %x_load_14, i32 %x_load_15, i32 %x_load_16, i32 %x_load_17, i32 %x_load_18, i32 %x_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:11]   --->   Operation 83 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/atax.cpp:28]   --->   Operation 84 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_addr            (getelementptr) [ 0010000000000]
x_addr_1          (getelementptr) [ 0010000000000]
x_load            (load         ) [ 0001111111111]
x_load_1          (load         ) [ 0001111111111]
x_addr_2          (getelementptr) [ 0001000000000]
x_addr_3          (getelementptr) [ 0001000000000]
x_load_2          (load         ) [ 0000111111111]
x_load_3          (load         ) [ 0000111111111]
x_addr_4          (getelementptr) [ 0000100000000]
x_addr_5          (getelementptr) [ 0000100000000]
x_load_4          (load         ) [ 0000011111111]
x_load_5          (load         ) [ 0000011111111]
x_addr_6          (getelementptr) [ 0000010000000]
x_addr_7          (getelementptr) [ 0000010000000]
x_load_6          (load         ) [ 0000001111111]
x_load_7          (load         ) [ 0000001111111]
x_addr_8          (getelementptr) [ 0000001000000]
x_addr_9          (getelementptr) [ 0000001000000]
x_load_8          (load         ) [ 0000000111111]
x_load_9          (load         ) [ 0000000111111]
x_addr_10         (getelementptr) [ 0000000100000]
x_addr_11         (getelementptr) [ 0000000100000]
x_load_10         (load         ) [ 0000000011111]
x_load_11         (load         ) [ 0000000011111]
x_addr_12         (getelementptr) [ 0000000010000]
x_addr_13         (getelementptr) [ 0000000010000]
x_load_12         (load         ) [ 0000000001111]
x_load_13         (load         ) [ 0000000001111]
x_addr_14         (getelementptr) [ 0000000001000]
x_addr_15         (getelementptr) [ 0000000001000]
x_load_14         (load         ) [ 0000000000111]
x_load_15         (load         ) [ 0000000000111]
x_addr_16         (getelementptr) [ 0000000000100]
x_addr_17         (getelementptr) [ 0000000000100]
x_load_16         (load         ) [ 0000000000011]
x_load_17         (load         ) [ 0000000000011]
x_addr_18         (getelementptr) [ 0000000000010]
x_addr_19         (getelementptr) [ 0000000000010]
x_load_18         (load         ) [ 0000000000001]
x_load_19         (load         ) [ 0000000000001]
spectopmodule_ln3 (spectopmodule) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
call_ln11         (call         ) [ 0000000000000]
ret_ln28          (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_VITIS_LOOP_7_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="x_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
<pin id="82" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 x_load_1/1 x_load_2/2 x_load_3/2 x_load_4/3 x_load_5/3 x_load_6/4 x_load_7/4 x_load_8/5 x_load_9/5 x_load_10/6 x_load_11/6 x_load_12/7 x_load_13/7 x_load_14/8 x_load_15/8 x_load_16/9 x_load_17/9 x_load_18/10 x_load_19/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_addr_3_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_addr_4_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_addr_5_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_5/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_addr_6_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_6/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_addr_7_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_7/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_addr_8_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_8/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_addr_9_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_9/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_addr_10_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_10/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_addr_11_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_11/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="x_addr_12_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_12/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_addr_13_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_13/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="x_addr_14_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_14/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_addr_15_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_15/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_addr_16_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_16/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_addr_17_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_17/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="x_addr_18_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_18/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="x_addr_19_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_19/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="32" slack="0"/>
<pin id="260" dir="0" index="4" bw="32" slack="9"/>
<pin id="261" dir="0" index="5" bw="32" slack="9"/>
<pin id="262" dir="0" index="6" bw="32" slack="8"/>
<pin id="263" dir="0" index="7" bw="32" slack="8"/>
<pin id="264" dir="0" index="8" bw="32" slack="7"/>
<pin id="265" dir="0" index="9" bw="32" slack="7"/>
<pin id="266" dir="0" index="10" bw="32" slack="6"/>
<pin id="267" dir="0" index="11" bw="32" slack="6"/>
<pin id="268" dir="0" index="12" bw="32" slack="5"/>
<pin id="269" dir="0" index="13" bw="32" slack="5"/>
<pin id="270" dir="0" index="14" bw="32" slack="4"/>
<pin id="271" dir="0" index="15" bw="32" slack="4"/>
<pin id="272" dir="0" index="16" bw="32" slack="3"/>
<pin id="273" dir="0" index="17" bw="32" slack="3"/>
<pin id="274" dir="0" index="18" bw="32" slack="2"/>
<pin id="275" dir="0" index="19" bw="32" slack="2"/>
<pin id="276" dir="0" index="20" bw="32" slack="1"/>
<pin id="277" dir="0" index="21" bw="32" slack="1"/>
<pin id="278" dir="0" index="22" bw="32" slack="0"/>
<pin id="279" dir="0" index="23" bw="32" slack="0"/>
<pin id="280" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/11 "/>
</bind>
</comp>

<comp id="287" class="1005" name="x_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="1"/>
<pin id="289" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="x_addr_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="x_load_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="9"/>
<pin id="299" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="x_load_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="9"/>
<pin id="304" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_load_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="x_addr_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="1"/>
<pin id="309" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="x_addr_3_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="x_load_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="8"/>
<pin id="319" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_load_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="x_load_3_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="8"/>
<pin id="324" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_load_3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="x_addr_4_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="x_addr_5_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_5 "/>
</bind>
</comp>

<comp id="337" class="1005" name="x_load_4_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="7"/>
<pin id="339" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_load_4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="x_load_5_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="7"/>
<pin id="344" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_load_5 "/>
</bind>
</comp>

<comp id="347" class="1005" name="x_addr_6_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_6 "/>
</bind>
</comp>

<comp id="352" class="1005" name="x_addr_7_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="x_load_6_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="6"/>
<pin id="359" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_load_6 "/>
</bind>
</comp>

<comp id="362" class="1005" name="x_load_7_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="6"/>
<pin id="364" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_load_7 "/>
</bind>
</comp>

<comp id="367" class="1005" name="x_addr_8_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_8 "/>
</bind>
</comp>

<comp id="372" class="1005" name="x_addr_9_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="1"/>
<pin id="374" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_9 "/>
</bind>
</comp>

<comp id="377" class="1005" name="x_load_8_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="5"/>
<pin id="379" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_load_8 "/>
</bind>
</comp>

<comp id="382" class="1005" name="x_load_9_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="5"/>
<pin id="384" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_load_9 "/>
</bind>
</comp>

<comp id="387" class="1005" name="x_addr_10_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_10 "/>
</bind>
</comp>

<comp id="392" class="1005" name="x_addr_11_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_11 "/>
</bind>
</comp>

<comp id="397" class="1005" name="x_load_10_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="4"/>
<pin id="399" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_load_10 "/>
</bind>
</comp>

<comp id="402" class="1005" name="x_load_11_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="4"/>
<pin id="404" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_load_11 "/>
</bind>
</comp>

<comp id="407" class="1005" name="x_addr_12_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_12 "/>
</bind>
</comp>

<comp id="412" class="1005" name="x_addr_13_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_13 "/>
</bind>
</comp>

<comp id="417" class="1005" name="x_load_12_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_load_12 "/>
</bind>
</comp>

<comp id="422" class="1005" name="x_load_13_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_load_13 "/>
</bind>
</comp>

<comp id="427" class="1005" name="x_addr_14_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="1"/>
<pin id="429" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_14 "/>
</bind>
</comp>

<comp id="432" class="1005" name="x_addr_15_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_15 "/>
</bind>
</comp>

<comp id="437" class="1005" name="x_load_14_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_load_14 "/>
</bind>
</comp>

<comp id="442" class="1005" name="x_load_15_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_load_15 "/>
</bind>
</comp>

<comp id="447" class="1005" name="x_addr_16_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="1"/>
<pin id="449" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_16 "/>
</bind>
</comp>

<comp id="452" class="1005" name="x_addr_17_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_17 "/>
</bind>
</comp>

<comp id="457" class="1005" name="x_load_16_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_16 "/>
</bind>
</comp>

<comp id="462" class="1005" name="x_load_17_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_17 "/>
</bind>
</comp>

<comp id="467" class="1005" name="x_addr_18_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="1"/>
<pin id="469" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_18 "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_addr_19_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="1"/>
<pin id="474" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_19 "/>
</bind>
</comp>

<comp id="477" class="1005" name="x_load_18_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_18 "/>
</bind>
</comp>

<comp id="482" class="1005" name="x_load_19_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="83"><net_src comp="66" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="84" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="285"><net_src comp="74" pin="7"/><net_sink comp="255" pin=22"/></net>

<net id="286"><net_src comp="74" pin="3"/><net_sink comp="255" pin=23"/></net>

<net id="290"><net_src comp="66" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="295"><net_src comp="84" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="300"><net_src comp="74" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="305"><net_src comp="74" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="255" pin=5"/></net>

<net id="310"><net_src comp="93" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="315"><net_src comp="102" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="320"><net_src comp="74" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="255" pin=6"/></net>

<net id="325"><net_src comp="74" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="255" pin=7"/></net>

<net id="330"><net_src comp="111" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="335"><net_src comp="120" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="340"><net_src comp="74" pin="7"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="255" pin=8"/></net>

<net id="345"><net_src comp="74" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="255" pin=9"/></net>

<net id="350"><net_src comp="129" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="355"><net_src comp="138" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="360"><net_src comp="74" pin="7"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="255" pin=10"/></net>

<net id="365"><net_src comp="74" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="255" pin=11"/></net>

<net id="370"><net_src comp="147" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="375"><net_src comp="156" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="380"><net_src comp="74" pin="7"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="255" pin=12"/></net>

<net id="385"><net_src comp="74" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="255" pin=13"/></net>

<net id="390"><net_src comp="165" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="395"><net_src comp="174" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="400"><net_src comp="74" pin="7"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="255" pin=14"/></net>

<net id="405"><net_src comp="74" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="255" pin=15"/></net>

<net id="410"><net_src comp="183" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="415"><net_src comp="192" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="420"><net_src comp="74" pin="7"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="255" pin=16"/></net>

<net id="425"><net_src comp="74" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="255" pin=17"/></net>

<net id="430"><net_src comp="201" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="435"><net_src comp="210" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="440"><net_src comp="74" pin="7"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="255" pin=18"/></net>

<net id="445"><net_src comp="74" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="255" pin=19"/></net>

<net id="450"><net_src comp="219" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="455"><net_src comp="228" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="460"><net_src comp="74" pin="7"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="255" pin=20"/></net>

<net id="465"><net_src comp="74" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="255" pin=21"/></net>

<net id="470"><net_src comp="237" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="475"><net_src comp="246" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="480"><net_src comp="74" pin="7"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="255" pin=22"/></net>

<net id="485"><net_src comp="74" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="255" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {11 12 }
	Port: tmp | {11 12 }
 - Input state : 
	Port: atax : A | {11 12 }
	Port: atax : x | {1 2 3 4 5 6 7 8 9 10 11 }
	Port: atax : y | {11 12 }
	Port: atax : tmp | {11 12 }
  - Chain level:
	State 1
		x_load : 1
		x_load_1 : 1
	State 2
		x_load_2 : 1
		x_load_3 : 1
	State 3
		x_load_4 : 1
		x_load_5 : 1
	State 4
		x_load_6 : 1
		x_load_7 : 1
	State 5
		x_load_8 : 1
		x_load_9 : 1
	State 6
		x_load_10 : 1
		x_load_11 : 1
	State 7
		x_load_12 : 1
		x_load_13 : 1
	State 8
		x_load_14 : 1
		x_load_15 : 1
	State 9
		x_load_16 : 1
		x_load_17 : 1
	State 10
		x_load_18 : 1
		x_load_19 : 1
	State 11
		call_ln11 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   | grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255 |   120   |  4.8888 |   3723  |   2964  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |   120   |  4.8888 |   3723  |   2964  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|x_addr_10_reg_387|    5   |
|x_addr_11_reg_392|    5   |
|x_addr_12_reg_407|    5   |
|x_addr_13_reg_412|    5   |
|x_addr_14_reg_427|    5   |
|x_addr_15_reg_432|    5   |
|x_addr_16_reg_447|    5   |
|x_addr_17_reg_452|    5   |
|x_addr_18_reg_467|    5   |
|x_addr_19_reg_472|    5   |
| x_addr_1_reg_292|    5   |
| x_addr_2_reg_307|    5   |
| x_addr_3_reg_312|    5   |
| x_addr_4_reg_327|    5   |
| x_addr_5_reg_332|    5   |
| x_addr_6_reg_347|    5   |
| x_addr_7_reg_352|    5   |
| x_addr_8_reg_367|    5   |
| x_addr_9_reg_372|    5   |
|  x_addr_reg_287 |    5   |
|x_load_10_reg_397|   32   |
|x_load_11_reg_402|   32   |
|x_load_12_reg_417|   32   |
|x_load_13_reg_422|   32   |
|x_load_14_reg_437|   32   |
|x_load_15_reg_442|   32   |
|x_load_16_reg_457|   32   |
|x_load_17_reg_462|   32   |
|x_load_18_reg_477|   32   |
|x_load_19_reg_482|   32   |
| x_load_1_reg_302|   32   |
| x_load_2_reg_317|   32   |
| x_load_3_reg_322|   32   |
| x_load_4_reg_337|   32   |
| x_load_5_reg_342|   32   |
| x_load_6_reg_357|   32   |
| x_load_7_reg_362|   32   |
| x_load_8_reg_377|   32   |
| x_load_9_reg_382|   32   |
|  x_load_reg_297 |   32   |
+-----------------+--------+
|      Total      |   740  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_74            |  p0  |  20  |   5  |   100  ||   101   |
|             grp_access_fu_74            |  p2  |  20  |   0  |    0   ||   101   |
| grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255 |  p22 |   2  |  32  |   64   ||    9    |
| grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255 |  p23 |   2  |  32  |   64   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   228  ||  2.3298 ||   220   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   120  |    4   |  3723  |  2964  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   220  |
|  Register |    -   |    -   |   740  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   120  |    7   |  4463  |  3184  |
+-----------+--------+--------+--------+--------+
