# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../ADC.srcs/sources_1/new/adc.sv" \
"../../../../ADC.srcs/sim_1/new/adc_model.sv" \
"../../../../ADC.srcs/sources_1/new/digital_top.sv" \
"../../../../ADC.srcs/sources_1/new/regbank.sv" \
"../../../../ADC.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
