CQE_V0,VAR_0
CQE_V1,VAR_1
CQE_V2,VAR_2
EINVAL,VAR_3
ENOMEM,VAR_4
MLXSW_CORE_RES_GET,FUNC_0
MLXSW_CORE_RES_VALID,FUNC_1
MLXSW_PCI_CQE_V0,VAR_5
MLXSW_PCI_CQE_V1,VAR_6
MLXSW_PCI_CQE_V2,VAR_7
dev_err,FUNC_2
init_waitqueue_head,FUNC_3
mlxsw_cmd_mbox_alloc,FUNC_4
mlxsw_cmd_mbox_free,FUNC_5
mlxsw_cmd_mbox_query_fw_cmd_interface_rev_get,FUNC_6
mlxsw_cmd_mbox_query_fw_doorbell_page_bar_get,FUNC_7
mlxsw_cmd_mbox_query_fw_doorbell_page_offset_get,FUNC_8
mlxsw_cmd_mbox_query_fw_fr_rn_clk_bar_get,FUNC_9
mlxsw_cmd_mbox_query_fw_free_running_clock_offset_get,FUNC_10
mlxsw_cmd_mbox_query_fw_fw_pages_get,FUNC_11
mlxsw_cmd_mbox_query_fw_fw_rev_major_get,FUNC_12
mlxsw_cmd_mbox_query_fw_fw_rev_minor_get,FUNC_13
mlxsw_cmd_mbox_query_fw_fw_rev_subminor_get,FUNC_14
mlxsw_cmd_query_fw,FUNC_15
mlxsw_core_resources_query,FUNC_16
mlxsw_pci_alloc_irq_vectors,FUNC_17
mlxsw_pci_aqs_fini,FUNC_18
mlxsw_pci_aqs_init,FUNC_19
mlxsw_pci_boardinfo,FUNC_20
mlxsw_pci_config_profile,FUNC_21
mlxsw_pci_eq_irq_handler,VAR_8
mlxsw_pci_free_irq_vectors,FUNC_22
mlxsw_pci_fw_area_fini,FUNC_23
mlxsw_pci_fw_area_init,FUNC_24
mlxsw_pci_mbox_alloc,FUNC_25
mlxsw_pci_mbox_free,FUNC_26
mlxsw_pci_sw_reset,FUNC_27
mutex_init,FUNC_28
pci_irq_vector,FUNC_29
request_irq,FUNC_30
mlxsw_pci_init,FUNC_31
bus_priv,VAR_9
mlxsw_core,VAR_10
profile,VAR_11
res,VAR_12
mlxsw_pci,VAR_13
pdev,VAR_14
mbox,VAR_15
num_pages,VAR_16
err,VAR_17
