# ğŸ§© AMBA APB Protocol v2 ğŸš€

![Header Banner](APB.jpg)

## **Advanced Microcontroller Bus Architecture â€“ APB Version 2**

### **ğŸ‘¨â€ğŸ’» Developed by:** Fares Wael Hegazi  
### **ğŸ–¥ï¸ Language:** Verilog HDL | **ğŸ› ï¸ Toolchain:** Vivado 2023.1 | **ğŸ”Œ Target FPGA:** Basys3 (Xilinx Artix-7)

> âš¡ A lightweight and low-power peripheral interface for efficient CPU communication via AHBâ€“APB bridge.

---

## ğŸ“– Project Overview

The **AMBA APB Protocol v2** provides a **lightweight** and **low-power interface** to connect peripherals such as **UART, GPIO, Timers, and more** with a CPU through the **AHBâ€“APB bridge**.  

This implementation focuses on:  
- ğŸ› ï¸ **Modular Verilog design** â€“ easy to extend and maintain  
- ğŸ§ª **Testbench verification** â€“ ensures correct functionality  
- ğŸ’¡ **FPGA synthesis** â€“ ready for deployment on Basys3 (Xilinx Artix-7)

---

## âš™ï¸ Project Specifications

| ğŸ”¹ Parameter          | ğŸ”¹ Value                                  |
|-----------------------|------------------------------------------|
| **FPGA Board**        | Basys3 (Xilinx Artix-7 XC7A35T)          |
| **Clock Frequency**   | 50 MHz                                   |
| **Data Bus Width**    | 32 bits                                  |
| **Address Bus Width** | 32 bits                                  |
| **Simulation Tool**   | Vivado Simulator                          |
| **Target Device**     | Embedded peripherals simulation          |
| **Protocol Version**  | AMBA APB v2                              |
| **Reset Type**        | Active Low                               |

---

## ğŸ—ï¸ System Architecture

### ğŸ”¹ Architecture Flow
**CPU â†’ AHB Bus â†’ APB Bus â†’ Peripherals**  
*(UART, GPIO, Timerâ€¦)*

### ğŸ’¡ How it Works
Instead of having the CPU directly handle every peripheral, the **APB bus** manages these communications to:  
- âš¡ **Reduce CPU load**  
- ğŸ”‹ **Lower power consumption**  
- ğŸ“¤ **Maintain efficient data transfer**  

This modular approach ensures peripherals communicate reliably without overwhelming the CPU.

---

## ğŸ§© Implemented Modules

| ğŸ“ Module File                  | âš™ï¸ Functionality                                             |
|---------------------------------|-------------------------------------------------------------|
| **AMBA_APB_PROTOCOL_BUS.v**     | Implements the bus protocol logic, state transitions, and control signals |
| **AMBA_APB_SLAVE.v**            | Simulates peripheral behavior, data memory, and response generation |
| **AMBA_APB_TOP.v**              | Integrates master and slave modules into a single connected system |
| **AMBA_APB_TB.v**               | Testbench used for functional verification and waveform generation |

---

## âš¡ Main Signals

| ğŸ”¹ Signal  | ğŸ”¹ Direction | ğŸ”¹ Width | ğŸ”¹ Description                     |
|------------|-------------|----------|-----------------------------------|
| **PCLK**    | Input       | 1 bit    | APB clock                         |
| **PRESETn** | Input       | 1 bit    | Active-low reset                  |
| **PSEL**    | Output      | 1 bit    | Slave select signal               |
| **PENABLE** | Output      | 1 bit    | Indicates access phase            |
| **PWRITE**  | Output      | 1 bit    | 1 = Write, 0 = Read               |
| **PADDR**   | Output      | 32 bits  | Address line                       |
| **PWDATA**  | Output      | 32 bits  | Write data line                     |
| **PRDATA**  | Input       | 32 bits  | Read data line                      |
| **PREADY**  | Input       | 1 bit    | Slave ready signal                  |
| **PSLVERR** | Input       | 1 bit    | Slave error indicator               |

---

## ğŸ—‚ï¸ Block Diagram

### Visual Diagram
![APB Block Diagram](apb_block_diagram.png)  

## ğŸ› ï¸ Design Flow

### 1ï¸âƒ£ Elaboration
**Description:** Checks design hierarchy and module connectivity.  
![Elaboration Diagram](Vivado/elaboration_design.png)  

### 2ï¸âƒ£ Synthesis
**Description:** Converts RTL into a gate-level representation, showing logic utilization and timing.  
![Synthesis Diagram](Vivado/synthesis_design.png)
![Synthesis Diagram](Vivado/syn2.png)
![Synthesis Diagram](Vivado/syn3.png)

### 3ï¸âƒ£ Implementation
**Description:** Performs placement, routing, and timing optimization for FPGA deployment.  
![Implementation Diagram](Vivado/imp1.png)
![Implementation Diagram](Vivado/imp2.png)
![Implementation Diagram](Vivado/power.png)


---

## ğŸ§ª Simulation Results

### âœï¸ Write Transaction
- Master asserts `PWRITE = 1` and `PSEL`  
- Data transferred via `PWDATA`  
- `PREADY` goes high indicating successful write  

### ğŸ“¥ Read Transaction
- Master sets `PWRITE = 0`  
- Slave drives `PRDATA` with requested data  
- `PREADY` indicates valid read  

### âš ï¸ Error Case
- Invalid address or out-of-range access triggers `PSLVERR = 1`  

---

## ğŸ“Š Waveform Outputs

### Full Waveforms
- ![Full Waveform](Waveform/fullwave.png)
- ![Reset](Waveform/Reset.png)
- ![Write Transaction](Waveform/write.png)  
- ![Read Transaction](Waveform/Read.png)  
- ![Error Case](Waveform/error2.png)

---

## ğŸ§° Tools Used

| ğŸ› ï¸ Tool             | âš™ï¸ Purpose                                   |
|---------------------|---------------------------------------------|
| **Vivado 2023.1**    | Design, synthesis, implementation, simulation |
| **GTKWave**          | Waveform analysis                             |
| **Basys3 Board**     | FPGA testing platform                          |
| **Verilog HDL**      | Hardware description language                 |

---

## ğŸ‘¤ Author

**Name:** Fares Wael Mohamed Mahmoud Hegazi  
**Title:** Communication & Electronics Engineering Student â€“ ECE 300  
**Roles:** Digital IC Design | Verilog Developer | Hardware Instructor  
**Contact:** fareswaelhegazy@gmail.com 

---

## ğŸš€ Future Enhancements

- ğŸ”¹ Support for multiple slave devices  
- ğŸ”¹ Integration with AHB bridge for full SoC communication  
- ğŸ”¹ Parameterized timing control  
- ğŸ”¹ Graphical transaction visualizer  

---

# Ø¥ÙÙ†Ù‘Ù Ø§Ù„Ù„Ù‘ÙÙ‡Ù ÙˆÙÙ…ÙÙ„ÙØ§Ø¦ÙÙƒÙØªÙÙ‡Ù ÙŠÙØµÙÙ„Ù‘ÙÙˆÙ†Ù Ø¹ÙÙ„ÙÙ‰ Ø§Ù„Ù†Ù‘ÙØ¨ÙÙŠÙ‘Ù Ûš ÙŠÙØ§ Ø£ÙÙŠÙ‘ÙÙ‡ÙØ§ Ø§Ù„Ù‘ÙØ°ÙÙŠÙ†Ù Ø¢Ù…ÙÙ†ÙÙˆØ§ ØµÙÙ„Ù‘ÙÙˆØ§ Ø¹ÙÙ„ÙÙŠÙ’Ù‡Ù ÙˆÙØ³ÙÙ„Ù‘ÙÙ…ÙÙˆØ§ ØªÙØ³Ù’Ù„ÙÙŠÙ…Ù‹Ø§


