Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 14:03:44 -0000
Received: from icoremail.net (unknown [209.85.210.181])
	by mail-app2 (Coremail) with SMTP id by_KCgD3_6fNRe1b5QiZAQ--.45604S3;
	Thu, 15 Nov 2018 18:12:13 +0800 (CST)
Received: from mail-pf1-f181.google.com (unknown [209.85.210.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX_knHRe1bGjRDAA--.8263S3;
	Thu, 15 Nov 2018 18:09:11 +0800 (CST)
Received: by mail-pf1-f181.google.com with SMTP id g62so6196627pfd.12
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 02:09:11 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:subject:to:cc
         :references:from:openpgp:autocrypt:organization:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding:sender:precedence:list-id;
        bh=0vJXw3AR7uSkc4dSVfIaJ52+gBP1m47qSMMVoeMH/Eo=;
        b=XLrVicjNFbfXwXr/t/AOgSCLw2uhgmfiEOk1oTzMa17seGItf7sxJsi/8ELYxFwZGb
         ZfpmAwoSfvmHl9gJkr84qPeHiAAtF9pU1l3UL554eDxl1q62HWTKIGApROSyJNhLFBgA
         qZlO/HIf1s52ovyz0dXg1B2CVR+TlqbpjfOZgeCcXsPcSuqagN4Jk6GIasowfo63FonB
         VvDL3rwTwywId8Wu/E/QLd768JplH/hYYSCHzixfcgGKNT704Ph4UFnDk2/gBoA0Xj9u
         f8DtSwrpd000SI+4juxbT19jMhF2rO1VtTDIecWVVyq1nWXFGdqKwfkagd60FEwMhiZV
         bvuA==
X-Gm-Message-State: AGRZ1gJm4pubXfht7f6td0QOp6wpwX8C0mcZoETgCgv8OvZtZLEb0TvT
	pUpKcMtJXKrHwAz/FiDcj5tEoWUXEYXqnZ0HwDII88PR2ixR4zQRcA==
X-Received: by 2002:a62:520b:: with SMTP id g11mr3331036pfb.53.1542276551286;
        Thu, 15 Nov 2018 02:09:11 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp362329pju;
        Thu, 15 Nov 2018 02:09:10 -0800 (PST)
X-Google-Smtp-Source: AJdET5e6WhVEC7/za+upm87/q4Mo9cdFMguQAv/6uEToBZRTkP7T4TeJOtBCeHVXjtuqRQkOsg0Y
X-Received: by 2002:a63:c942:: with SMTP id y2mr5177758pgg.331.1542276550577;
        Thu, 15 Nov 2018 02:09:10 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542276550; cv=none;
        d=google.com; s=arc-20160816;
        b=UZAcb8DrtYSxSkcGU4akcORz6b38P7EyLVNE4I0NsEUtALZM5qzNX9VOSNAF56yaZY
         26YjckoIBMy+Lbo+y6MK780aDndStq60LV0yEjGEjgC/5Tg2fGg+6qIC3GSLk3YtHcZ9
         3m/7433imAu8I7cwV9u4XrTN279QTzEhUiSYIj91wVfcWtAEgOqPBQGrRRlDR0LLlkhS
         yJqoUtZy0qYAetkrkn5FOIyyBhJgiFOQybMDyyVWIHApG+8eespNS+JJwPr70b6PAgMx
         dBW+NGUBbpXQD+0P77aPNMOatTwVAfNISgmj4Pk36PgDYBn89gen8esqKRVya90R4sYj
         dojg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:organization:autocrypt:openpgp:from:references:cc:to
         :subject:dkim-signature;
        bh=0vJXw3AR7uSkc4dSVfIaJ52+gBP1m47qSMMVoeMH/Eo=;
        b=ZOWZ+hofutujwyxgSwQtQP2LQvKgXwlBip9pxv4sl0XGND016RUO1KvaKgqf5qm1CG
         Zl1yQXZtsvvnqpslA9prmn5pLcDDnGFaHMTsAyOQ0OMNwkAhaqtZREE5seTrwttVHYPW
         g0RQAKZXx0ZEjY27hK6K9sPxuvUM4Q5zcVXkyr1hvYDUzXM2g6cMeAUwQWKV3FgmJfls
         jQtwt+AEed83VKAeUydnD8LAonWyG1b4YswQ/IgN8BRrEVAps1nn+Qv54vxP+sZjRtIS
         gskjRjd4AFalfz/nQZ0A2CLp6Al0UpsY1OC3IYOgL8NkLwB6Re99JTGn4AhLuuJtgwLN
         QpUg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="hs1v/Ugh";
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id w20-v6si26303637plp.260.2018.11.15.02.08.55;
        Thu, 15 Nov 2018 02:09:10 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1732655AbeKOUP5 (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 15:15:57 -0500
Received: from mail-wr1-f66.google.com ([209.85.221.66]:34249 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728801AbeKOUP5 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 15:15:57 -0500
Received: by mail-wr1-f66.google.com with SMTP id j26-v6so20531160wre.1
        for <linux-kernel@vger.kernel.org>; Thu, 15 Nov 2018 02:08:45 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=baylibre-com.20150623.gappssmtp.com; s=20150623;
        h=subject:to:cc:references:from:openpgp:autocrypt:organization
         :message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding;
        bh=0vJXw3AR7uSkc4dSVfIaJ52+gBP1m47qSMMVoeMH/Eo=;
        b=hs1v/UghD81Y+0F72bNx27pFMxX8ga3DEMdYHdZmlrDUVPu4Vi+R6++So39y6ulNBw
         hdEVpIHxWBrRL70nxkKBj8XiteZFnCV2vf0u5hVuglqGOW+Ro6uHaWUg8ujF7B8PIxzi
         27l57VPVubIfawGKPWpxBNkm99rVhWL79CRjAKrUsvG6ozVYhbW2SNreIaHWDGrU3nFZ
         vv6zT7fMeiw4IhUpyQNrlq4109WZfzvkZTDt4qlcAKHbO6AL/eXSboC3FIWLTSZ0FUfP
         Mo+zAWktBWWD0JcdUUsekGbmfC3YTnxo8njsfWpY1pKUwVmD4hW7LewWv+CtgtMdTfwr
         3ttA==
X-Received: by 2002:adf:c550:: with SMTP id s16-v6mr5221236wrf.264.1542276524710;
        Thu, 15 Nov 2018 02:08:44 -0800 (PST)
Received: from [10.1.2.12] ([90.63.244.31])
        by smtp.gmail.com with ESMTPSA id v16-v6sm5682943wrv.90.2018.11.15.02.08.43
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Thu, 15 Nov 2018 02:08:44 -0800 (PST)
Subject: Re: [RFC v1 0/7] Meson8b: make the CPU clock mutable
To: Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
        linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org,
        jbrunet@baylibre.com
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        mturquette@baylibre.com, sboyd@kernel.org
References: <20181114225725.2821-1-martin.blumenstingl@googlemail.com>
From: Neil Armstrong <narmstrong@baylibre.com>
Openpgp: preference=signencrypt
Autocrypt: addr=narmstrong@baylibre.com; prefer-encrypt=mutual; keydata=
 xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP
 GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4
 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9
 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik
 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB
 AAHNKE5laWwgQXJtc3Ryb25nIDxuYXJtc3Ryb25nQGJheWxpYnJlLmNvbT7CwHsEEwEKACUC
 GyMGCwkIBwMCBhUIAgkKCwQWAgMBAh4BAheABQJXDO2CAhkBAAoJEBaat7Gkz/iubGIH/iyk
 RqvgB62oKOFlgOTYCMkYpm2aAOZZLf6VKHKc7DoVwuUkjHfIRXdslbrxi4pk5VKU6ZP9AKsN
 NtMZntB8WrBTtkAZfZbTF7850uwd3eU5cN/7N1Q6g0JQihE7w4GlIkEpQ8vwSg5W7hkx3yQ6
 2YzrUZh/b7QThXbNZ7xOeSEms014QXazx8+txR7jrGF3dYxBsCkotO/8DNtZ1R+aUvRfpKg5
 ZgABTC0LmAQnuUUf2PHcKFAHZo5KrdO+tyfL+LgTUXIXkK+tenkLsAJ0cagz1EZ5gntuheLD
 YJuzS4zN+1Asmb9kVKxhjSQOcIh6g2tw7vaYJgL/OzJtZi6JlIXOwE0ETVkGzwEIALyKDN/O
 GURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYpQTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXM
 coJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hi
 SvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY4yG6xI99NIPEVE9lNBXBKIlewIyVlkOa
 YvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoMMtsyw18YoX9BqMFInxqYQQ3j/HpVgTSv
 mo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUXoUk33HEAEQEAAcLAXwQYAQIACQUCTVkG
 zwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfnM7IbRuiSZS1unlySUVYu3SD6YBYnNi3G
 5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa33eDIHu/zr1HMKErm+2SD6PO9umRef8V8
 2o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCSKmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+
 RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJ
 C3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTTQbM0WUIBIcGmq38+OgUsMYu4NzLu7uZF
 Acmp6h8g
Organization: Baylibre
Message-ID: <ae3ede9e-ecc7-ad47-bd2c-9b760480ad85@baylibre.com>
Date: Thu, 15 Nov 2018 11:08:43 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20181114225725.2821-1-martin.blumenstingl@googlemail.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAX_knHRe1bGjRDAA--.8263S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCF17KFW8JFyrZr4kZFyDAwb_yoW5Wry3pr
	Z7Ww4ayr1DXFyfK3Z3trWfJr4fCa1kX3y5CrsrJ34kZrW5G3Z5Kr97ta18GFWxXws7A3W2
	yr1rKryDCr1jvFUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmab7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_JrI_
	JrylYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAKzI0EY4vE52x082I5MxkFs20E
	Y4vE44CYbxCE4x80FwCY02Avz4vEIxC_Gw1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjx
	v20xvE14v26r1I6r4UMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2
	jsIE14v26F4UJVW0owCYIxAIcVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64
	vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_
	Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17
	CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsG
	vfC2KfnxnUUI43ZEXa7IUOvdgtUUUUU==

Hi Martin,

On 14/11/2018 23:57, Martin Blumenstingl wrote:
> This allows changing the CPU clock on the 32-bit Amlogic Meson SoCs
> (Meson8, Meson8b and Meson8m2).
> CPU frequency scaling will be enabled with a separate series by adding
> the CPU clock and the OPP tables to meson8.dtsi and meson8b.dtsi.
> 
> While changing the CPU frequency (sys_pll or any of it's post-dividers)
> we need to run the CPU clock off the XTAL clock. Otherwise the system
> will lock up because we need to disable the sys_pll to change it's
> rate.
> 
> This also makes the clk-pll's .enable hook a no-op if the clock is
> already enabled. Otherwise we're getting lockups when calling the
> first clk_{prepare_}enable on the sys_pll or any of it's children (as
> the CCF propagates the enable event up to the sys_pll). This is because
> the .enable hook unconditionally disables and enables the clock.
> However, we can't disable that clock (not even temporarily) if the CPU
> is running off sys_pll.
> 
> Additionally this adds support for more M/N combinations in sys_pll to
> achieve all of the OPPs on Meson8b and all OPPs <= 1608 MHz on Meson8
> and Meson8m2.
> 
> Compared to Amlogic's 3.10 kernel there's one notable difference: we
> are actually allowing changes to the sys_pll. Amlogic's kernel sets
> sys_pll to a fixed rate during boot and then uses a timer generate a
> "virtual clock rate" by toggling between various dividers (for example:
> sys_pll is set to 1536MHz. to achieve 1008MHz they are toggling every
> 2500us between 1536MHZ and 768MHz so the average over <period, for
> example one second> is 1008MHz).
> I could reproduce any situation where changing sys_pll failed (for
> example due to high temperature). To prove that I ran "stress --cpu 4"
> for multiple hours and then cycled through all available CPU
> frequencies (while keeping "stress" running in the background). This
> worked fine on my Meson8b Odroid-C1 and EC-100 boards as well as my
> Meson8m2 board.
> 
> 
> Martin Blumenstingl (7):
>   clk: meson: meson8b: run from the XTAL when changing the CPU frequency
>   clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_sel
>   clk: meson: clk-pll: check if the clock is already enabled
>   clk: meson: clk-pll: add the is_enabled function in the clk_ops
>   clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICAL
>   clk: meson: meson8b: add support for more M/N values in sys_pll
>   clk: meson: meson8b: allow changing the CPU clock tree
> 
>  drivers/clk/meson/clk-pll.c | 23 +++++++++
>  drivers/clk/meson/meson8b.c | 94 +++++++++++++++++++++++++++++++++----
>  2 files changed, 108 insertions(+), 9 deletions(-)
> 

I suppose it depends on the fixes you sent earlier ?

Anyway, resend it without RFC and by squashing patch 4 in 3 and
address the small comment issue and I'll take it for 4.21 !

Thanks,
Neil
