{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649265450976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265450979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:17:30 2022 " "Processing started: Thu Apr 07 01:17:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265450979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265450979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265450979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649265451499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649265451500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sensor_out.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sensor_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_OUT " "Found entity 1: SENSOR_OUT" {  } { { "V/SENSOR_OUT.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/SENSOR_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_v.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_V " "Found entity 1: SEG7_LUT_V" {  } { { "V/SEG7_LUT_V.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/SEG7_LUT_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RH_TEMP.v(65) " "Verilog HDL information at RH_TEMP.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649265457601 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RH_TEMP.v(223) " "Verilog HDL Module Instantiation warning at RH_TEMP.v(223): ignored dangling comma in List of Port Connections" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 223 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649265457601 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RH_TEMP.v(272) " "Verilog HDL Module Instantiation warning at RH_TEMP.v(272): ignored dangling comma in List of Port Connections" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 272 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649265457602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rh_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rh_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RH_TEMP " "Found entity 1: RH_TEMP" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mpu_9250.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mpu_9250.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU_9250 " "Found entity 1: MPU_9250" {  } { { "V/MPU_9250.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/MPU_9250.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/LIGHT_APDS_9301.v " "Can't analyze file -- file V/LIGHT_APDS_9301.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1649265457608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_word_2byte.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_word_2byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WORD_2BYTE " "Found entity 1: I2C_WRITE_WORD_2BYTE" {  } { { "V/I2C_WRITE_WORD_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_WORD_2BYTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_POINTER " "Found entity 1: I2C_WRITE_POINTER" {  } { { "V/I2C_WRITE_POINTER.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_POINTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_2byte.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_2byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_2BYTE " "Found entity 1: I2C_READ_2BYTE" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX2BCD " "Found entity 1: HEX2BCD" {  } { { "V/HEX2BCD.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HEX2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hc1000.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hc1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC1000 " "Found entity 1: HC1000" {  } { { "V/HC1000.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HC1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457620 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "APDS_9301.v(57) " "Verilog HDL information at APDS_9301.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "V/APDS_9301.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/APDS_9301.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649265457621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/apds_9301.v 1 1 " "Found 1 design units, including 1 entities, in source file v/apds_9301.v" { { "Info" "ISGN_ENTITY_NAME" "1 APDS_9301 " "Found entity 1: APDS_9301" {  } { { "V/APDS_9301.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/APDS_9301.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SWITCH " "Found entity 1: HEX_SWITCH" {  } { { "V/HEX_SWITCH.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HEX_SWITCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_rfs_sensor_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_rfs_sensor_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_RFS_SENSOR_RTL " "Found entity 1: DE10_NANO_RFS_SENSOR_RTL" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dht22.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dht22.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22 " "Found entity 1: DHT22" {  } { { "V/DHT22.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/DHT22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fuzzy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fuzzy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_Controller " "Found entity 1: Fuzzy_Controller" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265457629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265457629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Period Fuzzy_Controller.v(37) " "Verilog HDL Implicit Net warning at Fuzzy_Controller.v(37): created implicit net for \"Period\"" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_RFS_SENSOR_RTL " "Elaborating entity \"DE10_NANO_RFS_SENSOR_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649265457657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_NANO_RFS_SENSOR_RTL.v(112) " "Verilog HDL assignment warning at DE10_NANO_RFS_SENSOR_RTL.v(112): truncated value with size 32 to match size of target (1)" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457658 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..2\] DE10_NANO_RFS_SENSOR_RTL.v(17) " "Output port \"LED\[7..2\]\" at DE10_NANO_RFS_SENSOR_RTL.v(17) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BT_UART_TX DE10_NANO_RFS_SENSOR_RTL.v(28) " "Output port \"BT_UART_TX\" at DE10_NANO_RFS_SENSOR_RTL.v(28) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_AD0_SDO DE10_NANO_RFS_SENSOR_RTL.v(32) " "Output port \"MPU_AD0_SDO\" at DE10_NANO_RFS_SENSOR_RTL.v(32) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_CS_n DE10_NANO_RFS_SENSOR_RTL.v(33) " "Output port \"MPU_CS_n\" at DE10_NANO_RFS_SENSOR_RTL.v(33) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_FSYNC DE10_NANO_RFS_SENSOR_RTL.v(34) " "Output port \"MPU_FSYNC\" at DE10_NANO_RFS_SENSOR_RTL.v(34) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_RTS DE10_NANO_RFS_SENSOR_RTL.v(43) " "Output port \"UART2USB_RTS\" at DE10_NANO_RFS_SENSOR_RTL.v(43) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_TX DE10_NANO_RFS_SENSOR_RTL.v(45) " "Output port \"UART2USB_TX\" at DE10_NANO_RFS_SENSOR_RTL.v(45) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_EN DE10_NANO_RFS_SENSOR_RTL.v(46) " "Output port \"WIFI_EN\" at DE10_NANO_RFS_SENSOR_RTL.v(46) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_RST_n DE10_NANO_RFS_SENSOR_RTL.v(47) " "Output port \"WIFI_RST_n\" at DE10_NANO_RFS_SENSOR_RTL.v(47) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_RTS DE10_NANO_RFS_SENSOR_RTL.v(49) " "Output port \"WIFI_UART0_RTS\" at DE10_NANO_RFS_SENSOR_RTL.v(49) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_TX DE10_NANO_RFS_SENSOR_RTL.v(51) " "Output port \"WIFI_UART0_TX\" at DE10_NANO_RFS_SENSOR_RTL.v(51) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457659 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC1000 HC1000:HC " "Elaborating entity \"HC1000\" for hierarchy \"HC1000:HC\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "HC" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HC1000.v(36) " "Verilog HDL assignment warning at HC1000.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V/HC1000.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HC1000.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457667 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RH_TEMP HC1000:HC\|RH_TEMP:ctl " "Elaborating entity \"RH_TEMP\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\"" {  } { { "V/HC1000.v" "ctl" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HC1000.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(100) " "Verilog HDL assignment warning at RH_TEMP.v(100): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457672 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(126) " "Verilog HDL assignment warning at RH_TEMP.v(126): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457672 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(144) " "Verilog HDL assignment warning at RH_TEMP.v(144): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457672 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(169) " "Verilog HDL assignment warning at RH_TEMP.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457673 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_ALARM RH_TEMP.v(14) " "Output port \"TEMP_ALARM\" at RH_TEMP.v(14) has no driver" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457681 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RH_ALARM RH_TEMP.v(19) " "Output port \"RH_ALARM\" at RH_TEMP.v(19) has no driver" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457681 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_LO0P RH_TEMP.v(26) " "Output port \"I2C_LO0P\" at RH_TEMP.v(26) has no driver" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265457682 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WORD_2BYTE HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_WORD_2BYTE:wrd " "Elaborating entity \"I2C_WRITE_WORD_2BYTE\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_WORD_2BYTE:wrd\"" {  } { { "V/RH_TEMP.v" "wrd" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WORD_2BYTE.v(60) " "Verilog HDL assignment warning at I2C_WRITE_WORD_2BYTE.v(60): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WORD_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_WORD_2BYTE.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457701 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_WRITE_WORD_2BYTE:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_POINTER HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_POINTER:wpt " "Elaborating entity \"I2C_WRITE_POINTER\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_POINTER:wpt\"" {  } { { "V/RH_TEMP.v" "wpt" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_POINTER.v(56) " "Verilog HDL assignment warning at I2C_WRITE_POINTER.v(56): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_POINTER.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_POINTER.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457716 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_WRITE_POINTER:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_2BYTE HC1000:HC\|RH_TEMP:ctl\|I2C_READ_2BYTE:rid " "Elaborating entity \"I2C_READ_2BYTE\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\|I2C_READ_2BYTE:rid\"" {  } { { "V/RH_TEMP.v" "rid" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_2BYTE.v(45) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(45): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457730 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(59) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(59): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457731 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(81) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(81): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457731 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(85) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(85): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457731 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(96) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(96): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457731 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT22 DHT22:DHT22 " "Elaborating entity \"DHT22\" for hierarchy \"DHT22:DHT22\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "DHT22" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fuzzy_Controller Fuzzy_Controller:Fuzzy " "Elaborating entity \"Fuzzy_Controller\" for hierarchy \"Fuzzy_Controller:Fuzzy\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "Fuzzy" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Period Fuzzy_Controller.v(37) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(37): object \"Period\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_1_A Fuzzy_Controller.v(23) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(23): object \"Weight_1_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_2_A Fuzzy_Controller.v(24) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(24): object \"Weight_2_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_3_A Fuzzy_Controller.v(25) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(25): object \"Weight_3_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_4_A Fuzzy_Controller.v(26) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(26): object \"Weight_4_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_5_A Fuzzy_Controller.v(27) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(27): object \"Weight_5_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_1_B Fuzzy_Controller.v(28) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(28): object \"Weight_1_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_2_B Fuzzy_Controller.v(29) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(29): object \"Weight_2_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_3_B Fuzzy_Controller.v(30) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(30): object \"Weight_3_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457766 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_4_B Fuzzy_Controller.v(31) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(31): object \"Weight_4_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457767 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_5_B Fuzzy_Controller.v(32) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(32): object \"Weight_5_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265457767 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 Fuzzy_Controller.v(37) " "Verilog HDL assignment warning at Fuzzy_Controller.v(37): truncated value with size 15 to match size of target (1)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457767 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fuzzy_Controller.v(171) " "Verilog HDL assignment warning at Fuzzy_Controller.v(171): truncated value with size 32 to match size of target (8)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457769 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fuzzy_Controller.v(172) " "Verilog HDL assignment warning at Fuzzy_Controller.v(172): truncated value with size 32 to match size of target (8)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457769 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fuzzy_Controller.v(181) " "Verilog HDL assignment warning at Fuzzy_Controller.v(181): truncated value with size 32 to match size of target (8)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265457769 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck84 " "Found entity 1: altsyncram_ck84" {  } { { "db/altsyncram_ck84.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/altsyncram_ck84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265459856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265459856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/mux_blc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_rai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_q1j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_u8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265460594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265460594 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265461021 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649265461118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.07.01:17:43 Progress: Loading sld3481a37d/alt_sld_fab_wrapper_hw.tcl " "2022.04.07.01:17:43 Progress: Loading sld3481a37d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265463538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265465231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265465329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265466933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265467009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265467083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265467180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265467183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265467183 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649265468234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3481a37d/alt_sld_fab.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265468399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265468461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265468468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265468517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468581 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265468581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265468640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265468640 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649265470316 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RH_TEMP_I2C_SCL " "Inserted always-enabled tri-state buffer between \"RH_TEMP_I2C_SCL\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265470385 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1649265470385 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BT_KEY " "bidirectional pin \"BT_KEY\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SCL " "bidirectional pin \"LSENSOR_SCL\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SDA " "bidirectional pin \"LSENSOR_SDA\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_SCL_SCLK " "bidirectional pin \"MPU_SCL_SCLK\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_SDA_SDI " "bidirectional pin \"MPU_SDA_SDI\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[0\] " "bidirectional pin \"TMD_D\[0\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[1\] " "bidirectional pin \"TMD_D\[1\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[2\] " "bidirectional pin \"TMD_D\[2\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[3\] " "bidirectional pin \"TMD_D\[3\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[4\] " "bidirectional pin \"TMD_D\[4\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[5\] " "bidirectional pin \"TMD_D\[5\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[6\] " "bidirectional pin \"TMD_D\[6\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[7\] " "bidirectional pin \"TMD_D\[7\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265470385 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1649265470385 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] VCC pin " "The pin \"GPIO\[1\]\" is fed by VCC" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1649265470386 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1649265470386 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RH_TEMP_I2C_SCL~synth " "Node \"RH_TEMP_I2C_SCL~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265470580 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649265470580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_UART_TX GND " "Pin \"BT_UART_TX\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|BT_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_AD0_SDO GND " "Pin \"MPU_AD0_SDO\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|MPU_AD0_SDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_CS_n GND " "Pin \"MPU_CS_n\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|MPU_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_FSYNC GND " "Pin \"MPU_FSYNC\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|MPU_FSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_RTS GND " "Pin \"UART2USB_RTS\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_TX GND " "Pin \"UART2USB_TX\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_EN GND " "Pin \"WIFI_EN\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_RST_n GND " "Pin \"WIFI_RST_n\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_RST_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_RTS GND " "Pin \"WIFI_UART0_RTS\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_TX GND " "Pin \"WIFI_UART0_TX\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265470581 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649265470581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265470651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649265470876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/output_files/DE10_NANO_RFS_SENSOR_RTL.map.smsg " "Generated suppressed messages file D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/output_files/DE10_NANO_RFS_SENSOR_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265471046 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 419 0 0 386 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 419 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 386 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1649265471882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649265471939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265471939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_UART_RX " "No output dependent on input pin \"BT_UART_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|BT_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LSENSOR_INT " "No output dependent on input pin \"LSENSOR_INT\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|LSENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPU_INT " "No output dependent on input pin \"MPU_INT\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|MPU_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_CTS " "No output dependent on input pin \"WIFI_UART0_CTS\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_RX " "No output dependent on input pin \"WIFI_UART0_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART1_RX " "No output dependent on input pin \"WIFI_UART1_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265472270 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART1_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649265472270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3720 " "Implemented 3720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649265472277 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649265472277 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "51 " "Implemented 51 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649265472277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3434 " "Implemented 3434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649265472277 ""} { "Info" "ICUT_CUT_TM_RAMS" "193 " "Implemented 193 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649265472277 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649265472277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649265472277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265472300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:17:52 2022 " "Processing ended: Thu Apr 07 01:17:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265472300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265472300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265472300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265472300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649265473357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265473361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:17:53 2022 " "Processing started: Thu Apr 07 01:17:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265473361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649265473361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649265473361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1649265473469 ""}
{ "Info" "0" "" "Project  = DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Project  = DE10_NANO_RFS_SENSOR_RTL" 0 0 "Fitter" 0 0 1649265473470 ""}
{ "Info" "0" "" "Revision = DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Revision = DE10_NANO_RFS_SENSOR_RTL" 0 0 "Fitter" 0 0 1649265473470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649265473607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649265473607 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_RFS_SENSOR_RTL 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_RFS_SENSOR_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649265473637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649265473671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649265473671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649265474017 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649265474038 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649265474350 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649265474410 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649265483170 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 1917 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 1917 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649265483371 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 137 global CLKCTRL_G9 " "KEY\[0\]~inputCLKENA0 with 137 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1649265483371 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649265483371 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649265483371 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AH17 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AH17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1649265483371 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1649265483371 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1649265483371 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265483372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649265483399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649265483404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649265483416 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649265483423 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649265484265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649265484265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649265484265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649265484265 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1649265484265 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_RFS_SENSOR_RTL.SDC " "Reading SDC File: 'DE10_NANO_RFS_SENSOR_RTL.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649265484282 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1649265484282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649265484283 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Node: HC1000:HC\|RH_TEMP:ctl\|CLK_400K was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HC1000:HC\|RH_TEMP:ctl\|Temperature\[15\] HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Register HC1000:HC\|RH_TEMP:ctl\|Temperature\[15\] is being clocked by HC1000:HC\|RH_TEMP:ctl\|CLK_400K" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265484292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649265484292 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|CLK_400K"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT22:DHT22\|clk_1m " "Node: DHT22:DHT22\|clk_1m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT22:DHT22\|us_cnt\[4\] DHT22:DHT22\|clk_1m " "Register DHT22:DHT22\|us_cnt\[4\] is being clocked by DHT22:DHT22\|clk_1m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265484292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649265484292 "|DE10_NANO_RFS_SENSOR_RTL|DHT22:DHT22|clk_1m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649265484315 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649265484317 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649265484317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649265484317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649265484317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649265484317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649265484317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649265484317 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649265484317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649265484372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649265484376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649265484513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 DSP block " "Packed 16 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649265484518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649265484518 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265484659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649265487754 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649265488301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265501963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649265520461 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649265522591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265522591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649265524020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649265529220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649265529220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649265531753 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649265531753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265531758 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.80 " "Total time spent on timing analysis during the Fitter is 4.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649265534906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649265534959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649265535715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649265535717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649265537411 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265546591 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649265546904 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "49 " "Following 49 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BT_KEY a permanently disabled " "Pin BT_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BT_KEY } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BT_KEY" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LSENSOR_SCL a permanently disabled " "Pin LSENSOR_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SCL } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_SCL" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LSENSOR_SDA a permanently disabled " "Pin LSENSOR_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SDA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_SDA" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MPU_SCL_SCLK a permanently disabled " "Pin MPU_SCL_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { MPU_SCL_SCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_SCL_SCLK" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MPU_SDA_SDI a permanently disabled " "Pin MPU_SDA_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { MPU_SDA_SDI } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_SDA_SDI" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[0\] a permanently disabled " "Pin TMD_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[0\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[1\] a permanently disabled " "Pin TMD_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[1\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[2\] a permanently disabled " "Pin TMD_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[2\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[3\] a permanently disabled " "Pin TMD_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[3\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[4\] a permanently disabled " "Pin TMD_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[4\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[5\] a permanently disabled " "Pin TMD_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[5\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[6\] a permanently disabled " "Pin TMD_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[6\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[7\] a permanently disabled " "Pin TMD_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TMD_D[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[7\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SCL a permanently enabled " "Pin RH_TEMP_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SCL } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SCL" } } } } { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649265546931 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1649265546931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/output_files/DE10_NANO_RFS_SENSOR_RTL.fit.smsg " "Generated suppressed messages file D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/output_files/DE10_NANO_RFS_SENSOR_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649265547176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7153 " "Peak virtual memory: 7153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265548411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:19:08 2022 " "Processing ended: Thu Apr 07 01:19:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265548411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265548411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:16 " "Total CPU time (on all processors): 00:04:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265548411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649265548411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649265549390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265549394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:19:09 2022 " "Processing started: Thu Apr 07 01:19:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265549394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649265549394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649265549394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649265550140 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649265555202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265555575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:19:15 2022 " "Processing ended: Thu Apr 07 01:19:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265555575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265555575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265555575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649265555575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649265556160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649265556573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265556577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:19:16 2022 " "Processing started: Thu Apr 07 01:19:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265556577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265556577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL " "Command: quartus_sta DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265556577 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1649265556685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265557495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265557495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265557529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265557529 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649265558058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649265558058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649265558058 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649265558058 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265558058 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_RFS_SENSOR_RTL.SDC " "Reading SDC File: 'DE10_NANO_RFS_SENSOR_RTL.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265558077 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265558078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265558078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Node: HC1000:HC\|RH_TEMP:ctl\|CLK_400K was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HC1000:HC\|Mult0~8\|ENA_DFF0 HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Register HC1000:HC\|Mult0~8\|ENA_DFF0 is being clocked by HC1000:HC\|RH_TEMP:ctl\|CLK_400K" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265558087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265558087 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|CLK_400K"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT22:DHT22\|clk_1m " "Node: DHT22:DHT22\|clk_1m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT22:DHT22\|us_cnt\[4\] DHT22:DHT22\|clk_1m " "Register DHT22:DHT22\|us_cnt\[4\] is being clocked by DHT22:DHT22\|clk_1m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265558087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265558087 "|DE10_NANO_RFS_SENSOR_RTL|DHT22:DHT22|clk_1m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561534 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1649265561535 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649265561542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.588 " "Worst-case setup slack is 9.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.388               0.000 FPGA_CLK1_50  " "   11.388               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 FPGA_CLK1_50  " "    0.431               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 altera_reserved_tck  " "    0.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.252 " "Worst-case recovery slack is 35.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.252               0.000 altera_reserved_tck  " "   35.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.029 " "Worst-case removal slack is 1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 altera_reserved_tck  " "    1.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.720 " "Worst-case minimum pulse width slack is 8.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.720               0.000 FPGA_CLK1_50  " "    8.720               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.203               0.000 altera_reserved_tck  " "   18.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265561611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561611 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265561630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265561630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265561630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265561630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.648 ns " "Worst Case Available Settling Time: 51.648 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265561630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265561630 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561630 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649265561633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265561662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265563819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Node: HC1000:HC\|RH_TEMP:ctl\|CLK_400K was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HC1000:HC\|Mult0~8\|ENA_DFF0 HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Register HC1000:HC\|Mult0~8\|ENA_DFF0 is being clocked by HC1000:HC\|RH_TEMP:ctl\|CLK_400K" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265564000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265564000 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|CLK_400K"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT22:DHT22\|clk_1m " "Node: DHT22:DHT22\|clk_1m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT22:DHT22\|us_cnt\[4\] DHT22:DHT22\|clk_1m " "Register DHT22:DHT22\|us_cnt\[4\] is being clocked by DHT22:DHT22\|clk_1m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265564000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265564000 "|DE10_NANO_RFS_SENSOR_RTL|DHT22:DHT22|clk_1m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.721 " "Worst-case setup slack is 9.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.494               0.000 FPGA_CLK1_50  " "   11.494               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.481 " "Worst-case hold slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 FPGA_CLK1_50  " "    0.481               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 altera_reserved_tck  " "    0.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.559 " "Worst-case recovery slack is 35.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.559               0.000 altera_reserved_tck  " "   35.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 altera_reserved_tck  " "    0.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.697 " "Worst-case minimum pulse width slack is 8.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.697               0.000 FPGA_CLK1_50  " "    8.697               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.246               0.000 altera_reserved_tck  " "   18.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265567515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265567534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265567534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265567534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265567534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.888 ns " "Worst Case Available Settling Time: 51.888 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265567534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265567534 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567534 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649265567536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265567749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265568990 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Node: HC1000:HC\|RH_TEMP:ctl\|CLK_400K was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HC1000:HC\|Mult0~8\|ENA_DFF0 HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Register HC1000:HC\|Mult0~8\|ENA_DFF0 is being clocked by HC1000:HC\|RH_TEMP:ctl\|CLK_400K" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265569125 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265569125 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|CLK_400K"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT22:DHT22\|clk_1m " "Node: DHT22:DHT22\|clk_1m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT22:DHT22\|us_cnt\[4\] DHT22:DHT22\|clk_1m " "Register DHT22:DHT22\|us_cnt\[4\] is being clocked by DHT22:DHT22\|clk_1m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265569125 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265569125 "|DE10_NANO_RFS_SENSOR_RTL|DHT22:DHT22|clk_1m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.295 " "Worst-case setup slack is 12.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.798               0.000 FPGA_CLK1_50  " "   14.798               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 FPGA_CLK1_50  " "    0.178               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 altera_reserved_tck  " "    0.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.799 " "Worst-case recovery slack is 36.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.799               0.000 altera_reserved_tck  " "   36.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.452 " "Worst-case removal slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.489 " "Worst-case minimum pulse width slack is 8.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 FPGA_CLK1_50  " "    8.489               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.991               0.000 altera_reserved_tck  " "   17.991               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265572630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572630 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265572649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265572649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265572649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265572649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.796 ns " "Worst Case Available Settling Time: 55.796 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265572649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265572649 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572649 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1649265572652 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Node: HC1000:HC\|RH_TEMP:ctl\|CLK_400K was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HC1000:HC\|Mult0~8\|ENA_DFF0 HC1000:HC\|RH_TEMP:ctl\|CLK_400K " "Register HC1000:HC\|Mult0~8\|ENA_DFF0 is being clocked by HC1000:HC\|RH_TEMP:ctl\|CLK_400K" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265572836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572836 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|CLK_400K"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT22:DHT22\|clk_1m " "Node: DHT22:DHT22\|clk_1m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT22:DHT22\|us_cnt\[4\] DHT22:DHT22\|clk_1m " "Register DHT22:DHT22\|us_cnt\[4\] is being clocked by DHT22:DHT22\|clk_1m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649265572836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265572836 "|DE10_NANO_RFS_SENSOR_RTL|DHT22:DHT22|clk_1m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.676 " "Worst-case setup slack is 12.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.643               0.000 FPGA_CLK1_50  " "   15.643               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 FPGA_CLK1_50  " "    0.164               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.386 " "Worst-case recovery slack is 37.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.386               0.000 altera_reserved_tck  " "   37.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.420 " "Worst-case minimum pulse width slack is 8.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.420               0.000 FPGA_CLK1_50  " "    8.420               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.039               0.000 altera_reserved_tck  " "   18.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265576272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576272 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265576291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265576291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265576291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265576291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.464 ns " "Worst Case Available Settling Time: 56.464 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265576291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649265576291 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265576291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265577715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265577715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5330 " "Peak virtual memory: 5330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265577808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:19:37 2022 " "Processing ended: Thu Apr 07 01:19:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265577808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265577808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265577808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265577808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1649265578468 ""}
