Sunplus Soc interrupt controller

Required properties:
- compatible : should be "sunplus,sp-intc"
- interrupt-controller: identifies the node as an interrupt controller
- #interrupt-cells : specifies the number of cells needed to encode an interrupt
    source, should be 1.
- reg : Offset and length of the register set for the device
- interrupt-parent : phandle to the parent interrupt controller.
- interrupts : specifies the interrupt line in the interrupt-parent controller
- ext0-mask : cpu affiniity of EXT_INT0
- ext1-mask : cpu affiniity of EXT_INT1

Example:

    intc: interrupt-controller@G15 {
        compatible = "sunplus,sp-intc";
        interrupt-controller;
        #interrupt-cells = <2>;
        reg = <0x9c000780 0x80>, <0x9c000a80 0x80>;
        interrupt-parent = <&gic>;
        interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, /* EXT_INT0 */
                    <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; /* EXT_INT1 */
        ext0-mask = <0xf>; /* core0-3 */
        ext1-mask = <0xe>; /* core1-3 */
    };
