v++ -c -k  aes128OfbDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128OfbDec.cpp -o aes128OfbDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes128OfbEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128OfbEnc.cpp -o aes128OfbEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbDec
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Ofb/log/aes128OfbDec

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbEnc
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Ofb/log/aes128OfbEnc
Running Dispatch Server on port:34363
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo.compile_summary, at Tue Jan 17 05:16:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 17 05:16:35 2023
Running Dispatch Server on port:44949
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo.compile_summary, at Tue Jan 17 05:16:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 17 05:16:35 2023
Running Rule Check Server on port:32917
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbDec/v++_compile_aes128OfbDec_guidance.html', at Tue Jan 17 05:16:38 2023
Running Rule Check Server on port:38269
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbEnc/v++_compile_aes128OfbEnc_guidance.html', at Tue Jan 17 05:16:38 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128OfbDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128OfbEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128OfbDec Log file: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/aes128OfbDec/aes128OfbDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'updateKey'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'updateKey'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_ofb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 32, loop 'decryption_ofb_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbDec/system_estimate_aes128OfbDec.xtxt
INFO: [v++ 60-586] Created aes128OfbDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 19s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128OfbEnc Log file: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/aes128OfbEnc/aes128OfbEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_ofb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 22, loop 'encryption_ofb_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 401.12 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbEnc/system_estimate_aes128OfbEnc.xtxt
INFO: [v++ 60-586] Created aes128OfbEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 11s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128OfbDec.xo aes128OfbEnc.xo -o aes128Ofb.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link
Running Dispatch Server on port:39363
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin.link_summary, at Tue Jan 17 05:20:52 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 17 05:20:52 2023
Running Rule Check Server on port:36893
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/v++_link_aes128Ofb_guidance.html', at Tue Jan 17 05:20:55 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:21:05] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo --xo /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo --config /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Jan 17 05:21:10 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:21:11] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/iprepo/xilinx_com_hls_aes128OfbEnc_1_0,aes128OfbEnc -ip /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/iprepo/xilinx_com_hls_aes128OfbDec_1_0,aes128OfbDec -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:21:27] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 51156 ; free virtual = 207359
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:21:27] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128OfbDec:1:aes128OfbDec_1 -nk aes128OfbEnc:1:aes128OfbEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128OfbDec, num: 1  {aes128OfbDec_1}
INFO: [CFGEN 83-0]   kernel: aes128OfbEnc, num: 1  {aes128OfbEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:21:38] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 50193 ; free virtual = 206417
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:21:38] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:21:44] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 50783 ; free virtual = 207011
INFO: [v++ 60-1441] [05:21:44] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 50825 ; free virtual = 207049
INFO: [v++ 60-1443] [05:21:44] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [05:21:52] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 50728 ; free virtual = 206913
INFO: [v++ 60-1443] [05:21:52] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [05:21:53] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 50349 ; free virtual = 206534
INFO: [v++ 60-1443] [05:21:53] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes128Ofb/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128OfbEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128OfbDec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:22:32] Run vpl: Step create_project: Started
Creating Vivado project.
[05:22:41] Run vpl: Step create_project: Completed
[05:22:41] Run vpl: Step create_bd: Started
[05:23:45] Run vpl: Step create_bd: Completed
[05:23:45] Run vpl: Step update_bd: Started
[05:23:45] Run vpl: Step update_bd: Completed
[05:23:45] Run vpl: Step generate_target: Started
[05:25:01] Run vpl: Step generate_target: RUNNING...
[05:26:02] Run vpl: Step generate_target: Completed
[05:26:02] Run vpl: Step config_hw_runs: Started
[05:26:08] Run vpl: Step config_hw_runs: Completed
[05:26:08] Run vpl: Step synth: Started
[05:26:39] Block-level synthesis in progress, 0 of 16 jobs complete, 6 jobs running.
[05:27:10] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:27:40] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:28:11] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:28:41] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:29:12] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:29:42] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:30:13] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:30:43] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:31:13] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:31:44] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:32:15] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[05:32:45] Block-level synthesis in progress, 3 of 16 jobs complete, 5 jobs running.
[05:33:16] Block-level synthesis in progress, 6 of 16 jobs complete, 5 jobs running.
[05:33:46] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[05:34:17] Block-level synthesis in progress, 8 of 16 jobs complete, 6 jobs running.
[05:34:47] Block-level synthesis in progress, 9 of 16 jobs complete, 5 jobs running.
[05:35:17] Block-level synthesis in progress, 9 of 16 jobs complete, 5 jobs running.
[05:35:47] Block-level synthesis in progress, 9 of 16 jobs complete, 5 jobs running.
[05:36:18] Block-level synthesis in progress, 10 of 16 jobs complete, 4 jobs running.
[05:36:48] Block-level synthesis in progress, 13 of 16 jobs complete, 2 jobs running.
[05:37:18] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:37:48] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:38:19] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:38:49] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:39:20] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:39:50] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:40:20] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:40:51] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:41:21] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:41:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:42:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:42:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:43:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:43:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:44:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:44:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:45:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:45:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:46:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:46:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:47:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:47:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:48:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[05:48:57] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[05:49:28] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[05:49:58] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[05:50:29] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[05:50:59] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[05:51:29] Top-level synthesis in progress.
[05:52:00] Top-level synthesis in progress.
[05:52:30] Top-level synthesis in progress.
[05:53:00] Top-level synthesis in progress.
[05:53:31] Top-level synthesis in progress.
[05:54:01] Top-level synthesis in progress.
[05:54:32] Top-level synthesis in progress.
[05:54:59] Run vpl: Step synth: Completed
[05:54:59] Run vpl: Step impl: Started
[06:10:43] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 48m 46s 

[06:10:43] Starting logic optimization..
[06:12:45] Phase 1 Retarget
[06:13:15] Phase 2 Constant propagation
[06:13:45] Phase 3 Sweep
[06:15:16] Phase 4 BUFG optimization
[06:15:47] Phase 5 Shift Register Optimization
[06:16:17] Phase 6 Post Processing Netlist
[06:19:50] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 07s 

[06:19:50] Starting logic placement..
[06:21:22] Phase 1 Placer Initialization
[06:21:22] Phase 1.1 Placer Initialization Netlist Sorting
[06:26:57] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:27:58] Phase 1.3 Build Placer Netlist Model
[06:31:00] Phase 1.4 Constrain Clocks/Macros
[06:31:30] Phase 2 Global Placement
[06:31:30] Phase 2.1 Floorplanning
[06:32:31] Phase 2.1.1 Partition Driven Placement
[06:32:31] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:33:32] Phase 2.1.1.2 PBP: Clock Region Placement
[06:37:35] Phase 2.1.1.3 PBP: Compute Congestion
[06:37:35] Phase 2.1.1.4 PBP: UpdateTiming
[06:38:05] Phase 2.1.1.5 PBP: Add part constraints
[06:38:05] Phase 2.2 Update Timing before SLR Path Opt
[06:38:05] Phase 2.3 Global Placement Core
[06:48:15] Phase 2.3.1 Physical Synthesis In Placer
[06:53:52] Phase 3 Detail Placement
[06:53:52] Phase 3.1 Commit Multi Column Macros
[06:53:52] Phase 3.2 Commit Most Macros & LUTRAMs
[06:57:27] Phase 3.3 Small Shape DP
[06:57:27] Phase 3.3.1 Small Shape Clustering
[06:57:57] Phase 3.3.2 Flow Legalize Slice Clusters
[06:57:57] Phase 3.3.3 Slice Area Swap
[07:00:00] Phase 3.4 Place Remaining
[07:00:00] Phase 3.5 Re-assign LUT pins
[07:01:01] Phase 3.6 Pipeline Register Optimization
[07:01:01] Phase 3.7 Fast Optimization
[07:02:02] Phase 4 Post Placement Optimization and Clean-Up
[07:02:02] Phase 4.1 Post Commit Optimization
[07:04:05] Phase 4.1.1 Post Placement Optimization
[07:04:05] Phase 4.1.1.1 BUFG Insertion
[07:04:05] Phase 1 Physical Synthesis Initialization
[07:05:06] Phase 4.1.1.2 BUFG Replication
[07:06:38] Phase 4.1.1.3 Replication
[07:08:41] Phase 4.2 Post Placement Cleanup
[07:08:41] Phase 4.3 Placer Reporting
[07:08:41] Phase 4.3.1 Print Estimated Congestion
[07:09:12] Phase 4.4 Final Placement Cleanup
[07:14:18] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 54m 27s 

[07:14:18] Starting logic routing..
[07:15:50] Phase 1 Build RT Design
[07:17:52] Phase 2 Router Initialization
[07:17:52] Phase 2.1 Fix Topology Constraints
[07:22:58] Phase 2.2 Pre Route Cleanup
[07:22:58] Phase 2.3 Global Clock Net Routing
[07:24:00] Phase 2.4 Update Timing
[07:27:34] Phase 2.5 Update Timing for Bus Skew
[07:27:34] Phase 2.5.1 Update Timing
[07:28:35] Phase 3 Initial Routing
[07:28:35] Phase 3.1 Global Routing
[07:30:06] Phase 4 Rip-up And Reroute
[07:30:06] Phase 4.1 Global Iteration 0
[07:42:22] Phase 4.2 Global Iteration 1
[07:44:24] Phase 4.3 Global Iteration 2
[07:45:26] Phase 5 Delay and Skew Optimization
[07:45:26] Phase 5.1 Delay CleanUp
[07:45:26] Phase 5.1.1 Update Timing
[07:46:27] Phase 5.2 Clock Skew Optimization
[07:46:58] Phase 6 Post Hold Fix
[07:46:58] Phase 6.1 Hold Fix Iter
[07:46:58] Phase 6.1.1 Update Timing
[07:47:58] Phase 7 Leaf Clock Prog Delay Opt
[07:48:59] Phase 8 Route finalize
[07:49:30] Phase 9 Verifying routed nets
[07:49:30] Phase 10 Depositing Routes
[07:50:32] Phase 11 Post Router Timing
[07:50:32] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 36m 13s 

[07:50:32] Starting bitstream generation..
[08:07:52] Creating bitmap...
[08:21:06] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[08:21:06] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 30m 34s 
[08:23:23] Run vpl: Step impl: Completed
[08:23:23] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [08:23:24] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:51 ; elapsed = 03:01:31 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 79884 ; free virtual = 192869
INFO: [v++ 60-1443] [08:23:24] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.rtd -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [08:23:31] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 82302 ; free virtual = 195287
INFO: [v++ 60-1443] [08:23:31] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 34294628 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4010 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12425 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18633 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (34359401 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [08:23:32] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 82266 ; free virtual = 195283
INFO: [v++ 60-1443] [08:23:32] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [08:23:33] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 82257 ; free virtual = 195275
INFO: [v++ 60-1443] [08:23:33] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [08:23:33] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 82257 ; free virtual = 195275
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/system_estimate_aes128Ofb.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.ltx
INFO: [v++ 60-586] Created aes128Ofb.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/v++_link_aes128Ofb_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 2m 51s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128OfbDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128OfbDec.cpp -o aes128OfbDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes128OfbEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128OfbEnc.cpp -o aes128OfbEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbDec
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Ofb/log/aes128OfbDec

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbEnc
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Ofb/log/aes128OfbEnc
Running Dispatch Server on port:43871
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo.compile_summary, at Tue Jan 24 19:11:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 24 19:11:33 2023
Running Dispatch Server on port:36803
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo.compile_summary, at Tue Jan 24 19:11:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 24 19:11:33 2023
Running Rule Check Server on port:33357
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbDec/v++_compile_aes128OfbDec_guidance.html', at Tue Jan 24 19:11:37 2023
Running Rule Check Server on port:44261
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbEnc/v++_compile_aes128OfbEnc_guidance.html', at Tue Jan 24 19:11:37 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128OfbDec'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128OfbEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128OfbEnc Log file: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/aes128OfbEnc/aes128OfbEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_ofb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 22, loop 'encryption_ofb_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbEnc/system_estimate_aes128OfbEnc.xtxt
INFO: [v++ 60-586] Created aes128OfbEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 47s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128OfbDec Log file: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/aes128OfbDec/aes128OfbDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'updateKey'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'updateKey'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_ofb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 32, loop 'decryption_ofb_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/report/aes128OfbDec/system_estimate_aes128OfbDec.xtxt
INFO: [v++ 60-586] Created aes128OfbDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 53s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128OfbDec.xo aes128OfbEnc.xo -o aes128Ofb.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link
Running Dispatch Server on port:33119
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin.link_summary, at Tue Jan 24 19:15:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 24 19:15:33 2023
Running Rule Check Server on port:41317
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/v++_link_aes128Ofb_guidance.html', at Tue Jan 24 19:15:36 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:15:46] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo --xo /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo --config /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Jan 24 19:15:50 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128OfbEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:15:51] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/iprepo/xilinx_com_hls_aes128OfbEnc_1_0,aes128OfbEnc -ip /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/iprepo/xilinx_com_hls_aes128OfbDec_1_0,aes128OfbDec -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:16:06] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 102483 ; free virtual = 214119
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:16:06] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128OfbDec:1:aes128OfbDec_1 -nk aes128OfbEnc:1:aes128OfbEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128OfbDec, num: 1  {aes128OfbDec_1}
INFO: [CFGEN 83-0]   kernel: aes128OfbEnc, num: 1  {aes128OfbEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128OfbEnc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:16:16] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 100783 ; free virtual = 212428
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:16:16] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:16:23] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 102005 ; free virtual = 213673
INFO: [v++ 60-1441] [19:16:23] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 102046 ; free virtual = 213710
INFO: [v++ 60-1443] [19:16:23] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [19:16:30] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 101926 ; free virtual = 213615
INFO: [v++ 60-1443] [19:16:30] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [19:16:33] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 102195 ; free virtual = 213804
INFO: [v++ 60-1443] [19:16:33] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes128Ofb/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128OfbEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128OfbDec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[19:17:13] Run vpl: Step create_project: Started
Creating Vivado project.
[19:17:21] Run vpl: Step create_project: Completed
[19:17:21] Run vpl: Step create_bd: Started
[19:18:36] Run vpl: Step create_bd: RUNNING...
[19:19:04] Run vpl: Step create_bd: Completed
[19:19:04] Run vpl: Step update_bd: Started
[19:19:05] Run vpl: Step update_bd: Completed
[19:19:05] Run vpl: Step generate_target: Started
[19:20:21] Run vpl: Step generate_target: RUNNING...
[19:21:36] Run vpl: Step generate_target: RUNNING...
[19:22:01] Run vpl: Step generate_target: Completed
[19:22:01] Run vpl: Step config_hw_runs: Started
[19:22:07] Run vpl: Step config_hw_runs: Completed
[19:22:07] Run vpl: Step synth: Started
[19:22:38] Block-level synthesis in progress, 0 of 16 jobs complete, 7 jobs running.
[19:23:09] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:23:40] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:10] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:41] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:11] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:42] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:26:12] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:26:42] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[19:27:13] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:27:43] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:28:13] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:28:44] Block-level synthesis in progress, 3 of 16 jobs complete, 6 jobs running.
[19:29:14] Block-level synthesis in progress, 5 of 16 jobs complete, 6 jobs running.
[19:29:45] Block-level synthesis in progress, 6 of 16 jobs complete, 7 jobs running.
[19:30:15] Block-level synthesis in progress, 7 of 16 jobs complete, 6 jobs running.
[19:30:46] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:31:16] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:31:47] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:32:17] Block-level synthesis in progress, 10 of 16 jobs complete, 3 jobs running.
[19:32:47] Block-level synthesis in progress, 10 of 16 jobs complete, 5 jobs running.
[19:33:18] Block-level synthesis in progress, 13 of 16 jobs complete, 2 jobs running.
[19:33:49] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:34:19] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:34:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:35:20] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:35:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:36:21] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:36:51] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:37:21] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:37:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:44:27] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:44:57] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:45:28] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:45:58] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:46:28] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:46:59] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:47:29] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:48:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:48:30] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:49:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:49:31] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:50:01] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:50:32] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:51:02] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:51:32] Top-level synthesis in progress.
[19:52:03] Top-level synthesis in progress.
[19:52:33] Top-level synthesis in progress.
[19:53:04] Top-level synthesis in progress.
[19:53:34] Top-level synthesis in progress.
[19:53:54] Run vpl: Step synth: Completed
[19:53:54] Run vpl: Step impl: Started
[20:08:09] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 51m 31s 

[20:08:09] Starting logic optimization..
[20:09:41] Phase 1 Retarget
[20:09:41] Phase 2 Constant propagation
[20:10:12] Phase 3 Sweep
[20:11:12] Phase 4 BUFG optimization
[20:11:43] Phase 5 Shift Register Optimization
[20:11:43] Phase 6 Post Processing Netlist
[20:15:46] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 36s 

[20:15:46] Starting logic placement..
[20:16:47] Phase 1 Placer Initialization
[20:16:47] Phase 1.1 Placer Initialization Netlist Sorting
[20:19:50] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:21:22] Phase 1.3 Build Placer Netlist Model
[20:22:53] Phase 1.4 Constrain Clocks/Macros
[20:22:53] Phase 2 Global Placement
[20:22:53] Phase 2.1 Floorplanning
[20:23:23] Phase 2.1.1 Partition Driven Placement
[20:23:23] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:24:24] Phase 2.1.1.2 PBP: Clock Region Placement
[20:27:58] Phase 2.1.1.3 PBP: Compute Congestion
[20:27:58] Phase 2.1.1.4 PBP: UpdateTiming
[20:28:29] Phase 2.1.1.5 PBP: Add part constraints
[20:28:29] Phase 2.2 Update Timing before SLR Path Opt
[20:28:29] Phase 2.3 Global Placement Core
[20:38:08] Phase 2.3.1 Physical Synthesis In Placer
[20:40:40] Phase 3 Detail Placement
[20:40:40] Phase 3.1 Commit Multi Column Macros
[20:40:40] Phase 3.2 Commit Most Macros & LUTRAMs
[20:42:12] Phase 3.3 Small Shape DP
[20:42:12] Phase 3.3.1 Small Shape Clustering
[20:43:13] Phase 3.3.2 Flow Legalize Slice Clusters
[20:43:13] Phase 3.3.3 Slice Area Swap
[20:45:15] Phase 3.4 Place Remaining
[20:45:15] Phase 3.5 Re-assign LUT pins
[20:45:46] Phase 3.6 Pipeline Register Optimization
[20:45:46] Phase 3.7 Fast Optimization
[20:46:16] Phase 4 Post Placement Optimization and Clean-Up
[20:46:16] Phase 4.1 Post Commit Optimization
[20:47:48] Phase 4.1.1 Post Placement Optimization
[20:47:48] Phase 4.1.1.1 BUFG Insertion
[20:47:48] Phase 1 Physical Synthesis Initialization
[20:48:49] Phase 4.1.1.2 BUFG Replication
[20:50:21] Phase 4.1.1.3 Replication
[20:50:51] Phase 4.2 Post Placement Cleanup
[20:51:22] Phase 4.3 Placer Reporting
[20:51:22] Phase 4.3.1 Print Estimated Congestion
[20:51:52] Phase 4.4 Final Placement Cleanup
[21:01:33] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 45m 47s 

[21:01:33] Starting logic routing..
[21:03:05] Phase 1 Build RT Design
[21:05:39] Phase 2 Router Initialization
[21:05:39] Phase 2.1 Fix Topology Constraints
[21:09:13] Phase 2.2 Pre Route Cleanup
[21:09:13] Phase 2.3 Global Clock Net Routing
[21:10:14] Phase 2.4 Update Timing
[21:12:16] Phase 2.5 Update Timing for Bus Skew
[21:12:16] Phase 2.5.1 Update Timing
[21:13:47] Phase 3 Initial Routing
[21:13:47] Phase 3.1 Global Routing
[21:15:19] Phase 4 Rip-up And Reroute
[21:15:19] Phase 4.1 Global Iteration 0
[21:20:56] Phase 4.2 Global Iteration 1
[21:22:28] Phase 4.3 Global Iteration 2
[21:22:58] Phase 5 Delay and Skew Optimization
[21:22:58] Phase 5.1 Delay CleanUp
[21:22:58] Phase 5.1.1 Update Timing
[21:24:30] Phase 5.2 Clock Skew Optimization
[21:24:30] Phase 6 Post Hold Fix
[21:24:30] Phase 6.1 Hold Fix Iter
[21:24:30] Phase 6.1.1 Update Timing
[21:25:31] Phase 7 Leaf Clock Prog Delay Opt
[21:26:32] Phase 8 Route finalize
[21:27:03] Phase 9 Verifying routed nets
[21:27:03] Phase 10 Depositing Routes
[21:27:34] Phase 11 Post Router Timing
[21:27:34] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 26m 00s 

[21:27:34] Starting bitstream generation..
[21:46:25] Creating bitmap...
[21:57:38] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[21:57:38] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 30m 04s 
[22:00:09] Run vpl: Step impl: Completed
[22:00:10] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [22:00:10] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:34 ; elapsed = 02:43:37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 110512 ; free virtual = 203801
INFO: [v++ 60-1443] [22:00:10] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.rtd -o /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [22:00:17] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 112973 ; free virtual = 206262
INFO: [v++ 60-1443] [22:00:17] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31929784 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4010 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8599 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/aes128Ofb.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18639 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31990721 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [22:00:18] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 112942 ; free virtual = 206261
INFO: [v++ 60-1443] [22:00:18] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [22:00:19] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 112944 ; free virtual = 206263
INFO: [v++ 60-1443] [22:00:19] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/link/run_link
INFO: [v++ 60-1441] [22:00:19] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 112944 ; free virtual = 206263
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/system_estimate_aes128Ofb.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.ltx
INFO: [v++ 60-586] Created aes128Ofb.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/v++_link_aes128Ofb_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes128Ofb/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Ofb/aes128Ofb.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 44m 57s
INFO: [v++ 60-1653] Closing dispatch client.
