$date
  Thu Jul 25 17:43:56 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module full_adder_dataflow_tb $end
$var reg 3 ! test_vector[2:0] $end
$var reg 1 " s_sig $end
$var reg 1 # cout_sig $end
$scope module dut $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & cin $end
$var reg 1 ' s $end
$var reg 1 ( cout $end
$var reg 3 ) x_y_cin[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
0"
0#
0$
0%
0&
0'
0(
b000 )
#20000000
b001 !
1"
1&
1'
b001 )
#40000000
b010 !
1%
0&
b010 )
#60000000
b011 !
0"
1#
1&
0'
1(
b011 )
#80000000
b100 !
1"
0#
1$
0%
0&
1'
0(
b100 )
#100000000
b101 !
0"
1#
1&
0'
1(
b101 )
#120000000
b110 !
1%
0&
b110 )
#140000000
b111 !
1"
1&
1'
b111 )
#160000000
