

================================================================
== Vitis HLS Report for 'max_pool_16_16_s'
================================================================
* Date:           Sun Nov 10 15:46:11 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- m_loop_x_loop  |      128|      128|         2|          1|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 6 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln130 = store i8 0, i8 %indvar_flatten" [./layer.h:130]   --->   Operation 8 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln130 = store i5 0, i5 %m" [./layer.h:130]   --->   Operation 9 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln130 = store i4 0, i4 %x" [./layer.h:130]   --->   Operation 10 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.body16" [./layer.h:130]   --->   Operation 11 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [./layer.h:130]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.58ns)   --->   "%icmp_ln130 = icmp_eq  i8 %indvar_flatten_load, i8 128" [./layer.h:130]   --->   Operation 13 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln130_1 = add i8 %indvar_flatten_load, i8 1" [./layer.h:130]   --->   Operation 14 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc38, void %for.end40" [./layer.h:130]   --->   Operation 15 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [./layer.h:131]   --->   Operation 16 'load' 'x_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_load = load i5 %m" [./layer.h:130]   --->   Operation 17 'load' 'm_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln130 = add i5 %m_load, i5 1" [./layer.h:130]   --->   Operation 18 'add' 'add_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%icmp_ln131 = icmp_eq  i4 %x_load, i4 8" [./layer.h:131]   --->   Operation 19 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.35ns)   --->   "%select_ln130 = select i1 %icmp_ln131, i4 0, i4 %x_load" [./layer.h:130]   --->   Operation 20 'select' 'select_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln130_1 = select i1 %icmp_ln131, i5 %add_ln130, i5 %m_load" [./layer.h:130]   --->   Operation 21 'select' 'select_ln130_1' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i5 %select_ln130_1" [./layer.h:137]   --->   Operation 22 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln137, i3 0" [./layer.h:137]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %select_ln130" [./layer.h:137]   --->   Operation 24 'zext' 'zext_ln137' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln137 = add i7 %tmp, i7 %zext_ln137" [./layer.h:137]   --->   Operation 25 'add' 'add_ln137' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i7 %add_ln137" [./layer.h:137]   --->   Operation 26 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_0_0_addr = getelementptr i1 %input_0_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 27 'getelementptr' 'input_0_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_0_1_addr = getelementptr i1 %input_0_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 28 'getelementptr' 'input_0_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_1_0_addr = getelementptr i1 %input_1_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 29 'getelementptr' 'input_1_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_1_1_addr = getelementptr i1 %input_1_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 30 'getelementptr' 'input_1_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_2_0_addr = getelementptr i1 %input_2_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 31 'getelementptr' 'input_2_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_2_1_addr = getelementptr i1 %input_2_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 32 'getelementptr' 'input_2_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_3_0_addr = getelementptr i1 %input_3_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 33 'getelementptr' 'input_3_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_3_1_addr = getelementptr i1 %input_3_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 34 'getelementptr' 'input_3_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_4_0_addr = getelementptr i1 %input_4_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 35 'getelementptr' 'input_4_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_4_1_addr = getelementptr i1 %input_4_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 36 'getelementptr' 'input_4_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_5_0_addr = getelementptr i1 %input_5_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 37 'getelementptr' 'input_5_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_5_1_addr = getelementptr i1 %input_5_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 38 'getelementptr' 'input_5_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_6_0_addr = getelementptr i1 %input_6_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 39 'getelementptr' 'input_6_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_6_1_addr = getelementptr i1 %input_6_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 40 'getelementptr' 'input_6_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_7_0_addr = getelementptr i1 %input_7_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 41 'getelementptr' 'input_7_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_7_1_addr = getelementptr i1 %input_7_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 42 'getelementptr' 'input_7_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_8_0_addr = getelementptr i1 %input_8_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 43 'getelementptr' 'input_8_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_8_1_addr = getelementptr i1 %input_8_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 44 'getelementptr' 'input_8_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_9_0_addr = getelementptr i1 %input_9_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 45 'getelementptr' 'input_9_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_9_1_addr = getelementptr i1 %input_9_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 46 'getelementptr' 'input_9_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_10_0_addr = getelementptr i1 %input_10_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 47 'getelementptr' 'input_10_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_10_1_addr = getelementptr i1 %input_10_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 48 'getelementptr' 'input_10_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_11_0_addr = getelementptr i1 %input_11_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 49 'getelementptr' 'input_11_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_11_1_addr = getelementptr i1 %input_11_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 50 'getelementptr' 'input_11_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_12_0_addr = getelementptr i1 %input_12_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 51 'getelementptr' 'input_12_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_12_1_addr = getelementptr i1 %input_12_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 52 'getelementptr' 'input_12_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_13_0_addr = getelementptr i1 %input_13_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 53 'getelementptr' 'input_13_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_13_1_addr = getelementptr i1 %input_13_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 54 'getelementptr' 'input_13_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_14_0_addr = getelementptr i1 %input_14_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 55 'getelementptr' 'input_14_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_14_1_addr = getelementptr i1 %input_14_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 56 'getelementptr' 'input_14_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_15_0_addr = getelementptr i1 %input_15_0, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 57 'getelementptr' 'input_15_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_15_1_addr = getelementptr i1 %input_15_1, i64 0, i64 %zext_ln137_1" [./layer.h:137]   --->   Operation 58 'getelementptr' 'input_15_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.53ns)   --->   "%max = load i7 %input_0_0_addr" [./layer.h:137]   --->   Operation 59 'load' 'max' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 60 [2/2] (0.53ns)   --->   "%input_1_0_load = load i7 %input_1_0_addr" [./layer.h:137]   --->   Operation 60 'load' 'input_1_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 61 [2/2] (0.53ns)   --->   "%input_0_1_load = load i7 %input_0_1_addr" [./layer.h:137]   --->   Operation 61 'load' 'input_0_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 62 [2/2] (0.53ns)   --->   "%input_1_1_load = load i7 %input_1_1_addr" [./layer.h:137]   --->   Operation 62 'load' 'input_1_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 63 [2/2] (0.53ns)   --->   "%max_2 = load i7 %input_2_0_addr" [./layer.h:137]   --->   Operation 63 'load' 'max_2' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 64 [2/2] (0.53ns)   --->   "%input_3_0_load = load i7 %input_3_0_addr" [./layer.h:137]   --->   Operation 64 'load' 'input_3_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 65 [2/2] (0.53ns)   --->   "%input_2_1_load = load i7 %input_2_1_addr" [./layer.h:137]   --->   Operation 65 'load' 'input_2_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 66 [2/2] (0.53ns)   --->   "%input_3_1_load = load i7 %input_3_1_addr" [./layer.h:137]   --->   Operation 66 'load' 'input_3_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 67 [2/2] (0.53ns)   --->   "%max_4 = load i7 %input_4_0_addr" [./layer.h:137]   --->   Operation 67 'load' 'max_4' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 68 [2/2] (0.53ns)   --->   "%input_5_0_load = load i7 %input_5_0_addr" [./layer.h:137]   --->   Operation 68 'load' 'input_5_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 69 [2/2] (0.53ns)   --->   "%input_4_1_load = load i7 %input_4_1_addr" [./layer.h:137]   --->   Operation 69 'load' 'input_4_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 70 [2/2] (0.53ns)   --->   "%input_5_1_load = load i7 %input_5_1_addr" [./layer.h:137]   --->   Operation 70 'load' 'input_5_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 71 [2/2] (0.53ns)   --->   "%max_6 = load i7 %input_6_0_addr" [./layer.h:137]   --->   Operation 71 'load' 'max_6' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 72 [2/2] (0.53ns)   --->   "%input_7_0_load = load i7 %input_7_0_addr" [./layer.h:137]   --->   Operation 72 'load' 'input_7_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 73 [2/2] (0.53ns)   --->   "%input_6_1_load = load i7 %input_6_1_addr" [./layer.h:137]   --->   Operation 73 'load' 'input_6_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 74 [2/2] (0.53ns)   --->   "%input_7_1_load = load i7 %input_7_1_addr" [./layer.h:137]   --->   Operation 74 'load' 'input_7_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 75 [2/2] (0.53ns)   --->   "%max_8 = load i7 %input_8_0_addr" [./layer.h:137]   --->   Operation 75 'load' 'max_8' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 76 [2/2] (0.53ns)   --->   "%input_9_0_load = load i7 %input_9_0_addr" [./layer.h:137]   --->   Operation 76 'load' 'input_9_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 77 [2/2] (0.53ns)   --->   "%input_8_1_load = load i7 %input_8_1_addr" [./layer.h:137]   --->   Operation 77 'load' 'input_8_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 78 [2/2] (0.53ns)   --->   "%input_9_1_load = load i7 %input_9_1_addr" [./layer.h:137]   --->   Operation 78 'load' 'input_9_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 79 [2/2] (0.53ns)   --->   "%max_10 = load i7 %input_10_0_addr" [./layer.h:137]   --->   Operation 79 'load' 'max_10' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 80 [2/2] (0.53ns)   --->   "%input_11_0_load = load i7 %input_11_0_addr" [./layer.h:137]   --->   Operation 80 'load' 'input_11_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 81 [2/2] (0.53ns)   --->   "%input_10_1_load = load i7 %input_10_1_addr" [./layer.h:137]   --->   Operation 81 'load' 'input_10_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 82 [2/2] (0.53ns)   --->   "%input_11_1_load = load i7 %input_11_1_addr" [./layer.h:137]   --->   Operation 82 'load' 'input_11_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 83 [2/2] (0.53ns)   --->   "%max_12 = load i7 %input_12_0_addr" [./layer.h:137]   --->   Operation 83 'load' 'max_12' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 84 [2/2] (0.53ns)   --->   "%input_13_0_load = load i7 %input_13_0_addr" [./layer.h:137]   --->   Operation 84 'load' 'input_13_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 85 [2/2] (0.53ns)   --->   "%input_12_1_load = load i7 %input_12_1_addr" [./layer.h:137]   --->   Operation 85 'load' 'input_12_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 86 [2/2] (0.53ns)   --->   "%input_13_1_load = load i7 %input_13_1_addr" [./layer.h:137]   --->   Operation 86 'load' 'input_13_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 87 [2/2] (0.53ns)   --->   "%max_14 = load i7 %input_14_0_addr" [./layer.h:137]   --->   Operation 87 'load' 'max_14' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 88 [2/2] (0.53ns)   --->   "%input_15_0_load = load i7 %input_15_0_addr" [./layer.h:137]   --->   Operation 88 'load' 'input_15_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 89 [2/2] (0.53ns)   --->   "%input_14_1_load = load i7 %input_14_1_addr" [./layer.h:137]   --->   Operation 89 'load' 'input_14_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 90 [2/2] (0.53ns)   --->   "%input_15_1_load = load i7 %input_15_1_addr" [./layer.h:137]   --->   Operation 90 'load' 'input_15_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln131 = add i4 %select_ln130, i4 1" [./layer.h:131]   --->   Operation 91 'add' 'add_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln131 = store i8 %add_ln130_1, i8 %indvar_flatten" [./layer.h:131]   --->   Operation 92 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln131 = store i5 %select_ln130_1, i5 %m" [./layer.h:131]   --->   Operation 93 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln131 = store i4 %add_ln131, i4 %x" [./layer.h:131]   --->   Operation 94 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [./layer.h:145]   --->   Operation 172 'ret' 'ret_ln145' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @m_loop_x_loop_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 96 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i1 %output_0, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 97 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i1 %output_1, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 98 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i1 %output_2, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 99 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i1 %output_3, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 100 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i1 %output_4, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 101 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i1 %output_5, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 102 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i1 %output_6, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 103 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i1 %output_7, i64 0, i64 %zext_ln137_1" [./layer.h:141]   --->   Operation 104 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:132]   --->   Operation 105 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./layer.h:131]   --->   Operation 106 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.53ns)   --->   "%max = load i7 %input_0_0_addr" [./layer.h:137]   --->   Operation 107 'load' 'max' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 108 [1/2] (0.53ns)   --->   "%input_1_0_load = load i7 %input_1_0_addr" [./layer.h:137]   --->   Operation 108 'load' 'input_1_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 109 [1/2] (0.53ns)   --->   "%input_0_1_load = load i7 %input_0_1_addr" [./layer.h:137]   --->   Operation 109 'load' 'input_0_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 110 [1/2] (0.53ns)   --->   "%input_1_1_load = load i7 %input_1_1_addr" [./layer.h:137]   --->   Operation 110 'load' 'input_1_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%or_ln137 = or i1 %input_1_0_load, i1 %max" [./layer.h:137]   --->   Operation 111 'or' 'or_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%or_ln137_1 = or i1 %input_0_1_load, i1 %input_1_1_load" [./layer.h:137]   --->   Operation 112 'or' 'or_ln137_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_1 = or i1 %or_ln137_1, i1 %or_ln137" [./layer.h:137]   --->   Operation 113 'or' 'max_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_1, i7 %output_0_addr" [./layer.h:141]   --->   Operation 114 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 115 [1/2] (0.53ns)   --->   "%max_2 = load i7 %input_2_0_addr" [./layer.h:137]   --->   Operation 115 'load' 'max_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 116 [1/2] (0.53ns)   --->   "%input_3_0_load = load i7 %input_3_0_addr" [./layer.h:137]   --->   Operation 116 'load' 'input_3_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 117 [1/2] (0.53ns)   --->   "%input_2_1_load = load i7 %input_2_1_addr" [./layer.h:137]   --->   Operation 117 'load' 'input_2_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 118 [1/2] (0.53ns)   --->   "%input_3_1_load = load i7 %input_3_1_addr" [./layer.h:137]   --->   Operation 118 'load' 'input_3_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node max_3)   --->   "%or_ln137_3 = or i1 %input_3_0_load, i1 %max_2" [./layer.h:137]   --->   Operation 119 'or' 'or_ln137_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node max_3)   --->   "%or_ln137_4 = or i1 %input_2_1_load, i1 %input_3_1_load" [./layer.h:137]   --->   Operation 120 'or' 'or_ln137_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_3 = or i1 %or_ln137_4, i1 %or_ln137_3" [./layer.h:137]   --->   Operation 121 'or' 'max_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_3, i7 %output_1_addr" [./layer.h:141]   --->   Operation 122 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 123 [1/2] (0.53ns)   --->   "%max_4 = load i7 %input_4_0_addr" [./layer.h:137]   --->   Operation 123 'load' 'max_4' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 124 [1/2] (0.53ns)   --->   "%input_5_0_load = load i7 %input_5_0_addr" [./layer.h:137]   --->   Operation 124 'load' 'input_5_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 125 [1/2] (0.53ns)   --->   "%input_4_1_load = load i7 %input_4_1_addr" [./layer.h:137]   --->   Operation 125 'load' 'input_4_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 126 [1/2] (0.53ns)   --->   "%input_5_1_load = load i7 %input_5_1_addr" [./layer.h:137]   --->   Operation 126 'load' 'input_5_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node max_5)   --->   "%or_ln137_6 = or i1 %input_5_0_load, i1 %max_4" [./layer.h:137]   --->   Operation 127 'or' 'or_ln137_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node max_5)   --->   "%or_ln137_7 = or i1 %input_4_1_load, i1 %input_5_1_load" [./layer.h:137]   --->   Operation 128 'or' 'or_ln137_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_5 = or i1 %or_ln137_7, i1 %or_ln137_6" [./layer.h:137]   --->   Operation 129 'or' 'max_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_5, i7 %output_2_addr" [./layer.h:141]   --->   Operation 130 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 131 [1/2] (0.53ns)   --->   "%max_6 = load i7 %input_6_0_addr" [./layer.h:137]   --->   Operation 131 'load' 'max_6' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 132 [1/2] (0.53ns)   --->   "%input_7_0_load = load i7 %input_7_0_addr" [./layer.h:137]   --->   Operation 132 'load' 'input_7_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 133 [1/2] (0.53ns)   --->   "%input_6_1_load = load i7 %input_6_1_addr" [./layer.h:137]   --->   Operation 133 'load' 'input_6_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 134 [1/2] (0.53ns)   --->   "%input_7_1_load = load i7 %input_7_1_addr" [./layer.h:137]   --->   Operation 134 'load' 'input_7_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node max_7)   --->   "%or_ln137_9 = or i1 %input_7_0_load, i1 %max_6" [./layer.h:137]   --->   Operation 135 'or' 'or_ln137_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node max_7)   --->   "%or_ln137_10 = or i1 %input_6_1_load, i1 %input_7_1_load" [./layer.h:137]   --->   Operation 136 'or' 'or_ln137_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_7 = or i1 %or_ln137_10, i1 %or_ln137_9" [./layer.h:137]   --->   Operation 137 'or' 'max_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_7, i7 %output_3_addr" [./layer.h:141]   --->   Operation 138 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 139 [1/2] (0.53ns)   --->   "%max_8 = load i7 %input_8_0_addr" [./layer.h:137]   --->   Operation 139 'load' 'max_8' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 140 [1/2] (0.53ns)   --->   "%input_9_0_load = load i7 %input_9_0_addr" [./layer.h:137]   --->   Operation 140 'load' 'input_9_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 141 [1/2] (0.53ns)   --->   "%input_8_1_load = load i7 %input_8_1_addr" [./layer.h:137]   --->   Operation 141 'load' 'input_8_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 142 [1/2] (0.53ns)   --->   "%input_9_1_load = load i7 %input_9_1_addr" [./layer.h:137]   --->   Operation 142 'load' 'input_9_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node max_9)   --->   "%or_ln137_12 = or i1 %input_9_0_load, i1 %max_8" [./layer.h:137]   --->   Operation 143 'or' 'or_ln137_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node max_9)   --->   "%or_ln137_13 = or i1 %input_8_1_load, i1 %input_9_1_load" [./layer.h:137]   --->   Operation 144 'or' 'or_ln137_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_9 = or i1 %or_ln137_13, i1 %or_ln137_12" [./layer.h:137]   --->   Operation 145 'or' 'max_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_9, i7 %output_4_addr" [./layer.h:141]   --->   Operation 146 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 147 [1/2] (0.53ns)   --->   "%max_10 = load i7 %input_10_0_addr" [./layer.h:137]   --->   Operation 147 'load' 'max_10' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 148 [1/2] (0.53ns)   --->   "%input_11_0_load = load i7 %input_11_0_addr" [./layer.h:137]   --->   Operation 148 'load' 'input_11_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 149 [1/2] (0.53ns)   --->   "%input_10_1_load = load i7 %input_10_1_addr" [./layer.h:137]   --->   Operation 149 'load' 'input_10_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 150 [1/2] (0.53ns)   --->   "%input_11_1_load = load i7 %input_11_1_addr" [./layer.h:137]   --->   Operation 150 'load' 'input_11_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node max_11)   --->   "%or_ln137_15 = or i1 %input_11_0_load, i1 %max_10" [./layer.h:137]   --->   Operation 151 'or' 'or_ln137_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node max_11)   --->   "%or_ln137_16 = or i1 %input_10_1_load, i1 %input_11_1_load" [./layer.h:137]   --->   Operation 152 'or' 'or_ln137_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_11 = or i1 %or_ln137_16, i1 %or_ln137_15" [./layer.h:137]   --->   Operation 153 'or' 'max_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_11, i7 %output_5_addr" [./layer.h:141]   --->   Operation 154 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 155 [1/2] (0.53ns)   --->   "%max_12 = load i7 %input_12_0_addr" [./layer.h:137]   --->   Operation 155 'load' 'max_12' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 156 [1/2] (0.53ns)   --->   "%input_13_0_load = load i7 %input_13_0_addr" [./layer.h:137]   --->   Operation 156 'load' 'input_13_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 157 [1/2] (0.53ns)   --->   "%input_12_1_load = load i7 %input_12_1_addr" [./layer.h:137]   --->   Operation 157 'load' 'input_12_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 158 [1/2] (0.53ns)   --->   "%input_13_1_load = load i7 %input_13_1_addr" [./layer.h:137]   --->   Operation 158 'load' 'input_13_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node max_13)   --->   "%or_ln137_18 = or i1 %input_13_0_load, i1 %max_12" [./layer.h:137]   --->   Operation 159 'or' 'or_ln137_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node max_13)   --->   "%or_ln137_19 = or i1 %input_12_1_load, i1 %input_13_1_load" [./layer.h:137]   --->   Operation 160 'or' 'or_ln137_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_13 = or i1 %or_ln137_19, i1 %or_ln137_18" [./layer.h:137]   --->   Operation 161 'or' 'max_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_13, i7 %output_6_addr" [./layer.h:141]   --->   Operation 162 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 163 [1/2] (0.53ns)   --->   "%max_14 = load i7 %input_14_0_addr" [./layer.h:137]   --->   Operation 163 'load' 'max_14' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 164 [1/2] (0.53ns)   --->   "%input_15_0_load = load i7 %input_15_0_addr" [./layer.h:137]   --->   Operation 164 'load' 'input_15_0_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 165 [1/2] (0.53ns)   --->   "%input_14_1_load = load i7 %input_14_1_addr" [./layer.h:137]   --->   Operation 165 'load' 'input_14_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 166 [1/2] (0.53ns)   --->   "%input_15_1_load = load i7 %input_15_1_addr" [./layer.h:137]   --->   Operation 166 'load' 'input_15_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node max_15)   --->   "%or_ln137_21 = or i1 %input_15_0_load, i1 %max_14" [./layer.h:137]   --->   Operation 167 'or' 'or_ln137_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node max_15)   --->   "%or_ln137_22 = or i1 %input_14_1_load, i1 %input_15_1_load" [./layer.h:137]   --->   Operation 168 'or' 'or_ln137_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_15 = or i1 %or_ln137_22, i1 %or_ln137_21" [./layer.h:137]   --->   Operation 169 'or' 'max_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_15, i7 %output_7_addr" [./layer.h:141]   --->   Operation 170 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body16" [./layer.h:131]   --->   Operation 171 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	'alloca' operation ('x') [41]  (0 ns)
	'load' operation ('x_load', ./layer.h:131) on local variable 'x' [54]  (0 ns)
	'icmp' operation ('icmp_ln131', ./layer.h:131) [59]  (0.656 ns)
	'select' operation ('select_ln130', ./layer.h:130) [60]  (0.351 ns)
	'add' operation ('add_ln137', ./layer.h:137) [65]  (0.706 ns)
	'getelementptr' operation ('input_0_0_addr', ./layer.h:137) [67]  (0 ns)
	'load' operation ('max', ./layer.h:137) on array 'input_0_0' [109]  (0.537 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('max', ./layer.h:137) on array 'input_0_0' [109]  (0.537 ns)
	'or' operation ('or_ln137', ./layer.h:137) [113]  (0 ns)
	'or' operation ('max', ./layer.h:137) [115]  (0.122 ns)
	'store' operation ('store_ln141', ./layer.h:141) of variable 'max', ./layer.h:137 on array 'output_0' [116]  (0.537 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
