var g_sourceLines = [
'-------------------------------------------------------------------------------------------------',
'-- Author: Otto Horvath',
'-------------------------------------------------------------------------------------------------',
'-- Description: ~',
'--',
'--',
'-----------------------------------------------------------------------------------------------',
'library ieee                ;',
'library std                 ;',
'library work                ;',
'-----------------------------',
'use std.env.all             ;',
'use std.textio.all          ;',
'use ieee.numeric_std.all    ;',
'use ieee.std_logic_1164.all ;',
'-----------------------------',
'',
'',
'',
'------ Packages from "../tbench_pkg/" ----',
'',
'use work.tb_utils_pkg.all       ;',
'use work.tb_log_pkg.all         ;',
'use work.tb_report_pkg.all      ;',
'',
'use work.tb_tc_pkg.all          ;   -- Includes for the \'tc\' process.',
'use work.tb_chk_pkg.all         ;   -- Includes for the \'chk\' process.',
'----------------------------------------',
'',
'',
'',
'',
'use work.fifo_rd_if_test.all   ;',
'use work.fifo_rd_if_check.all  ;',
'',
'',
'',
'',
'-----------------------------------------------------------------------------------------------',
'entity fifo_rd_if_tb is',
'    -- These generics are initialized by the Python script at elaboration time.',
'    generic(',
'',
'        constant    RTL_NAME_G  :           string;         -- RTL name',
'',
'        constant    CLI_G       :           integer := 0;   --',
'        constant    GUI_G       :           integer := 0;   -- Simulation type indicators.',
'        constant    RGR_G       :           integer := 0    --',
'    );',
'end entity;',
'-----------------------------------------------------------------------------------------------',
'',
'',
'architecture bhv of fifo_rd_if_tb is',
'',
'    constant    clk_enabled_c:  std_logic:= \'1\';            -- Clock is enabled by default.',
'',
'',
'',
'    --------- Initializing the generic parameters  ----------',
'    procedure run_test is new tc',
'        generic map(',
'            new_run_name        =&gt;  "run_test"      ,       -- constant string',
'',
'            rtl_in_if_t         =&gt;  fifo_rd_if_in_if_t     ,       -- type',
'            called_tc           =&gt;  fifo_rd_if_test        ,       -- procedure',
'            called_tc_name      =&gt;  "fifo_rd_if_test"              -- constant string',
'        );',
'    -----------------------------------------------------------------------------------',
'',
'    --------- Initializing the generic parameters  ----------',
'    procedure run_check is new chk',
'        generic map(',
'            new_run_name        =&gt;  "run_check"     ,       -- constant string',
'',
'            rtl_out_if_t        =&gt;  fifo_rd_if_out_if_t    ,       -- type',
'            called_chk          =&gt;  fifo_rd_if_check       ,       -- procedure',
'            called_chk_name     =&gt;  "fifo_rd_if_check"             -- constant string',
'        );',
'    -----------------------------------------------------------------------------------',
'',
'        -- Shared variable between \'tc\' and \'chk\' process',
'    shared variable sync_sv :   synchronizer_t;',
'',
'    signal  rtl_out_if      :   fifo_rd_if_out_if_t;',
'',
'    signal      tb_if       :   tb_if_t :=( --',
'        clk     =&gt;  \'1\',                    --',
'        clk_en  =&gt;  \'0\',                    -- Testbench resouce related signals.',
'        rstn    =&gt;  \'1\',                    --',
'        rstn_req=&gt;  \'0\'                     --',
'    );                                      --',
'',
'',
'begin',
'',
'',
'    -----------------------------------------------------------------------------------------',
'    tc:     process is',
'                constant    this                :   string      :=  "process_tc";',
'',
'                variable    clock_enable_v      :   std_logic   :=  clk_enabled_c;          -- Clock enable, enabled by default',
'            begin',
'                ------------------------------------------------------',
'                setup(RTL_NAME_G,this,              clock_enable_v  ,                       --',
'                                                    tb_if.clk_en                            -- Setup the testbench.',
'                                                                    );                      --',
'                ------------------------------------------------------',
'                run_test(RTL_NAME_G,this,sync_sv,   rtl_in_if           ,                   --',
'                                                    tb_if.clk           ,',
'                                                    tb_if.rstn_req      ,',
'                                                    check_descriptor    );-- Run the testcases for the chosen RTL',
'                -- Drain time',
'                wait for 100 ns;',
'                ------------------------------------------------------',
'                report_and_exit(RTL_NAME_G,this,    RGR_G           ,',
'                                                    check_descriptor);                      -- Generate report based on results and exit.',
'                ------------------------------------------------------',
'            end process;',
'    -----------------------------------------------------------------------------------------',
'',
'',
'    -----------------------------------------------------------------------------------------',
'    chk:    process is',
'                constant    this            :   string      :=  "process_chk";',
'            begin',
'                ------------------------------------------------------',
'                run_check(RTL_NAME_G,this);',
'                ------------------------------------------------------',
'            end process;',
'    -----------------------------------------------------------------------------------------',
'',
'',
'',
'',
'',
'    -----------------------------------------------------------------------------------------',
'    rst_gen:    process is',
'                    constant    this            :   string      :=  "process_rst_gen";',
'                begin',
'',
'                    wait on tb_if.rstn_req;',
'',
'                    if(tb_if.rstn_req = \'1\')    then',
'                        tb_if.rstn     &lt;=  \'0\'; print(this &amp;": Reset is asserted.", 1);',
'                    else',
'                        tb_if.rstn     &lt;=  \'1\'; print(this &amp;": Reset is de-asserted.", 1);',
'                    end if;',
'',
'                end process;',
'    -----------------------------------------------------------------------------------------',
'',
'',
'',
'    -----------------------------------------------------------------------------------------',
'    clk_gen:    tb_if.clk  &lt;=  not tb_if.clk  after (clk_per_c/2) when (tb_if.clk_en = \'1\') else \'1\';',
'    -----------------------------------------------------------------------------------------',
'    L_DUT:  entity work.fifo_rd_if(rtl)',
'',
'                port map(',
'                    clk             =&gt;  tb_if.clk               ,',
'                    rstn            =&gt;  tb_if.rstn              ,',
'                    trig_in         =&gt;  rtl_in_if.trig_in       ,',
'                    trig_out_0      =&gt;  rtl_out_if.trig_out_0   ,',
'                    trig_out_1      =&gt;  rtl_out_if.trig_out_1   ,',
'                    rdata           =&gt;  rtl_out_if.rdata        ,',
'                    wr              =&gt;  rtl_in_if.wr            ,',
'                    wdata           =&gt;  rtl_in_if.wdata         ,',
'                    empty_to_DUV    =&gt;  rtl_out_if.empty_to_DUV ,',
'                    rd_from_DUV     =&gt;  rtl_in_if.rd_from_DUV   ,',
'                    rdata_to_DUV    =&gt;  rtl_out_if.rdata_to_DUV',
'                );',
'    -----------------------------------------------------------------------------------------',
'',
'end architecture;',
'',
'',
'',
'',
'',
''
];
countinueBuildStmtTable(g_sourceLines);
