--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout0" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1318 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.159ns.
--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_9 (SLICE_X2Y32.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.467 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X3Y30.B2       net (fanout=4)        1.017   vgaOut/vcounter<6>
    SLICE_X3Y30.B        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>_SW0
    SLICE_X3Y30.D6       net (fanout=5)        0.518   N27
    SLICE_X3Y30.D        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv1
    SLICE_X2Y30.AX       net (fanout=1)        0.810   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
    SLICE_X2Y30.COUT     Taxcy                 0.208   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.COUT     Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CIN      net (fanout=1)        0.108   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CLK      Tcinck                0.304   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.553ns logic, 2.456ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.467 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X3Y30.B2       net (fanout=4)        1.017   vgaOut/vcounter<6>
    SLICE_X3Y30.B        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>_SW0
    SLICE_X3Y30.A5       net (fanout=5)        0.204   N27
    SLICE_X3Y30.A        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>
    SLICE_X2Y31.B3       net (fanout=6)        0.557   vgaOut/vcounter[10]_GND_16_o_equal_9_o
    SLICE_X2Y31.COUT     Topcyb                0.380   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<5>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CIN      net (fanout=1)        0.108   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CLK      Tcinck                0.304   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.649ns logic, 1.886ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.467 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X3Y30.B2       net (fanout=4)        1.017   vgaOut/vcounter<6>
    SLICE_X3Y30.B        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>_SW0
    SLICE_X3Y30.A5       net (fanout=5)        0.204   N27
    SLICE_X3Y30.A        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>
    SLICE_X2Y30.B2       net (fanout=6)        0.465   vgaOut/vcounter[10]_GND_16_o_equal_9_o
    SLICE_X2Y30.COUT     Topcyb                0.380   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.COUT     Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CIN      net (fanout=1)        0.108   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CLK      Tcinck                0.304   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.725ns logic, 1.797ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_8 (SLICE_X2Y32.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.467 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X3Y30.B2       net (fanout=4)        1.017   vgaOut/vcounter<6>
    SLICE_X3Y30.B        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>_SW0
    SLICE_X3Y30.D6       net (fanout=5)        0.518   N27
    SLICE_X3Y30.D        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv1
    SLICE_X2Y30.AX       net (fanout=1)        0.810   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
    SLICE_X2Y30.COUT     Taxcy                 0.208   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.COUT     Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CIN      net (fanout=1)        0.108   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CLK      Tcinck                0.214   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.463ns logic, 2.456ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.467 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X3Y30.B2       net (fanout=4)        1.017   vgaOut/vcounter<6>
    SLICE_X3Y30.B        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>_SW0
    SLICE_X3Y30.A5       net (fanout=5)        0.204   N27
    SLICE_X3Y30.A        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>
    SLICE_X2Y31.B3       net (fanout=6)        0.557   vgaOut/vcounter[10]_GND_16_o_equal_9_o
    SLICE_X2Y31.COUT     Topcyb                0.380   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<5>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CIN      net (fanout=1)        0.108   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CLK      Tcinck                0.214   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.559ns logic, 1.886ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.467 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X3Y30.B2       net (fanout=4)        1.017   vgaOut/vcounter<6>
    SLICE_X3Y30.B        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>_SW0
    SLICE_X3Y30.A5       net (fanout=5)        0.204   N27
    SLICE_X3Y30.A        Tilo                  0.259   vgaOut/vcounter[10]_GND_16_o_equal_9_o_inv
                                                       vgaOut/vcounter[10]_GND_16_o_equal_9_o<10>
    SLICE_X2Y30.B2       net (fanout=6)        0.465   vgaOut/vcounter[10]_GND_16_o_equal_9_o
    SLICE_X2Y30.COUT     Topcyb                0.380   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X2Y31.COUT     Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CIN      net (fanout=1)        0.108   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X2Y32.CLK      Tcinck                0.214   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.635ns logic, 1.797ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_4 (SLICE_X2Y31.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_10 (FF)
  Destination:          vgaOut/vcounter_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.467 - 0.444)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_10 to vgaOut/vcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.408   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_10
    SLICE_X17Y33.C3      net (fanout=4)        0.661   vgaOut/hcounter<10>
    SLICE_X17Y33.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_16_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_16_o_equal_3_o<10>_SW0
    SLICE_X17Y33.B4      net (fanout=3)        0.338   N19
    SLICE_X17Y33.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_16_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_16_o_equal_3_o<10>
    SLICE_X2Y31.CE       net (fanout=9)        1.678   vgaOut/hcounter[10]_GND_16_o_equal_3_o
    SLICE_X2Y31.CLK      Tceck                 0.331   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.257ns logic, 2.677ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/vcounter_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.467 - 0.444)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_8 to vgaOut/vcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.AQ      Tcko                  0.408   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X17Y33.C2      net (fanout=4)        0.637   vgaOut/hcounter<8>
    SLICE_X17Y33.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_16_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_16_o_equal_3_o<10>_SW0
    SLICE_X17Y33.B4      net (fanout=3)        0.338   N19
    SLICE_X17Y33.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_16_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_16_o_equal_3_o<10>
    SLICE_X2Y31.CE       net (fanout=9)        1.678   vgaOut/hcounter[10]_GND_16_o_equal_3_o
    SLICE_X2Y31.CLK      Tceck                 0.331   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (1.257ns logic, 2.653ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_6 (FF)
  Destination:          vgaOut/vcounter_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.467 - 0.446)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_6 to vgaOut/vcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.408   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_6
    SLICE_X17Y33.C1      net (fanout=4)        0.598   vgaOut/hcounter<6>
    SLICE_X17Y33.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_16_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_16_o_equal_3_o<10>_SW0
    SLICE_X17Y33.B4      net (fanout=3)        0.338   N19
    SLICE_X17Y33.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_16_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_16_o_equal_3_o<10>
    SLICE_X2Y31.CE       net (fanout=9)        1.678   vgaOut/hcounter[10]_GND_16_o_equal_3_o
    SLICE_X2Y31.CLK      Tceck                 0.331   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.257ns logic, 2.614ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_6 (SLICE_X16Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_6 (FF)
  Destination:          vgaOut/hcounter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_6 to vgaOut/hcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.200   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_6
    SLICE_X16Y34.C5      net (fanout=4)        0.071   vgaOut/hcounter<6>
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.266   vgaOut/hcounter<7>
                                                       vgaOut/Mcount_hcounter_lut<6>
                                                       vgaOut/Mcount_hcounter_cy<7>
                                                       vgaOut/hcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.466ns logic, 0.071ns route)
                                                       (86.8% logic, 13.2% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_10 (SLICE_X16Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_10 (FF)
  Destination:          vgaOut/hcounter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_10 to vgaOut/hcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.200   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_10
    SLICE_X16Y35.C5      net (fanout=4)        0.074   vgaOut/hcounter<10>
    SLICE_X16Y35.CLK     Tah         (-Th)    -0.266   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<10>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.466ns logic, 0.074ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_7 (SLICE_X16Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_6 (FF)
  Destination:          vgaOut/hcounter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_6 to vgaOut/hcounter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.200   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_6
    SLICE_X16Y34.C5      net (fanout=4)        0.071   vgaOut/hcounter<6>
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.273   vgaOut/hcounter<7>
                                                       vgaOut/Mcount_hcounter_lut<6>
                                                       vgaOut/Mcount_hcounter_cy<7>
                                                       vgaOut/hcounter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.473ns logic, 0.071ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout1_buf/I0
  Logical resource: CLK_24MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.075ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaOut/hcounter<3>/CLK
  Logical resource: vgaOut/hcounter_0/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout1" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 
nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1316 paths analyzed, 228 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.304ns.
--------------------------------------------------------------------------------

Paths for end point segs/currentVal_2 (SLICE_X23Y38.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          segs/currentVal_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to segs/currentVal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.CMUX    Tshcko                0.461   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X31Y26.D3      net (fanout=9)        1.025   clks/fifo_count<2>
    SLICE_X31Y26.D       Tilo                  0.259   segs/count<1>
                                                       clks/anodes<15>2
    SLICE_X32Y26.C3      net (fanout=2)        0.506   clks/anodes<15>1
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.340   segs/currentVal<3>
                                                       segs/currentVal_2
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.265ns logic, 2.864ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_1 (FF)
  Destination:          segs/currentVal_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.969ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_1 to segs/currentVal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.BQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_1
    SLICE_X31Y26.D4      net (fanout=10)       0.935   clks/fifo_count<1>
    SLICE_X31Y26.D       Tilo                  0.259   segs/count<1>
                                                       clks/anodes<15>2
    SLICE_X32Y26.C3      net (fanout=2)        0.506   clks/anodes<15>1
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.340   segs/currentVal<3>
                                                       segs/currentVal_2
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.195ns logic, 2.774ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          segs/currentVal_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to segs/currentVal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X32Y26.C5      net (fanout=11)       1.513   clks/fifo_count<0>
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.340   segs/currentVal<3>
                                                       segs/currentVal_2
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.936ns logic, 2.846ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_1 (SLICE_X23Y38.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.CMUX    Tshcko                0.461   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X31Y26.D3      net (fanout=9)        1.025   clks/fifo_count<2>
    SLICE_X31Y26.D       Tilo                  0.259   segs/count<1>
                                                       clks/anodes<15>2
    SLICE_X32Y26.C3      net (fanout=2)        0.506   clks/anodes<15>1
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.324   segs/currentVal<3>
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (1.249ns logic, 2.864ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_1 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.953ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_1 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.BQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_1
    SLICE_X31Y26.D4      net (fanout=10)       0.935   clks/fifo_count<1>
    SLICE_X31Y26.D       Tilo                  0.259   segs/count<1>
                                                       clks/anodes<15>2
    SLICE_X32Y26.C3      net (fanout=2)        0.506   clks/anodes<15>1
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.324   segs/currentVal<3>
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.179ns logic, 2.774ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.766ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X32Y26.C5      net (fanout=11)       1.513   clks/fifo_count<0>
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.324   segs/currentVal<3>
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.920ns logic, 2.846ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_3 (SLICE_X23Y38.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.CMUX    Tshcko                0.461   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X31Y26.D3      net (fanout=9)        1.025   clks/fifo_count<2>
    SLICE_X31Y26.D       Tilo                  0.259   segs/count<1>
                                                       clks/anodes<15>2
    SLICE_X32Y26.C3      net (fanout=2)        0.506   clks/anodes<15>1
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.316   segs/currentVal<3>
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.241ns logic, 2.864ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_1 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.945ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_1 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.BQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_1
    SLICE_X31Y26.D4      net (fanout=10)       0.935   clks/fifo_count<1>
    SLICE_X31Y26.D       Tilo                  0.259   segs/count<1>
                                                       clks/anodes<15>2
    SLICE_X32Y26.C3      net (fanout=2)        0.506   clks/anodes<15>1
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.316   segs/currentVal<3>
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.171ns logic, 2.774ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.758ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.244 - 0.292)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X32Y26.C5      net (fanout=11)       1.513   clks/fifo_count<0>
    SLICE_X32Y26.C       Tilo                  0.205   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y38.CE      net (fanout=2)        1.333   segs/en_inv
    SLICE_X23Y38.CLK     Tceck                 0.316   segs/currentVal<3>
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.912ns logic, 2.846ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X31Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_0 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_0 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.AQ      Tcko                  0.198   segs/count<1>
                                                       segs/count_0
    SLICE_X31Y26.A6      net (fanout=8)        0.039   segs/count<0>
    SLICE_X31Y26.CLK     Tah         (-Th)    -0.215   segs/count<1>
                                                       segs/Mcount_count_xor<0>11_INV_0
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.413ns logic, 0.039ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Paths for end point init_count_11 (SLICE_X8Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_11 (FF)
  Destination:          init_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_11 to init_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.200   init_count<11>
                                                       init_count_11
    SLICE_X8Y40.D6       net (fanout=4)        0.022   init_count<11>
    SLICE_X8Y40.CLK      Tah         (-Th)    -0.237   init_count<11>
                                                       init_count<11>_rt
                                                       Mcount_init_count_xor<11>
                                                       init_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point clks/bounce_count_20 (SLICE_X28Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/bounce_count_20 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/bounce_count_20 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.AQ      Tcko                  0.200   clks/bounce_count<20>
                                                       clks/bounce_count_20
    SLICE_X28Y39.A6      net (fanout=3)        0.026   clks/bounce_count<20>
    SLICE_X28Y39.CLK     Tah         (-Th)    -0.238   clks/bounce_count<20>
                                                       clks/bounce_count<20>_rt
                                                       clks/Mcount_bounce_count_xor<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkout1
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------
Slack: 40.263ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK1
  Logical resource: clkfwd0/CK1
  Location pin: OLOGIC_X0Y32.CLK1
  Clock network: clk_24MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      3.334ns|      1.040ns|            0|            0|            0|         2634|
| CLK_24MHz/clkout0             |     40.000ns|      4.159ns|          N/A|            0|            0|         1318|            0|
| CLK_24MHz/clkout1             |     41.667ns|      4.304ns|          N/A|            0|            0|         1316|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    4.304|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2634 paths, 0 nets, and 347 connections

Design statistics:
   Minimum period:   4.304ns{1}   (Maximum frequency: 232.342MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 02 12:37:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 246 MB



