
02 spi configuration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003340  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080034d0  080034d0  000134d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003520  08003520  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003520  08003520  00013520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003528  08003528  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003528  08003528  00013528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800352c  0800352c  0001352c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003530  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000220  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000288  20000288  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00006aa3  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000017b3  00000000  00000000  00026b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006e8  00000000  00000000  00028338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000050c  00000000  00000000  00028a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00002731  00000000  00000000  00028f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00008a6a  00000000  00000000  0002b65d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c44e1  00000000  00000000  000340c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002198  00000000  00000000  000f85a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000095  00000000  00000000  000fa740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080034b8 	.word	0x080034b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080034b8 	.word	0x080034b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
 8000586:	4b26      	ldr	r3, [pc, #152]	; (8000620 <MX_GPIO_Init+0xb4>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a25      	ldr	r2, [pc, #148]	; (8000620 <MX_GPIO_Init+0xb4>)
 800058c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b23      	ldr	r3, [pc, #140]	; (8000620 <MX_GPIO_Init+0xb4>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800059a:	613b      	str	r3, [r7, #16]
 800059c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
 80005a2:	4b1f      	ldr	r3, [pc, #124]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a1e      	ldr	r2, [pc, #120]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005a8:	f043 0304 	orr.w	r3, r3, #4
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
 80005ae:	4b1c      	ldr	r3, [pc, #112]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0304 	and.w	r3, r3, #4
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	4b18      	ldr	r3, [pc, #96]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a17      	ldr	r2, [pc, #92]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005c4:	f043 0302 	orr.w	r3, r3, #2
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b15      	ldr	r3, [pc, #84]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0302 	and.w	r3, r3, #2
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	2300      	movs	r3, #0
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	4b11      	ldr	r3, [pc, #68]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a10      	ldr	r2, [pc, #64]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <MX_GPIO_Init+0xb4>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2101      	movs	r1, #1
 80005f6:	480b      	ldr	r0, [pc, #44]	; (8000624 <MX_GPIO_Init+0xb8>)
 80005f8:	f000 fdd2 	bl	80011a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80005fc:	2301      	movs	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000600:	2301      	movs	r3, #1
 8000602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000604:	2300      	movs	r3, #0
 8000606:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000608:	2300      	movs	r3, #0
 800060a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800060c:	f107 0314 	add.w	r3, r7, #20
 8000610:	4619      	mov	r1, r3
 8000612:	4804      	ldr	r0, [pc, #16]	; (8000624 <MX_GPIO_Init+0xb8>)
 8000614:	f000 fc28 	bl	8000e68 <HAL_GPIO_Init>

}
 8000618:	bf00      	nop
 800061a:	3728      	adds	r7, #40	; 0x28
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40023800 	.word	0x40023800
 8000624:	40020800 	.word	0x40020800

08000628 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000630:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000634:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	2b00      	cmp	r3, #0
 800063e:	d013      	beq.n	8000668 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000640:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000644:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000648:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800064c:	2b00      	cmp	r3, #0
 800064e:	d00b      	beq.n	8000668 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000650:	e000      	b.n	8000654 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000652:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000654:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0f9      	beq.n	8000652 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800065e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000668:	687b      	ldr	r3, [r7, #4]
}
 800066a:	4618      	mov	r0, r3
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	mpu.settings.gFullScaleRange = GFSR_500DPS;
 800067e:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <main+0x68>)
 8000680:	2201      	movs	r2, #1
 8000682:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	mpu.settings.aFullScaleRange = AFSR_4G;
 8000686:	4b16      	ldr	r3, [pc, #88]	; (80006e0 <main+0x68>)
 8000688:	2201      	movs	r2, #1
 800068a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068e:	f000 fa6f 	bl	8000b70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 f82d 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000696:	f7ff ff69 	bl	800056c <MX_GPIO_Init>
  MX_SPI2_Init();
 800069a:	f000 f8b5 	bl	8000808 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 800069e:	2064      	movs	r0, #100	; 0x64
 80006a0:	f000 fad8 	bl	8000c54 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2101      	movs	r1, #1
 80006a8:	480e      	ldr	r0, [pc, #56]	; (80006e4 <main+0x6c>)
 80006aa:	f000 fd79 	bl	80011a0 <HAL_GPIO_WritePin>
  uint8_t address = 0x80 | 0x75;
 80006ae:	23f5      	movs	r3, #245	; 0xf5
 80006b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
    HAL_SPI_Transmit(&hspi2, &address, sizeof(address), 100);
 80006b2:	1df9      	adds	r1, r7, #7
 80006b4:	2364      	movs	r3, #100	; 0x64
 80006b6:	2201      	movs	r2, #1
 80006b8:	480b      	ldr	r0, [pc, #44]	; (80006e8 <main+0x70>)
 80006ba:	f001 fa78 	bl	8001bae <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, &data, 1, 100);
 80006be:	1db9      	adds	r1, r7, #6
 80006c0:	2364      	movs	r3, #100	; 0x64
 80006c2:	2201      	movs	r2, #1
 80006c4:	4808      	ldr	r0, [pc, #32]	; (80006e8 <main+0x70>)
 80006c6:	f001 fbb5 	bl	8001e34 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80006ca:	2201      	movs	r2, #1
 80006cc:	2101      	movs	r1, #1
 80006ce:	4805      	ldr	r0, [pc, #20]	; (80006e4 <main+0x6c>)
 80006d0:	f000 fd66 	bl	80011a0 <HAL_GPIO_WritePin>
    printf("data 0x%x \n", data);
 80006d4:	79bb      	ldrb	r3, [r7, #6]
 80006d6:	4619      	mov	r1, r3
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <main+0x74>)
 80006da:	f002 f877 	bl	80027cc <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006de:	e7fe      	b.n	80006de <main+0x66>
 80006e0:	20000084 	.word	0x20000084
 80006e4:	40020800 	.word	0x40020800
 80006e8:	200000dc 	.word	0x200000dc
 80006ec:	080034d0 	.word	0x080034d0

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	; 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	2230      	movs	r2, #48	; 0x30
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f002 f8b9 	bl	8002876 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	2300      	movs	r3, #0
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	4b28      	ldr	r3, [pc, #160]	; (80007bc <SystemClock_Config+0xcc>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071c:	4a27      	ldr	r2, [pc, #156]	; (80007bc <SystemClock_Config+0xcc>)
 800071e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000722:	6413      	str	r3, [r2, #64]	; 0x40
 8000724:	4b25      	ldr	r3, [pc, #148]	; (80007bc <SystemClock_Config+0xcc>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	4b22      	ldr	r3, [pc, #136]	; (80007c0 <SystemClock_Config+0xd0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a21      	ldr	r2, [pc, #132]	; (80007c0 <SystemClock_Config+0xd0>)
 800073a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073e:	6013      	str	r3, [r2, #0]
 8000740:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <SystemClock_Config+0xd0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074c:	2301      	movs	r3, #1
 800074e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000750:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000754:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000756:	2302      	movs	r3, #2
 8000758:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800075a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800075e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000760:	2308      	movs	r3, #8
 8000762:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000764:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000768:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076a:	2302      	movs	r3, #2
 800076c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800076e:	2307      	movs	r3, #7
 8000770:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000772:	f107 0320 	add.w	r3, r7, #32
 8000776:	4618      	mov	r0, r3
 8000778:	f000 fd2c 	bl	80011d4 <HAL_RCC_OscConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000782:	f000 f83b 	bl	80007fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000786:	230f      	movs	r3, #15
 8000788:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078a:	2302      	movs	r3, #2
 800078c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000792:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000796:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000798:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800079c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800079e:	f107 030c 	add.w	r3, r7, #12
 80007a2:	2105      	movs	r1, #5
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 ff8d 	bl	80016c4 <HAL_RCC_ClockConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007b0:	f000 f824 	bl	80007fc <Error_Handler>
  }
}
 80007b4:	bf00      	nop
 80007b6:	3750      	adds	r7, #80	; 0x50
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40007000 	.word	0x40007000

080007c4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	e009      	b.n	80007ea <_write+0x26>
		ITM_SendChar(*ptr++);
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	1c5a      	adds	r2, r3, #1
 80007da:	60ba      	str	r2, [r7, #8]
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff ff22 	bl	8000628 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	3301      	adds	r3, #1
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697a      	ldr	r2, [r7, #20]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	dbf1      	blt.n	80007d6 <_write+0x12>
	return len;
 80007f2:	687b      	ldr	r3, [r7, #4]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000804:	e7fe      	b.n	8000804 <Error_Handler+0x8>
	...

08000808 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800080c:	4b17      	ldr	r3, [pc, #92]	; (800086c <MX_SPI2_Init+0x64>)
 800080e:	4a18      	ldr	r2, [pc, #96]	; (8000870 <MX_SPI2_Init+0x68>)
 8000810:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000812:	4b16      	ldr	r3, [pc, #88]	; (800086c <MX_SPI2_Init+0x64>)
 8000814:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000818:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800081a:	4b14      	ldr	r3, [pc, #80]	; (800086c <MX_SPI2_Init+0x64>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000820:	4b12      	ldr	r3, [pc, #72]	; (800086c <MX_SPI2_Init+0x64>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000826:	4b11      	ldr	r3, [pc, #68]	; (800086c <MX_SPI2_Init+0x64>)
 8000828:	2202      	movs	r2, #2
 800082a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800082c:	4b0f      	ldr	r3, [pc, #60]	; (800086c <MX_SPI2_Init+0x64>)
 800082e:	2201      	movs	r2, #1
 8000830:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000832:	4b0e      	ldr	r3, [pc, #56]	; (800086c <MX_SPI2_Init+0x64>)
 8000834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000838:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800083a:	4b0c      	ldr	r3, [pc, #48]	; (800086c <MX_SPI2_Init+0x64>)
 800083c:	2228      	movs	r2, #40	; 0x28
 800083e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000840:	4b0a      	ldr	r3, [pc, #40]	; (800086c <MX_SPI2_Init+0x64>)
 8000842:	2200      	movs	r2, #0
 8000844:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <MX_SPI2_Init+0x64>)
 8000848:	2200      	movs	r2, #0
 800084a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800084c:	4b07      	ldr	r3, [pc, #28]	; (800086c <MX_SPI2_Init+0x64>)
 800084e:	2200      	movs	r2, #0
 8000850:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <MX_SPI2_Init+0x64>)
 8000854:	220a      	movs	r2, #10
 8000856:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000858:	4804      	ldr	r0, [pc, #16]	; (800086c <MX_SPI2_Init+0x64>)
 800085a:	f001 f91f 	bl	8001a9c <HAL_SPI_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000864:	f7ff ffca 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200000dc 	.word	0x200000dc
 8000870:	40003800 	.word	0x40003800

08000874 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a28      	ldr	r2, [pc, #160]	; (8000934 <HAL_SPI_MspInit+0xc0>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d14a      	bne.n	800092c <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	4b27      	ldr	r3, [pc, #156]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089e:	4a26      	ldr	r2, [pc, #152]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a4:	6413      	str	r3, [r2, #64]	; 0x40
 80008a6:	4b24      	ldr	r3, [pc, #144]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	4b20      	ldr	r3, [pc, #128]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a1f      	ldr	r2, [pc, #124]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b1d      	ldr	r3, [pc, #116]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a18      	ldr	r2, [pc, #96]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b16      	ldr	r3, [pc, #88]	; (8000938 <HAL_SPI_MspInit+0xc4>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008ea:	230c      	movs	r3, #12
 80008ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f6:	2303      	movs	r3, #3
 80008f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008fa:	2305      	movs	r3, #5
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4619      	mov	r1, r3
 8000904:	480d      	ldr	r0, [pc, #52]	; (800093c <HAL_SPI_MspInit+0xc8>)
 8000906:	f000 faaf 	bl	8000e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800090a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800090e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000910:	2302      	movs	r3, #2
 8000912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000918:	2303      	movs	r3, #3
 800091a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800091c:	2305      	movs	r3, #5
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	4619      	mov	r1, r3
 8000926:	4806      	ldr	r0, [pc, #24]	; (8000940 <HAL_SPI_MspInit+0xcc>)
 8000928:	f000 fa9e 	bl	8000e68 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	; 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40003800 	.word	0x40003800
 8000938:	40023800 	.word	0x40023800
 800093c:	40020800 	.word	0x40020800
 8000940:	40020400 	.word	0x40020400

08000944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	4b10      	ldr	r3, [pc, #64]	; (8000990 <HAL_MspInit+0x4c>)
 8000950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000952:	4a0f      	ldr	r2, [pc, #60]	; (8000990 <HAL_MspInit+0x4c>)
 8000954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000958:	6453      	str	r3, [r2, #68]	; 0x44
 800095a:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <HAL_MspInit+0x4c>)
 800095c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800095e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	603b      	str	r3, [r7, #0]
 800096a:	4b09      	ldr	r3, [pc, #36]	; (8000990 <HAL_MspInit+0x4c>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096e:	4a08      	ldr	r2, [pc, #32]	; (8000990 <HAL_MspInit+0x4c>)
 8000970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000974:	6413      	str	r3, [r2, #64]	; 0x40
 8000976:	4b06      	ldr	r3, [pc, #24]	; (8000990 <HAL_MspInit+0x4c>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000982:	2007      	movs	r0, #7
 8000984:	f000 fa3c 	bl	8000e00 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40023800 	.word	0x40023800

08000994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000998:	e7fe      	b.n	8000998 <NMI_Handler+0x4>

0800099a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099e:	e7fe      	b.n	800099e <HardFault_Handler+0x4>

080009a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <MemManage_Handler+0x4>

080009a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009aa:	e7fe      	b.n	80009aa <BusFault_Handler+0x4>

080009ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b0:	e7fe      	b.n	80009b0 <UsageFault_Handler+0x4>

080009b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b2:	b480      	push	{r7}
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b6:	bf00      	nop
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ce:	b480      	push	{r7}
 80009d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009e0:	f000 f918 	bl	8000c14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	e00a      	b.n	8000a10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009fa:	f3af 8000 	nop.w
 80009fe:	4601      	mov	r1, r0
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	1c5a      	adds	r2, r3, #1
 8000a04:	60ba      	str	r2, [r7, #8]
 8000a06:	b2ca      	uxtb	r2, r1
 8000a08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	617b      	str	r3, [r7, #20]
 8000a10:	697a      	ldr	r2, [r7, #20]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	dbf0      	blt.n	80009fa <_read+0x12>
  }

  return len;
 8000a18:	687b      	ldr	r3, [r7, #4]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a22:	b480      	push	{r7}
 8000a24:	b083      	sub	sp, #12
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr

08000a3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b083      	sub	sp, #12
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
 8000a42:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a4a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <_isatty>:

int _isatty(int file)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a62:	2301      	movs	r3, #1
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a7c:	2300      	movs	r3, #0
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
	...

08000a8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a94:	4a14      	ldr	r2, [pc, #80]	; (8000ae8 <_sbrk+0x5c>)
 8000a96:	4b15      	ldr	r3, [pc, #84]	; (8000aec <_sbrk+0x60>)
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa0:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <_sbrk+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d102      	bne.n	8000aae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <_sbrk+0x64>)
 8000aaa:	4a12      	ldr	r2, [pc, #72]	; (8000af4 <_sbrk+0x68>)
 8000aac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <_sbrk+0x64>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d207      	bcs.n	8000acc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000abc:	f001 ff2a 	bl	8002914 <__errno>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	220c      	movs	r2, #12
 8000ac4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aca:	e009      	b.n	8000ae0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	; (8000af0 <_sbrk+0x64>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4413      	add	r3, r2
 8000ada:	4a05      	ldr	r2, [pc, #20]	; (8000af0 <_sbrk+0x64>)
 8000adc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ade:	68fb      	ldr	r3, [r7, #12]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3718      	adds	r7, #24
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20020000 	.word	0x20020000
 8000aec:	00000400 	.word	0x00000400
 8000af0:	20000134 	.word	0x20000134
 8000af4:	20000288 	.word	0x20000288

08000af8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <SystemInit+0x20>)
 8000afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b02:	4a05      	ldr	r2, [pc, #20]	; (8000b18 <SystemInit+0x20>)
 8000b04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b20:	f7ff ffea 	bl	8000af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b24:	480c      	ldr	r0, [pc, #48]	; (8000b58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b26:	490d      	ldr	r1, [pc, #52]	; (8000b5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b28:	4a0d      	ldr	r2, [pc, #52]	; (8000b60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b2c:	e002      	b.n	8000b34 <LoopCopyDataInit>

08000b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b32:	3304      	adds	r3, #4

08000b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b38:	d3f9      	bcc.n	8000b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b3a:	4a0a      	ldr	r2, [pc, #40]	; (8000b64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b3c:	4c0a      	ldr	r4, [pc, #40]	; (8000b68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b40:	e001      	b.n	8000b46 <LoopFillZerobss>

08000b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b44:	3204      	adds	r2, #4

08000b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b48:	d3fb      	bcc.n	8000b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b4a:	f001 fee9 	bl	8002920 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b4e:	f7ff fd93 	bl	8000678 <main>
  bx  lr    
 8000b52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b5c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b60:	08003530 	.word	0x08003530
  ldr r2, =_sbss
 8000b64:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b68:	20000288 	.word	0x20000288

08000b6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b6c:	e7fe      	b.n	8000b6c <ADC_IRQHandler>
	...

08000b70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b74:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <HAL_Init+0x40>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a0d      	ldr	r2, [pc, #52]	; (8000bb0 <HAL_Init+0x40>)
 8000b7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b80:	4b0b      	ldr	r3, [pc, #44]	; (8000bb0 <HAL_Init+0x40>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a0a      	ldr	r2, [pc, #40]	; (8000bb0 <HAL_Init+0x40>)
 8000b86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <HAL_Init+0x40>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <HAL_Init+0x40>)
 8000b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 f931 	bl	8000e00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 f808 	bl	8000bb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba4:	f7ff fece 	bl	8000944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40023c00 	.word	0x40023c00

08000bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_InitTick+0x54>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <HAL_InitTick+0x58>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f000 f93b 	bl	8000e4e <HAL_SYSTICK_Config>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bde:	2301      	movs	r3, #1
 8000be0:	e00e      	b.n	8000c00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2b0f      	cmp	r3, #15
 8000be6:	d80a      	bhi.n	8000bfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be8:	2200      	movs	r2, #0
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	f000 f911 	bl	8000e16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf4:	4a06      	ldr	r2, [pc, #24]	; (8000c10 <HAL_InitTick+0x5c>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e000      	b.n	8000c00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000000 	.word	0x20000000
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	20000004 	.word	0x20000004

08000c14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <HAL_IncTick+0x20>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <HAL_IncTick+0x24>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4413      	add	r3, r2
 8000c24:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <HAL_IncTick+0x24>)
 8000c26:	6013      	str	r3, [r2, #0]
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000138 	.word	0x20000138

08000c3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <HAL_GetTick+0x14>)
 8000c42:	681b      	ldr	r3, [r3, #0]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	20000138 	.word	0x20000138

08000c54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c5c:	f7ff ffee 	bl	8000c3c <HAL_GetTick>
 8000c60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c6c:	d005      	beq.n	8000c7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <HAL_Delay+0x44>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	461a      	mov	r2, r3
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4413      	add	r3, r2
 8000c78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c7a:	bf00      	nop
 8000c7c:	f7ff ffde 	bl	8000c3c <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d8f7      	bhi.n	8000c7c <HAL_Delay+0x28>
  {
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	bf00      	nop
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000008 	.word	0x20000008

08000c9c <__NVIC_SetPriorityGrouping>:
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cce:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	60d3      	str	r3, [r2, #12]
}
 8000cd4:	bf00      	nop
 8000cd6:	3714      	adds	r7, #20
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_GetPriorityGrouping>:
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce8:	4b04      	ldr	r3, [pc, #16]	; (8000cfc <__NVIC_GetPriorityGrouping+0x18>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	f003 0307 	and.w	r3, r3, #7
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_SetPriority>:
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db0a      	blt.n	8000d2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	490c      	ldr	r1, [pc, #48]	; (8000d4c <__NVIC_SetPriority+0x4c>)
 8000d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	b2d2      	uxtb	r2, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d28:	e00a      	b.n	8000d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4908      	ldr	r1, [pc, #32]	; (8000d50 <__NVIC_SetPriority+0x50>)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	3b04      	subs	r3, #4
 8000d38:	0112      	lsls	r2, r2, #4
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	761a      	strb	r2, [r3, #24]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <NVIC_EncodePriority>:
{
 8000d54:	b480      	push	{r7}
 8000d56:	b089      	sub	sp, #36	; 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	f1c3 0307 	rsb	r3, r3, #7
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	bf28      	it	cs
 8000d72:	2304      	movcs	r3, #4
 8000d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	2b06      	cmp	r3, #6
 8000d7c:	d902      	bls.n	8000d84 <NVIC_EncodePriority+0x30>
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3b03      	subs	r3, #3
 8000d82:	e000      	b.n	8000d86 <NVIC_EncodePriority+0x32>
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43da      	mvns	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	401a      	ands	r2, r3
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	fa01 f303 	lsl.w	r3, r1, r3
 8000da6:	43d9      	mvns	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dac:	4313      	orrs	r3, r2
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3724      	adds	r7, #36	; 0x24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
	...

08000dbc <SysTick_Config>:
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dcc:	d301      	bcc.n	8000dd2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e00f      	b.n	8000df2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	; (8000dfc <SysTick_Config+0x40>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dda:	210f      	movs	r1, #15
 8000ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8000de0:	f7ff ff8e 	bl	8000d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <SysTick_Config+0x40>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dea:	4b04      	ldr	r3, [pc, #16]	; (8000dfc <SysTick_Config+0x40>)
 8000dec:	2207      	movs	r2, #7
 8000dee:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	e000e010 	.word	0xe000e010

08000e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f7ff ff47 	bl	8000c9c <__NVIC_SetPriorityGrouping>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b086      	sub	sp, #24
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
 8000e22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e28:	f7ff ff5c 	bl	8000ce4 <__NVIC_GetPriorityGrouping>
 8000e2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	68b9      	ldr	r1, [r7, #8]
 8000e32:	6978      	ldr	r0, [r7, #20]
 8000e34:	f7ff ff8e 	bl	8000d54 <NVIC_EncodePriority>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3e:	4611      	mov	r1, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff5d 	bl	8000d00 <__NVIC_SetPriority>
}
 8000e46:	bf00      	nop
 8000e48:	3718      	adds	r7, #24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff ffb0 	bl	8000dbc <SysTick_Config>
 8000e5c:	4603      	mov	r3, r0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b089      	sub	sp, #36	; 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e72:	2300      	movs	r3, #0
 8000e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]
 8000e82:	e16b      	b.n	800115c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e84:	2201      	movs	r2, #1
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	f040 815a 	bne.w	8001156 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f003 0303 	and.w	r3, r3, #3
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d005      	beq.n	8000eba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d130      	bne.n	8000f1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	68da      	ldr	r2, [r3, #12]
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	091b      	lsrs	r3, r3, #4
 8000f06:	f003 0201 	and.w	r2, r3, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f003 0303 	and.w	r3, r3, #3
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	d017      	beq.n	8000f58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	2203      	movs	r2, #3
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d123      	bne.n	8000fac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	08da      	lsrs	r2, r3, #3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3208      	adds	r2, #8
 8000f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	f003 0307 	and.w	r3, r3, #7
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	220f      	movs	r2, #15
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	691a      	ldr	r2, [r3, #16]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	08da      	lsrs	r2, r3, #3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3208      	adds	r2, #8
 8000fa6:	69b9      	ldr	r1, [r7, #24]
 8000fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f003 0203 	and.w	r2, r3, #3
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f000 80b4 	beq.w	8001156 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b60      	ldr	r3, [pc, #384]	; (8001174 <HAL_GPIO_Init+0x30c>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff6:	4a5f      	ldr	r2, [pc, #380]	; (8001174 <HAL_GPIO_Init+0x30c>)
 8000ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ffe:	4b5d      	ldr	r3, [pc, #372]	; (8001174 <HAL_GPIO_Init+0x30c>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800100a:	4a5b      	ldr	r2, [pc, #364]	; (8001178 <HAL_GPIO_Init+0x310>)
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	089b      	lsrs	r3, r3, #2
 8001010:	3302      	adds	r3, #2
 8001012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	220f      	movs	r2, #15
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4013      	ands	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a52      	ldr	r2, [pc, #328]	; (800117c <HAL_GPIO_Init+0x314>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d02b      	beq.n	800108e <HAL_GPIO_Init+0x226>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a51      	ldr	r2, [pc, #324]	; (8001180 <HAL_GPIO_Init+0x318>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d025      	beq.n	800108a <HAL_GPIO_Init+0x222>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a50      	ldr	r2, [pc, #320]	; (8001184 <HAL_GPIO_Init+0x31c>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d01f      	beq.n	8001086 <HAL_GPIO_Init+0x21e>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a4f      	ldr	r2, [pc, #316]	; (8001188 <HAL_GPIO_Init+0x320>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d019      	beq.n	8001082 <HAL_GPIO_Init+0x21a>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a4e      	ldr	r2, [pc, #312]	; (800118c <HAL_GPIO_Init+0x324>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d013      	beq.n	800107e <HAL_GPIO_Init+0x216>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a4d      	ldr	r2, [pc, #308]	; (8001190 <HAL_GPIO_Init+0x328>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d00d      	beq.n	800107a <HAL_GPIO_Init+0x212>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a4c      	ldr	r2, [pc, #304]	; (8001194 <HAL_GPIO_Init+0x32c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d007      	beq.n	8001076 <HAL_GPIO_Init+0x20e>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a4b      	ldr	r2, [pc, #300]	; (8001198 <HAL_GPIO_Init+0x330>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d101      	bne.n	8001072 <HAL_GPIO_Init+0x20a>
 800106e:	2307      	movs	r3, #7
 8001070:	e00e      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001072:	2308      	movs	r3, #8
 8001074:	e00c      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001076:	2306      	movs	r3, #6
 8001078:	e00a      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800107a:	2305      	movs	r3, #5
 800107c:	e008      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800107e:	2304      	movs	r3, #4
 8001080:	e006      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001082:	2303      	movs	r3, #3
 8001084:	e004      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001086:	2302      	movs	r3, #2
 8001088:	e002      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800108a:	2301      	movs	r3, #1
 800108c:	e000      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800108e:	2300      	movs	r3, #0
 8001090:	69fa      	ldr	r2, [r7, #28]
 8001092:	f002 0203 	and.w	r2, r2, #3
 8001096:	0092      	lsls	r2, r2, #2
 8001098:	4093      	lsls	r3, r2
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010a0:	4935      	ldr	r1, [pc, #212]	; (8001178 <HAL_GPIO_Init+0x310>)
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	089b      	lsrs	r3, r3, #2
 80010a6:	3302      	adds	r3, #2
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ae:	4b3b      	ldr	r3, [pc, #236]	; (800119c <HAL_GPIO_Init+0x334>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4013      	ands	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010d2:	4a32      	ldr	r2, [pc, #200]	; (800119c <HAL_GPIO_Init+0x334>)
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010d8:	4b30      	ldr	r3, [pc, #192]	; (800119c <HAL_GPIO_Init+0x334>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010fc:	4a27      	ldr	r2, [pc, #156]	; (800119c <HAL_GPIO_Init+0x334>)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001102:	4b26      	ldr	r3, [pc, #152]	; (800119c <HAL_GPIO_Init+0x334>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001126:	4a1d      	ldr	r2, [pc, #116]	; (800119c <HAL_GPIO_Init+0x334>)
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800112c:	4b1b      	ldr	r3, [pc, #108]	; (800119c <HAL_GPIO_Init+0x334>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001150:	4a12      	ldr	r2, [pc, #72]	; (800119c <HAL_GPIO_Init+0x334>)
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3301      	adds	r3, #1
 800115a:	61fb      	str	r3, [r7, #28]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	2b0f      	cmp	r3, #15
 8001160:	f67f ae90 	bls.w	8000e84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001164:	bf00      	nop
 8001166:	bf00      	nop
 8001168:	3724      	adds	r7, #36	; 0x24
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	40023800 	.word	0x40023800
 8001178:	40013800 	.word	0x40013800
 800117c:	40020000 	.word	0x40020000
 8001180:	40020400 	.word	0x40020400
 8001184:	40020800 	.word	0x40020800
 8001188:	40020c00 	.word	0x40020c00
 800118c:	40021000 	.word	0x40021000
 8001190:	40021400 	.word	0x40021400
 8001194:	40021800 	.word	0x40021800
 8001198:	40021c00 	.word	0x40021c00
 800119c:	40013c00 	.word	0x40013c00

080011a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	807b      	strh	r3, [r7, #2]
 80011ac:	4613      	mov	r3, r2
 80011ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011b0:	787b      	ldrb	r3, [r7, #1]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011b6:	887a      	ldrh	r2, [r7, #2]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011bc:	e003      	b.n	80011c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011be:	887b      	ldrh	r3, [r7, #2]
 80011c0:	041a      	lsls	r2, r3, #16
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	619a      	str	r2, [r3, #24]
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
	...

080011d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d101      	bne.n	80011e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e267      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d075      	beq.n	80012de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011f2:	4b88      	ldr	r3, [pc, #544]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 030c 	and.w	r3, r3, #12
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d00c      	beq.n	8001218 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011fe:	4b85      	ldr	r3, [pc, #532]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001206:	2b08      	cmp	r3, #8
 8001208:	d112      	bne.n	8001230 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800120a:	4b82      	ldr	r3, [pc, #520]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001212:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001216:	d10b      	bne.n	8001230 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001218:	4b7e      	ldr	r3, [pc, #504]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d05b      	beq.n	80012dc <HAL_RCC_OscConfig+0x108>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d157      	bne.n	80012dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e242      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001238:	d106      	bne.n	8001248 <HAL_RCC_OscConfig+0x74>
 800123a:	4b76      	ldr	r3, [pc, #472]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a75      	ldr	r2, [pc, #468]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	e01d      	b.n	8001284 <HAL_RCC_OscConfig+0xb0>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001250:	d10c      	bne.n	800126c <HAL_RCC_OscConfig+0x98>
 8001252:	4b70      	ldr	r3, [pc, #448]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a6f      	ldr	r2, [pc, #444]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	4b6d      	ldr	r3, [pc, #436]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a6c      	ldr	r2, [pc, #432]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e00b      	b.n	8001284 <HAL_RCC_OscConfig+0xb0>
 800126c:	4b69      	ldr	r3, [pc, #420]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a68      	ldr	r2, [pc, #416]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001272:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b66      	ldr	r3, [pc, #408]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a65      	ldr	r2, [pc, #404]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 800127e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001282:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d013      	beq.n	80012b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff fcd6 	bl	8000c3c <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001294:	f7ff fcd2 	bl	8000c3c <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b64      	cmp	r3, #100	; 0x64
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e207      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a6:	4b5b      	ldr	r3, [pc, #364]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f0      	beq.n	8001294 <HAL_RCC_OscConfig+0xc0>
 80012b2:	e014      	b.n	80012de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fcc2 	bl	8000c3c <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012bc:	f7ff fcbe 	bl	8000c3c <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b64      	cmp	r3, #100	; 0x64
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e1f3      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ce:	4b51      	ldr	r3, [pc, #324]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0xe8>
 80012da:	e000      	b.n	80012de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d063      	beq.n	80013b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012ea:	4b4a      	ldr	r3, [pc, #296]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f003 030c 	and.w	r3, r3, #12
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012f6:	4b47      	ldr	r3, [pc, #284]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d11c      	bne.n	800133c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001302:	4b44      	ldr	r3, [pc, #272]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d116      	bne.n	800133c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130e:	4b41      	ldr	r3, [pc, #260]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d005      	beq.n	8001326 <HAL_RCC_OscConfig+0x152>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d001      	beq.n	8001326 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e1c7      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001326:	4b3b      	ldr	r3, [pc, #236]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4937      	ldr	r1, [pc, #220]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001336:	4313      	orrs	r3, r2
 8001338:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800133a:	e03a      	b.n	80013b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d020      	beq.n	8001386 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001344:	4b34      	ldr	r3, [pc, #208]	; (8001418 <HAL_RCC_OscConfig+0x244>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134a:	f7ff fc77 	bl	8000c3c <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001352:	f7ff fc73 	bl	8000c3c <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e1a8      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001364:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b28      	ldr	r3, [pc, #160]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	4925      	ldr	r1, [pc, #148]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 8001380:	4313      	orrs	r3, r2
 8001382:	600b      	str	r3, [r1, #0]
 8001384:	e015      	b.n	80013b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001386:	4b24      	ldr	r3, [pc, #144]	; (8001418 <HAL_RCC_OscConfig+0x244>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138c:	f7ff fc56 	bl	8000c3c <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001394:	f7ff fc52 	bl	8000c3c <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e187      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a6:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d036      	beq.n	800142c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d016      	beq.n	80013f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c6:	4b15      	ldr	r3, [pc, #84]	; (800141c <HAL_RCC_OscConfig+0x248>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013cc:	f7ff fc36 	bl	8000c3c <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013d4:	f7ff fc32 	bl	8000c3c <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e167      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e6:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <HAL_RCC_OscConfig+0x240>)
 80013e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x200>
 80013f2:	e01b      	b.n	800142c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_RCC_OscConfig+0x248>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013fa:	f7ff fc1f 	bl	8000c3c <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001400:	e00e      	b.n	8001420 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001402:	f7ff fc1b 	bl	8000c3c <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d907      	bls.n	8001420 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e150      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
 8001414:	40023800 	.word	0x40023800
 8001418:	42470000 	.word	0x42470000
 800141c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001420:	4b88      	ldr	r3, [pc, #544]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1ea      	bne.n	8001402 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 8097 	beq.w	8001568 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800143e:	4b81      	ldr	r3, [pc, #516]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10f      	bne.n	800146a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	4b7d      	ldr	r3, [pc, #500]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	4a7c      	ldr	r2, [pc, #496]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001458:	6413      	str	r3, [r2, #64]	; 0x40
 800145a:	4b7a      	ldr	r3, [pc, #488]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001466:	2301      	movs	r3, #1
 8001468:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146a:	4b77      	ldr	r3, [pc, #476]	; (8001648 <HAL_RCC_OscConfig+0x474>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001472:	2b00      	cmp	r3, #0
 8001474:	d118      	bne.n	80014a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001476:	4b74      	ldr	r3, [pc, #464]	; (8001648 <HAL_RCC_OscConfig+0x474>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a73      	ldr	r2, [pc, #460]	; (8001648 <HAL_RCC_OscConfig+0x474>)
 800147c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001482:	f7ff fbdb 	bl	8000c3c <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800148a:	f7ff fbd7 	bl	8000c3c <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e10c      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800149c:	4b6a      	ldr	r3, [pc, #424]	; (8001648 <HAL_RCC_OscConfig+0x474>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d106      	bne.n	80014be <HAL_RCC_OscConfig+0x2ea>
 80014b0:	4b64      	ldr	r3, [pc, #400]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b4:	4a63      	ldr	r2, [pc, #396]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6713      	str	r3, [r2, #112]	; 0x70
 80014bc:	e01c      	b.n	80014f8 <HAL_RCC_OscConfig+0x324>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x30c>
 80014c6:	4b5f      	ldr	r3, [pc, #380]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ca:	4a5e      	ldr	r2, [pc, #376]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014cc:	f043 0304 	orr.w	r3, r3, #4
 80014d0:	6713      	str	r3, [r2, #112]	; 0x70
 80014d2:	4b5c      	ldr	r3, [pc, #368]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d6:	4a5b      	ldr	r2, [pc, #364]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	6713      	str	r3, [r2, #112]	; 0x70
 80014de:	e00b      	b.n	80014f8 <HAL_RCC_OscConfig+0x324>
 80014e0:	4b58      	ldr	r3, [pc, #352]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e4:	4a57      	ldr	r2, [pc, #348]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014e6:	f023 0301 	bic.w	r3, r3, #1
 80014ea:	6713      	str	r3, [r2, #112]	; 0x70
 80014ec:	4b55      	ldr	r3, [pc, #340]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f0:	4a54      	ldr	r2, [pc, #336]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f023 0304 	bic.w	r3, r3, #4
 80014f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d015      	beq.n	800152c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001500:	f7ff fb9c 	bl	8000c3c <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001506:	e00a      	b.n	800151e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001508:	f7ff fb98 	bl	8000c3c <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	f241 3288 	movw	r2, #5000	; 0x1388
 8001516:	4293      	cmp	r3, r2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e0cb      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800151e:	4b49      	ldr	r3, [pc, #292]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0ee      	beq.n	8001508 <HAL_RCC_OscConfig+0x334>
 800152a:	e014      	b.n	8001556 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152c:	f7ff fb86 	bl	8000c3c <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001532:	e00a      	b.n	800154a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001534:	f7ff fb82 	bl	8000c3c <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001542:	4293      	cmp	r3, r2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e0b5      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800154a:	4b3e      	ldr	r3, [pc, #248]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1ee      	bne.n	8001534 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001556:	7dfb      	ldrb	r3, [r7, #23]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d105      	bne.n	8001568 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800155c:	4b39      	ldr	r3, [pc, #228]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 800155e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001560:	4a38      	ldr	r2, [pc, #224]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001566:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80a1 	beq.w	80016b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001572:	4b34      	ldr	r3, [pc, #208]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f003 030c 	and.w	r3, r3, #12
 800157a:	2b08      	cmp	r3, #8
 800157c:	d05c      	beq.n	8001638 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d141      	bne.n	800160a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001586:	4b31      	ldr	r3, [pc, #196]	; (800164c <HAL_RCC_OscConfig+0x478>)
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158c:	f7ff fb56 	bl	8000c3c <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001594:	f7ff fb52 	bl	8000c3c <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e087      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a6:	4b27      	ldr	r3, [pc, #156]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f0      	bne.n	8001594 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	69da      	ldr	r2, [r3, #28]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c8:	085b      	lsrs	r3, r3, #1
 80015ca:	3b01      	subs	r3, #1
 80015cc:	041b      	lsls	r3, r3, #16
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d4:	061b      	lsls	r3, r3, #24
 80015d6:	491b      	ldr	r1, [pc, #108]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015dc:	4b1b      	ldr	r3, [pc, #108]	; (800164c <HAL_RCC_OscConfig+0x478>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff fb2b 	bl	8000c3c <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ea:	f7ff fb27 	bl	8000c3c <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e05c      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x416>
 8001608:	e054      	b.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160a:	4b10      	ldr	r3, [pc, #64]	; (800164c <HAL_RCC_OscConfig+0x478>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fb14 	bl	8000c3c <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fb10 	bl	8000c3c <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e045      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <HAL_RCC_OscConfig+0x470>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x444>
 8001636:	e03d      	b.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d107      	bne.n	8001650 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e038      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
 8001644:	40023800 	.word	0x40023800
 8001648:	40007000 	.word	0x40007000
 800164c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001650:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <HAL_RCC_OscConfig+0x4ec>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d028      	beq.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001668:	429a      	cmp	r2, r3
 800166a:	d121      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001676:	429a      	cmp	r2, r3
 8001678:	d11a      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001680:	4013      	ands	r3, r2
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001686:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001688:	4293      	cmp	r3, r2
 800168a:	d111      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001696:	085b      	lsrs	r3, r3, #1
 8001698:	3b01      	subs	r3, #1
 800169a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800169c:	429a      	cmp	r2, r3
 800169e:	d107      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800

080016c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0cc      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016d8:	4b68      	ldr	r3, [pc, #416]	; (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d90c      	bls.n	8001700 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e6:	4b65      	ldr	r3, [pc, #404]	; (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ee:	4b63      	ldr	r3, [pc, #396]	; (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d001      	beq.n	8001700 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e0b8      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d020      	beq.n	800174e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001718:	4b59      	ldr	r3, [pc, #356]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4a58      	ldr	r2, [pc, #352]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800171e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001722:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0308 	and.w	r3, r3, #8
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001730:	4b53      	ldr	r3, [pc, #332]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	4a52      	ldr	r2, [pc, #328]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800173a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800173c:	4b50      	ldr	r3, [pc, #320]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	494d      	ldr	r1, [pc, #308]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800174a:	4313      	orrs	r3, r2
 800174c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b00      	cmp	r3, #0
 8001758:	d044      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d107      	bne.n	8001772 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4b47      	ldr	r3, [pc, #284]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d119      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e07f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d003      	beq.n	8001782 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800177e:	2b03      	cmp	r3, #3
 8001780:	d107      	bne.n	8001792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001782:	4b3f      	ldr	r3, [pc, #252]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d109      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e06f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001792:	4b3b      	ldr	r3, [pc, #236]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e067      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017a2:	4b37      	ldr	r3, [pc, #220]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f023 0203 	bic.w	r2, r3, #3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4934      	ldr	r1, [pc, #208]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017b4:	f7ff fa42 	bl	8000c3c <HAL_GetTick>
 80017b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ba:	e00a      	b.n	80017d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017bc:	f7ff fa3e 	bl	8000c3c <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e04f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d2:	4b2b      	ldr	r3, [pc, #172]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 020c 	and.w	r2, r3, #12
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d1eb      	bne.n	80017bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017e4:	4b25      	ldr	r3, [pc, #148]	; (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d20c      	bcs.n	800180c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b22      	ldr	r3, [pc, #136]	; (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fa:	4b20      	ldr	r3, [pc, #128]	; (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e032      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d008      	beq.n	800182a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001818:	4b19      	ldr	r3, [pc, #100]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	4916      	ldr	r1, [pc, #88]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	4313      	orrs	r3, r2
 8001828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	2b00      	cmp	r3, #0
 8001834:	d009      	beq.n	800184a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001836:	4b12      	ldr	r3, [pc, #72]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	490e      	ldr	r1, [pc, #56]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001846:	4313      	orrs	r3, r2
 8001848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800184a:	f000 f821 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 800184e:	4602      	mov	r2, r0
 8001850:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	091b      	lsrs	r3, r3, #4
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	490a      	ldr	r1, [pc, #40]	; (8001884 <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	5ccb      	ldrb	r3, [r1, r3]
 800185e:	fa22 f303 	lsr.w	r3, r2, r3
 8001862:	4a09      	ldr	r2, [pc, #36]	; (8001888 <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001866:	4b09      	ldr	r3, [pc, #36]	; (800188c <HAL_RCC_ClockConfig+0x1c8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f9a2 	bl	8000bb4 <HAL_InitTick>

  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023c00 	.word	0x40023c00
 8001880:	40023800 	.word	0x40023800
 8001884:	080034dc 	.word	0x080034dc
 8001888:	20000000 	.word	0x20000000
 800188c:	20000004 	.word	0x20000004

08001890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001894:	b094      	sub	sp, #80	; 0x50
 8001896:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	647b      	str	r3, [r7, #68]	; 0x44
 800189c:	2300      	movs	r3, #0
 800189e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018a0:	2300      	movs	r3, #0
 80018a2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018a8:	4b79      	ldr	r3, [pc, #484]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 030c 	and.w	r3, r3, #12
 80018b0:	2b08      	cmp	r3, #8
 80018b2:	d00d      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x40>
 80018b4:	2b08      	cmp	r3, #8
 80018b6:	f200 80e1 	bhi.w	8001a7c <HAL_RCC_GetSysClockFreq+0x1ec>
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x34>
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x3a>
 80018c2:	e0db      	b.n	8001a7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018c4:	4b73      	ldr	r3, [pc, #460]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x204>)
 80018c6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80018c8:	e0db      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ca:	4b73      	ldr	r3, [pc, #460]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x208>)
 80018cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018ce:	e0d8      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018d0:	4b6f      	ldr	r3, [pc, #444]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018d8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018da:	4b6d      	ldr	r3, [pc, #436]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d063      	beq.n	80019ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018e6:	4b6a      	ldr	r3, [pc, #424]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	099b      	lsrs	r3, r3, #6
 80018ec:	2200      	movs	r2, #0
 80018ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80018f0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80018f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018f8:	633b      	str	r3, [r7, #48]	; 0x30
 80018fa:	2300      	movs	r3, #0
 80018fc:	637b      	str	r3, [r7, #52]	; 0x34
 80018fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001902:	4622      	mov	r2, r4
 8001904:	462b      	mov	r3, r5
 8001906:	f04f 0000 	mov.w	r0, #0
 800190a:	f04f 0100 	mov.w	r1, #0
 800190e:	0159      	lsls	r1, r3, #5
 8001910:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001914:	0150      	lsls	r0, r2, #5
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	4621      	mov	r1, r4
 800191c:	1a51      	subs	r1, r2, r1
 800191e:	6139      	str	r1, [r7, #16]
 8001920:	4629      	mov	r1, r5
 8001922:	eb63 0301 	sbc.w	r3, r3, r1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001934:	4659      	mov	r1, fp
 8001936:	018b      	lsls	r3, r1, #6
 8001938:	4651      	mov	r1, sl
 800193a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800193e:	4651      	mov	r1, sl
 8001940:	018a      	lsls	r2, r1, #6
 8001942:	4651      	mov	r1, sl
 8001944:	ebb2 0801 	subs.w	r8, r2, r1
 8001948:	4659      	mov	r1, fp
 800194a:	eb63 0901 	sbc.w	r9, r3, r1
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800195a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800195e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001962:	4690      	mov	r8, r2
 8001964:	4699      	mov	r9, r3
 8001966:	4623      	mov	r3, r4
 8001968:	eb18 0303 	adds.w	r3, r8, r3
 800196c:	60bb      	str	r3, [r7, #8]
 800196e:	462b      	mov	r3, r5
 8001970:	eb49 0303 	adc.w	r3, r9, r3
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001982:	4629      	mov	r1, r5
 8001984:	024b      	lsls	r3, r1, #9
 8001986:	4621      	mov	r1, r4
 8001988:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800198c:	4621      	mov	r1, r4
 800198e:	024a      	lsls	r2, r1, #9
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001996:	2200      	movs	r2, #0
 8001998:	62bb      	str	r3, [r7, #40]	; 0x28
 800199a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800199c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019a0:	f7fe fc66 	bl	8000270 <__aeabi_uldivmod>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4613      	mov	r3, r2
 80019aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019ac:	e058      	b.n	8001a60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ae:	4b38      	ldr	r3, [pc, #224]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	099b      	lsrs	r3, r3, #6
 80019b4:	2200      	movs	r2, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	4611      	mov	r1, r2
 80019ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019be:	623b      	str	r3, [r7, #32]
 80019c0:	2300      	movs	r3, #0
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
 80019c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019c8:	4642      	mov	r2, r8
 80019ca:	464b      	mov	r3, r9
 80019cc:	f04f 0000 	mov.w	r0, #0
 80019d0:	f04f 0100 	mov.w	r1, #0
 80019d4:	0159      	lsls	r1, r3, #5
 80019d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019da:	0150      	lsls	r0, r2, #5
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4641      	mov	r1, r8
 80019e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80019e6:	4649      	mov	r1, r9
 80019e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	f04f 0300 	mov.w	r3, #0
 80019f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80019fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a00:	ebb2 040a 	subs.w	r4, r2, sl
 8001a04:	eb63 050b 	sbc.w	r5, r3, fp
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	00eb      	lsls	r3, r5, #3
 8001a12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a16:	00e2      	lsls	r2, r4, #3
 8001a18:	4614      	mov	r4, r2
 8001a1a:	461d      	mov	r5, r3
 8001a1c:	4643      	mov	r3, r8
 8001a1e:	18e3      	adds	r3, r4, r3
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	464b      	mov	r3, r9
 8001a24:	eb45 0303 	adc.w	r3, r5, r3
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	f04f 0300 	mov.w	r3, #0
 8001a32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a36:	4629      	mov	r1, r5
 8001a38:	028b      	lsls	r3, r1, #10
 8001a3a:	4621      	mov	r1, r4
 8001a3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a40:	4621      	mov	r1, r4
 8001a42:	028a      	lsls	r2, r1, #10
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	61fa      	str	r2, [r7, #28]
 8001a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a54:	f7fe fc0c 	bl	8000270 <__aeabi_uldivmod>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	0c1b      	lsrs	r3, r3, #16
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001a70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a7a:	e002      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3750      	adds	r7, #80	; 0x50
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	00f42400 	.word	0x00f42400
 8001a98:	007a1200 	.word	0x007a1200

08001a9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e07b      	b.n	8001ba6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d108      	bne.n	8001ac8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001abe:	d009      	beq.n	8001ad4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
 8001ac6:	e005      	b.n	8001ad4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d106      	bne.n	8001af4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7fe fec0 	bl	8000874 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2202      	movs	r2, #2
 8001af8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b58:	ea42 0103 	orr.w	r1, r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b60:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	0c1b      	lsrs	r3, r3, #16
 8001b72:	f003 0104 	and.w	r1, r3, #4
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7a:	f003 0210 	and.w	r2, r3, #16
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	69da      	ldr	r2, [r3, #28]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b088      	sub	sp, #32
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	60f8      	str	r0, [r7, #12]
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d101      	bne.n	8001bd0 <HAL_SPI_Transmit+0x22>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e12d      	b.n	8001e2c <HAL_SPI_Transmit+0x27e>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001bd8:	f7ff f830 	bl	8000c3c <HAL_GetTick>
 8001bdc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d002      	beq.n	8001bf4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001bf2:	e116      	b.n	8001e22 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <HAL_SPI_Transmit+0x52>
 8001bfa:	88fb      	ldrh	r3, [r7, #6]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001c04:	e10d      	b.n	8001e22 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2203      	movs	r2, #3
 8001c0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2200      	movs	r2, #0
 8001c12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	88fa      	ldrh	r2, [r7, #6]
 8001c1e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	88fa      	ldrh	r2, [r7, #6]
 8001c24:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2200      	movs	r2, #0
 8001c36:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2200      	movs	r2, #0
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c4c:	d10f      	bne.n	8001c6e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c78:	2b40      	cmp	r3, #64	; 0x40
 8001c7a:	d007      	beq.n	8001c8c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c94:	d14f      	bne.n	8001d36 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d002      	beq.n	8001ca4 <HAL_SPI_Transmit+0xf6>
 8001c9e:	8afb      	ldrh	r3, [r7, #22]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d142      	bne.n	8001d2a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	881a      	ldrh	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb4:	1c9a      	adds	r2, r3, #2
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001cc8:	e02f      	b.n	8001d2a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d112      	bne.n	8001cfe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	881a      	ldrh	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	1c9a      	adds	r2, r3, #2
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	86da      	strh	r2, [r3, #54]	; 0x36
 8001cfc:	e015      	b.n	8001d2a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cfe:	f7fe ff9d 	bl	8000c3c <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d803      	bhi.n	8001d16 <HAL_SPI_Transmit+0x168>
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d14:	d102      	bne.n	8001d1c <HAL_SPI_Transmit+0x16e>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d106      	bne.n	8001d2a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001d28:	e07b      	b.n	8001e22 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1ca      	bne.n	8001cca <HAL_SPI_Transmit+0x11c>
 8001d34:	e050      	b.n	8001dd8 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d002      	beq.n	8001d44 <HAL_SPI_Transmit+0x196>
 8001d3e:	8afb      	ldrh	r3, [r7, #22]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d144      	bne.n	8001dce <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	330c      	adds	r3, #12
 8001d4e:	7812      	ldrb	r2, [r2, #0]
 8001d50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	3b01      	subs	r3, #1
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001d6a:	e030      	b.n	8001dce <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d113      	bne.n	8001da2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	330c      	adds	r3, #12
 8001d84:	7812      	ldrb	r2, [r2, #0]
 8001d86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	86da      	strh	r2, [r3, #54]	; 0x36
 8001da0:	e015      	b.n	8001dce <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001da2:	f7fe ff4b 	bl	8000c3c <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d803      	bhi.n	8001dba <HAL_SPI_Transmit+0x20c>
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db8:	d102      	bne.n	8001dc0 <HAL_SPI_Transmit+0x212>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d106      	bne.n	8001dce <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001dcc:	e029      	b.n	8001e22 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1c9      	bne.n	8001d6c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	6839      	ldr	r1, [r7, #0]
 8001ddc:	68f8      	ldr	r0, [r7, #12]
 8001dde:	f000 fbdf 	bl	80025a0 <SPI_EndRxTxTransaction>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d002      	beq.n	8001dee <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2220      	movs	r2, #32
 8001dec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10a      	bne.n	8001e0c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	e003      	b.n	8001e22 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001e2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3720      	adds	r7, #32
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af02      	add	r7, sp, #8
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	4613      	mov	r3, r2
 8001e42:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d002      	beq.n	8001e5a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8001e54:	2302      	movs	r3, #2
 8001e56:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001e58:	e0fb      	b.n	8002052 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e62:	d112      	bne.n	8001e8a <HAL_SPI_Receive+0x56>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d10e      	bne.n	8001e8a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2204      	movs	r2, #4
 8001e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001e74:	88fa      	ldrh	r2, [r7, #6]
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	68b9      	ldr	r1, [r7, #8]
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f000 f8ef 	bl	8002064 <HAL_SPI_TransmitReceive>
 8001e86:	4603      	mov	r3, r0
 8001e88:	e0e8      	b.n	800205c <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_SPI_Receive+0x64>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e0e1      	b.n	800205c <HAL_SPI_Receive+0x228>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ea0:	f7fe fecc 	bl	8000c3c <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <HAL_SPI_Receive+0x7e>
 8001eac:	88fb      	ldrh	r3, [r7, #6]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d102      	bne.n	8001eb8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001eb6:	e0cc      	b.n	8002052 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2204      	movs	r2, #4
 8001ebc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	68ba      	ldr	r2, [r7, #8]
 8001eca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	88fa      	ldrh	r2, [r7, #6]
 8001ed0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	88fa      	ldrh	r2, [r7, #6]
 8001ed6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001efe:	d10f      	bne.n	8001f20 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001f1e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f2a:	2b40      	cmp	r3, #64	; 0x40
 8001f2c:	d007      	beq.n	8001f3e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f3c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d16a      	bne.n	800201c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001f46:	e032      	b.n	8001fae <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d115      	bne.n	8001f82 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f103 020c 	add.w	r2, r3, #12
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f62:	7812      	ldrb	r2, [r2, #0]
 8001f64:	b2d2      	uxtb	r2, r2
 8001f66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001f80:	e015      	b.n	8001fae <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f82:	f7fe fe5b 	bl	8000c3c <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	683a      	ldr	r2, [r7, #0]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d803      	bhi.n	8001f9a <HAL_SPI_Receive+0x166>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f98:	d102      	bne.n	8001fa0 <HAL_SPI_Receive+0x16c>
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d106      	bne.n	8001fae <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001fac:	e051      	b.n	8002052 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1c7      	bne.n	8001f48 <HAL_SPI_Receive+0x114>
 8001fb8:	e035      	b.n	8002026 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d113      	bne.n	8001ff0 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68da      	ldr	r2, [r3, #12]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd2:	b292      	uxth	r2, r2
 8001fd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fda:	1c9a      	adds	r2, r3, #2
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001fee:	e015      	b.n	800201c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ff0:	f7fe fe24 	bl	8000c3c <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d803      	bhi.n	8002008 <HAL_SPI_Receive+0x1d4>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002006:	d102      	bne.n	800200e <HAL_SPI_Receive+0x1da>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d106      	bne.n	800201c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2201      	movs	r2, #1
 8002016:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800201a:	e01a      	b.n	8002052 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002020:	b29b      	uxth	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1c9      	bne.n	8001fba <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	6839      	ldr	r1, [r7, #0]
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 fa52 	bl	80024d4 <SPI_EndRxTransaction>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d002      	beq.n	800203c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2220      	movs	r2, #32
 800203a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002040:	2b00      	cmp	r3, #0
 8002042:	d002      	beq.n	800204a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	75fb      	strb	r3, [r7, #23]
 8002048:	e003      	b.n	8002052 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800205a:	7dfb      	ldrb	r3, [r7, #23]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08c      	sub	sp, #48	; 0x30
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002072:	2301      	movs	r3, #1
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_SPI_TransmitReceive+0x26>
 8002086:	2302      	movs	r3, #2
 8002088:	e198      	b.n	80023bc <HAL_SPI_TransmitReceive+0x358>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002092:	f7fe fdd3 	bl	8000c3c <HAL_GetTick>
 8002096:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800209e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80020a8:	887b      	ldrh	r3, [r7, #2]
 80020aa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80020ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d00f      	beq.n	80020d4 <HAL_SPI_TransmitReceive+0x70>
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020ba:	d107      	bne.n	80020cc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d103      	bne.n	80020cc <HAL_SPI_TransmitReceive+0x68>
 80020c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020c8:	2b04      	cmp	r3, #4
 80020ca:	d003      	beq.n	80020d4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80020cc:	2302      	movs	r3, #2
 80020ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80020d2:	e16d      	b.n	80023b0 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d005      	beq.n	80020e6 <HAL_SPI_TransmitReceive+0x82>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d002      	beq.n	80020e6 <HAL_SPI_TransmitReceive+0x82>
 80020e0:	887b      	ldrh	r3, [r7, #2]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d103      	bne.n	80020ee <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80020ec:	e160      	b.n	80023b0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	d003      	beq.n	8002102 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2205      	movs	r2, #5
 80020fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2200      	movs	r2, #0
 8002106:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	887a      	ldrh	r2, [r7, #2]
 8002112:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	887a      	ldrh	r2, [r7, #2]
 8002118:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	887a      	ldrh	r2, [r7, #2]
 8002124:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	887a      	ldrh	r2, [r7, #2]
 800212a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002142:	2b40      	cmp	r3, #64	; 0x40
 8002144:	d007      	beq.n	8002156 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002154:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800215e:	d17c      	bne.n	800225a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <HAL_SPI_TransmitReceive+0x10a>
 8002168:	8b7b      	ldrh	r3, [r7, #26]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d16a      	bne.n	8002244 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	881a      	ldrh	r2, [r3, #0]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	1c9a      	adds	r2, r3, #2
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002188:	b29b      	uxth	r3, r3
 800218a:	3b01      	subs	r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002192:	e057      	b.n	8002244 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d11b      	bne.n	80021da <HAL_SPI_TransmitReceive+0x176>
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d016      	beq.n	80021da <HAL_SPI_TransmitReceive+0x176>
 80021ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d113      	bne.n	80021da <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	881a      	ldrh	r2, [r3, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	1c9a      	adds	r2, r3, #2
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	3b01      	subs	r3, #1
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d119      	bne.n	800221c <HAL_SPI_TransmitReceive+0x1b8>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d014      	beq.n	800221c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021fc:	b292      	uxth	r2, r2
 80021fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002204:	1c9a      	adds	r2, r3, #2
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800220e:	b29b      	uxth	r3, r3
 8002210:	3b01      	subs	r3, #1
 8002212:	b29a      	uxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002218:	2301      	movs	r3, #1
 800221a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800221c:	f7fe fd0e 	bl	8000c3c <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002228:	429a      	cmp	r2, r3
 800222a:	d80b      	bhi.n	8002244 <HAL_SPI_TransmitReceive+0x1e0>
 800222c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800222e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002232:	d007      	beq.n	8002244 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002242:	e0b5      	b.n	80023b0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002248:	b29b      	uxth	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1a2      	bne.n	8002194 <HAL_SPI_TransmitReceive+0x130>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002252:	b29b      	uxth	r3, r3
 8002254:	2b00      	cmp	r3, #0
 8002256:	d19d      	bne.n	8002194 <HAL_SPI_TransmitReceive+0x130>
 8002258:	e080      	b.n	800235c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d002      	beq.n	8002268 <HAL_SPI_TransmitReceive+0x204>
 8002262:	8b7b      	ldrh	r3, [r7, #26]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d16f      	bne.n	8002348 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	330c      	adds	r3, #12
 8002272:	7812      	ldrb	r2, [r2, #0]
 8002274:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b01      	subs	r3, #1
 8002288:	b29a      	uxth	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800228e:	e05b      	b.n	8002348 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b02      	cmp	r3, #2
 800229c:	d11c      	bne.n	80022d8 <HAL_SPI_TransmitReceive+0x274>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d017      	beq.n	80022d8 <HAL_SPI_TransmitReceive+0x274>
 80022a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d114      	bne.n	80022d8 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	330c      	adds	r3, #12
 80022b8:	7812      	ldrb	r2, [r2, #0]
 80022ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	1c5a      	adds	r2, r3, #1
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d119      	bne.n	800231a <HAL_SPI_TransmitReceive+0x2b6>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d014      	beq.n	800231a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	68da      	ldr	r2, [r3, #12]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002302:	1c5a      	adds	r2, r3, #1
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800230c:	b29b      	uxth	r3, r3
 800230e:	3b01      	subs	r3, #1
 8002310:	b29a      	uxth	r2, r3
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002316:	2301      	movs	r3, #1
 8002318:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800231a:	f7fe fc8f 	bl	8000c3c <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002326:	429a      	cmp	r2, r3
 8002328:	d803      	bhi.n	8002332 <HAL_SPI_TransmitReceive+0x2ce>
 800232a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002330:	d102      	bne.n	8002338 <HAL_SPI_TransmitReceive+0x2d4>
 8002332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002334:	2b00      	cmp	r3, #0
 8002336:	d107      	bne.n	8002348 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002346:	e033      	b.n	80023b0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800234c:	b29b      	uxth	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d19e      	bne.n	8002290 <HAL_SPI_TransmitReceive+0x22c>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002356:	b29b      	uxth	r3, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	d199      	bne.n	8002290 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800235c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800235e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002360:	68f8      	ldr	r0, [r7, #12]
 8002362:	f000 f91d 	bl	80025a0 <SPI_EndRxTxTransaction>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d006      	beq.n	800237a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2220      	movs	r2, #32
 8002376:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002378:	e01a      	b.n	80023b0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10a      	bne.n	8002398 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023a6:	e003      	b.n	80023b0 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80023b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3730      	adds	r7, #48	; 0x30
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b088      	sub	sp, #32
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	4613      	mov	r3, r2
 80023d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023d4:	f7fe fc32 	bl	8000c3c <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	4413      	add	r3, r2
 80023e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023e4:	f7fe fc2a 	bl	8000c3c <HAL_GetTick>
 80023e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023ea:	4b39      	ldr	r3, [pc, #228]	; (80024d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	015b      	lsls	r3, r3, #5
 80023f0:	0d1b      	lsrs	r3, r3, #20
 80023f2:	69fa      	ldr	r2, [r7, #28]
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023fa:	e054      	b.n	80024a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002402:	d050      	beq.n	80024a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002404:	f7fe fc1a 	bl	8000c3c <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	429a      	cmp	r2, r3
 8002412:	d902      	bls.n	800241a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d13d      	bne.n	8002496 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002428:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002432:	d111      	bne.n	8002458 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800243c:	d004      	beq.n	8002448 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002446:	d107      	bne.n	8002458 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002456:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002460:	d10f      	bne.n	8002482 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002480:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e017      	b.n	80024c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d101      	bne.n	80024a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4013      	ands	r3, r2
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	bf0c      	ite	eq
 80024b6:	2301      	moveq	r3, #1
 80024b8:	2300      	movne	r3, #0
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	461a      	mov	r2, r3
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d19b      	bne.n	80023fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000000 	.word	0x20000000

080024d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af02      	add	r7, sp, #8
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024e8:	d111      	bne.n	800250e <SPI_EndRxTransaction+0x3a>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024f2:	d004      	beq.n	80024fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024fc:	d107      	bne.n	800250e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800250c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002516:	d12a      	bne.n	800256e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002520:	d012      	beq.n	8002548 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2200      	movs	r2, #0
 800252a:	2180      	movs	r1, #128	; 0x80
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff ff49 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d02d      	beq.n	8002594 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253c:	f043 0220 	orr.w	r2, r3, #32
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e026      	b.n	8002596 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	2200      	movs	r2, #0
 8002550:	2101      	movs	r1, #1
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f7ff ff36 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d01a      	beq.n	8002594 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002562:	f043 0220 	orr.w	r2, r3, #32
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e013      	b.n	8002596 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	2200      	movs	r2, #0
 8002576:	2101      	movs	r1, #1
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f7ff ff23 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d007      	beq.n	8002594 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002588:	f043 0220 	orr.w	r2, r3, #32
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e000      	b.n	8002596 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af02      	add	r7, sp, #8
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2201      	movs	r2, #1
 80025b4:	2102      	movs	r1, #2
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f7ff ff04 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d007      	beq.n	80025d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c6:	f043 0220 	orr.w	r2, r3, #32
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e032      	b.n	8002638 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80025d2:	4b1b      	ldr	r3, [pc, #108]	; (8002640 <SPI_EndRxTxTransaction+0xa0>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a1b      	ldr	r2, [pc, #108]	; (8002644 <SPI_EndRxTxTransaction+0xa4>)
 80025d8:	fba2 2303 	umull	r2, r3, r2, r3
 80025dc:	0d5b      	lsrs	r3, r3, #21
 80025de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025f0:	d112      	bne.n	8002618 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2200      	movs	r2, #0
 80025fa:	2180      	movs	r1, #128	; 0x80
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f7ff fee1 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d016      	beq.n	8002636 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260c:	f043 0220 	orr.w	r2, r3, #32
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e00f      	b.n	8002638 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00a      	beq.n	8002634 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	3b01      	subs	r3, #1
 8002622:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800262e:	2b80      	cmp	r3, #128	; 0x80
 8002630:	d0f2      	beq.n	8002618 <SPI_EndRxTxTransaction+0x78>
 8002632:	e000      	b.n	8002636 <SPI_EndRxTxTransaction+0x96>
        break;
 8002634:	bf00      	nop
  }

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	20000000 	.word	0x20000000
 8002644:	165e9f81 	.word	0x165e9f81

08002648 <std>:
 8002648:	2300      	movs	r3, #0
 800264a:	b510      	push	{r4, lr}
 800264c:	4604      	mov	r4, r0
 800264e:	e9c0 3300 	strd	r3, r3, [r0]
 8002652:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002656:	6083      	str	r3, [r0, #8]
 8002658:	8181      	strh	r1, [r0, #12]
 800265a:	6643      	str	r3, [r0, #100]	; 0x64
 800265c:	81c2      	strh	r2, [r0, #14]
 800265e:	6183      	str	r3, [r0, #24]
 8002660:	4619      	mov	r1, r3
 8002662:	2208      	movs	r2, #8
 8002664:	305c      	adds	r0, #92	; 0x5c
 8002666:	f000 f906 	bl	8002876 <memset>
 800266a:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <std+0x58>)
 800266c:	6263      	str	r3, [r4, #36]	; 0x24
 800266e:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <std+0x5c>)
 8002670:	62a3      	str	r3, [r4, #40]	; 0x28
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <std+0x60>)
 8002674:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002676:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <std+0x64>)
 8002678:	6323      	str	r3, [r4, #48]	; 0x30
 800267a:	4b0d      	ldr	r3, [pc, #52]	; (80026b0 <std+0x68>)
 800267c:	6224      	str	r4, [r4, #32]
 800267e:	429c      	cmp	r4, r3
 8002680:	d006      	beq.n	8002690 <std+0x48>
 8002682:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002686:	4294      	cmp	r4, r2
 8002688:	d002      	beq.n	8002690 <std+0x48>
 800268a:	33d0      	adds	r3, #208	; 0xd0
 800268c:	429c      	cmp	r4, r3
 800268e:	d105      	bne.n	800269c <std+0x54>
 8002690:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002698:	f000 b966 	b.w	8002968 <__retarget_lock_init_recursive>
 800269c:	bd10      	pop	{r4, pc}
 800269e:	bf00      	nop
 80026a0:	080027f1 	.word	0x080027f1
 80026a4:	08002813 	.word	0x08002813
 80026a8:	0800284b 	.word	0x0800284b
 80026ac:	0800286f 	.word	0x0800286f
 80026b0:	2000013c 	.word	0x2000013c

080026b4 <stdio_exit_handler>:
 80026b4:	4a02      	ldr	r2, [pc, #8]	; (80026c0 <stdio_exit_handler+0xc>)
 80026b6:	4903      	ldr	r1, [pc, #12]	; (80026c4 <stdio_exit_handler+0x10>)
 80026b8:	4803      	ldr	r0, [pc, #12]	; (80026c8 <stdio_exit_handler+0x14>)
 80026ba:	f000 b869 	b.w	8002790 <_fwalk_sglue>
 80026be:	bf00      	nop
 80026c0:	2000000c 	.word	0x2000000c
 80026c4:	08003215 	.word	0x08003215
 80026c8:	20000018 	.word	0x20000018

080026cc <cleanup_stdio>:
 80026cc:	6841      	ldr	r1, [r0, #4]
 80026ce:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <cleanup_stdio+0x34>)
 80026d0:	4299      	cmp	r1, r3
 80026d2:	b510      	push	{r4, lr}
 80026d4:	4604      	mov	r4, r0
 80026d6:	d001      	beq.n	80026dc <cleanup_stdio+0x10>
 80026d8:	f000 fd9c 	bl	8003214 <_fflush_r>
 80026dc:	68a1      	ldr	r1, [r4, #8]
 80026de:	4b09      	ldr	r3, [pc, #36]	; (8002704 <cleanup_stdio+0x38>)
 80026e0:	4299      	cmp	r1, r3
 80026e2:	d002      	beq.n	80026ea <cleanup_stdio+0x1e>
 80026e4:	4620      	mov	r0, r4
 80026e6:	f000 fd95 	bl	8003214 <_fflush_r>
 80026ea:	68e1      	ldr	r1, [r4, #12]
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <cleanup_stdio+0x3c>)
 80026ee:	4299      	cmp	r1, r3
 80026f0:	d004      	beq.n	80026fc <cleanup_stdio+0x30>
 80026f2:	4620      	mov	r0, r4
 80026f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026f8:	f000 bd8c 	b.w	8003214 <_fflush_r>
 80026fc:	bd10      	pop	{r4, pc}
 80026fe:	bf00      	nop
 8002700:	2000013c 	.word	0x2000013c
 8002704:	200001a4 	.word	0x200001a4
 8002708:	2000020c 	.word	0x2000020c

0800270c <global_stdio_init.part.0>:
 800270c:	b510      	push	{r4, lr}
 800270e:	4b0b      	ldr	r3, [pc, #44]	; (800273c <global_stdio_init.part.0+0x30>)
 8002710:	4c0b      	ldr	r4, [pc, #44]	; (8002740 <global_stdio_init.part.0+0x34>)
 8002712:	4a0c      	ldr	r2, [pc, #48]	; (8002744 <global_stdio_init.part.0+0x38>)
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	4620      	mov	r0, r4
 8002718:	2200      	movs	r2, #0
 800271a:	2104      	movs	r1, #4
 800271c:	f7ff ff94 	bl	8002648 <std>
 8002720:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002724:	2201      	movs	r2, #1
 8002726:	2109      	movs	r1, #9
 8002728:	f7ff ff8e 	bl	8002648 <std>
 800272c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002730:	2202      	movs	r2, #2
 8002732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002736:	2112      	movs	r1, #18
 8002738:	f7ff bf86 	b.w	8002648 <std>
 800273c:	20000274 	.word	0x20000274
 8002740:	2000013c 	.word	0x2000013c
 8002744:	080026b5 	.word	0x080026b5

08002748 <__sfp_lock_acquire>:
 8002748:	4801      	ldr	r0, [pc, #4]	; (8002750 <__sfp_lock_acquire+0x8>)
 800274a:	f000 b90e 	b.w	800296a <__retarget_lock_acquire_recursive>
 800274e:	bf00      	nop
 8002750:	2000027d 	.word	0x2000027d

08002754 <__sfp_lock_release>:
 8002754:	4801      	ldr	r0, [pc, #4]	; (800275c <__sfp_lock_release+0x8>)
 8002756:	f000 b909 	b.w	800296c <__retarget_lock_release_recursive>
 800275a:	bf00      	nop
 800275c:	2000027d 	.word	0x2000027d

08002760 <__sinit>:
 8002760:	b510      	push	{r4, lr}
 8002762:	4604      	mov	r4, r0
 8002764:	f7ff fff0 	bl	8002748 <__sfp_lock_acquire>
 8002768:	6a23      	ldr	r3, [r4, #32]
 800276a:	b11b      	cbz	r3, 8002774 <__sinit+0x14>
 800276c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002770:	f7ff bff0 	b.w	8002754 <__sfp_lock_release>
 8002774:	4b04      	ldr	r3, [pc, #16]	; (8002788 <__sinit+0x28>)
 8002776:	6223      	str	r3, [r4, #32]
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <__sinit+0x2c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1f5      	bne.n	800276c <__sinit+0xc>
 8002780:	f7ff ffc4 	bl	800270c <global_stdio_init.part.0>
 8002784:	e7f2      	b.n	800276c <__sinit+0xc>
 8002786:	bf00      	nop
 8002788:	080026cd 	.word	0x080026cd
 800278c:	20000274 	.word	0x20000274

08002790 <_fwalk_sglue>:
 8002790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002794:	4607      	mov	r7, r0
 8002796:	4688      	mov	r8, r1
 8002798:	4614      	mov	r4, r2
 800279a:	2600      	movs	r6, #0
 800279c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80027a0:	f1b9 0901 	subs.w	r9, r9, #1
 80027a4:	d505      	bpl.n	80027b2 <_fwalk_sglue+0x22>
 80027a6:	6824      	ldr	r4, [r4, #0]
 80027a8:	2c00      	cmp	r4, #0
 80027aa:	d1f7      	bne.n	800279c <_fwalk_sglue+0xc>
 80027ac:	4630      	mov	r0, r6
 80027ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027b2:	89ab      	ldrh	r3, [r5, #12]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d907      	bls.n	80027c8 <_fwalk_sglue+0x38>
 80027b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80027bc:	3301      	adds	r3, #1
 80027be:	d003      	beq.n	80027c8 <_fwalk_sglue+0x38>
 80027c0:	4629      	mov	r1, r5
 80027c2:	4638      	mov	r0, r7
 80027c4:	47c0      	blx	r8
 80027c6:	4306      	orrs	r6, r0
 80027c8:	3568      	adds	r5, #104	; 0x68
 80027ca:	e7e9      	b.n	80027a0 <_fwalk_sglue+0x10>

080027cc <iprintf>:
 80027cc:	b40f      	push	{r0, r1, r2, r3}
 80027ce:	b507      	push	{r0, r1, r2, lr}
 80027d0:	4906      	ldr	r1, [pc, #24]	; (80027ec <iprintf+0x20>)
 80027d2:	ab04      	add	r3, sp, #16
 80027d4:	6808      	ldr	r0, [r1, #0]
 80027d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80027da:	6881      	ldr	r1, [r0, #8]
 80027dc:	9301      	str	r3, [sp, #4]
 80027de:	f000 f9e9 	bl	8002bb4 <_vfiprintf_r>
 80027e2:	b003      	add	sp, #12
 80027e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80027e8:	b004      	add	sp, #16
 80027ea:	4770      	bx	lr
 80027ec:	20000064 	.word	0x20000064

080027f0 <__sread>:
 80027f0:	b510      	push	{r4, lr}
 80027f2:	460c      	mov	r4, r1
 80027f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027f8:	f000 f868 	bl	80028cc <_read_r>
 80027fc:	2800      	cmp	r0, #0
 80027fe:	bfab      	itete	ge
 8002800:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002802:	89a3      	ldrhlt	r3, [r4, #12]
 8002804:	181b      	addge	r3, r3, r0
 8002806:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800280a:	bfac      	ite	ge
 800280c:	6563      	strge	r3, [r4, #84]	; 0x54
 800280e:	81a3      	strhlt	r3, [r4, #12]
 8002810:	bd10      	pop	{r4, pc}

08002812 <__swrite>:
 8002812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002816:	461f      	mov	r7, r3
 8002818:	898b      	ldrh	r3, [r1, #12]
 800281a:	05db      	lsls	r3, r3, #23
 800281c:	4605      	mov	r5, r0
 800281e:	460c      	mov	r4, r1
 8002820:	4616      	mov	r6, r2
 8002822:	d505      	bpl.n	8002830 <__swrite+0x1e>
 8002824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002828:	2302      	movs	r3, #2
 800282a:	2200      	movs	r2, #0
 800282c:	f000 f83c 	bl	80028a8 <_lseek_r>
 8002830:	89a3      	ldrh	r3, [r4, #12]
 8002832:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002836:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800283a:	81a3      	strh	r3, [r4, #12]
 800283c:	4632      	mov	r2, r6
 800283e:	463b      	mov	r3, r7
 8002840:	4628      	mov	r0, r5
 8002842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002846:	f000 b853 	b.w	80028f0 <_write_r>

0800284a <__sseek>:
 800284a:	b510      	push	{r4, lr}
 800284c:	460c      	mov	r4, r1
 800284e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002852:	f000 f829 	bl	80028a8 <_lseek_r>
 8002856:	1c43      	adds	r3, r0, #1
 8002858:	89a3      	ldrh	r3, [r4, #12]
 800285a:	bf15      	itete	ne
 800285c:	6560      	strne	r0, [r4, #84]	; 0x54
 800285e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002862:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002866:	81a3      	strheq	r3, [r4, #12]
 8002868:	bf18      	it	ne
 800286a:	81a3      	strhne	r3, [r4, #12]
 800286c:	bd10      	pop	{r4, pc}

0800286e <__sclose>:
 800286e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002872:	f000 b809 	b.w	8002888 <_close_r>

08002876 <memset>:
 8002876:	4402      	add	r2, r0
 8002878:	4603      	mov	r3, r0
 800287a:	4293      	cmp	r3, r2
 800287c:	d100      	bne.n	8002880 <memset+0xa>
 800287e:	4770      	bx	lr
 8002880:	f803 1b01 	strb.w	r1, [r3], #1
 8002884:	e7f9      	b.n	800287a <memset+0x4>
	...

08002888 <_close_r>:
 8002888:	b538      	push	{r3, r4, r5, lr}
 800288a:	4d06      	ldr	r5, [pc, #24]	; (80028a4 <_close_r+0x1c>)
 800288c:	2300      	movs	r3, #0
 800288e:	4604      	mov	r4, r0
 8002890:	4608      	mov	r0, r1
 8002892:	602b      	str	r3, [r5, #0]
 8002894:	f7fe f8c5 	bl	8000a22 <_close>
 8002898:	1c43      	adds	r3, r0, #1
 800289a:	d102      	bne.n	80028a2 <_close_r+0x1a>
 800289c:	682b      	ldr	r3, [r5, #0]
 800289e:	b103      	cbz	r3, 80028a2 <_close_r+0x1a>
 80028a0:	6023      	str	r3, [r4, #0]
 80028a2:	bd38      	pop	{r3, r4, r5, pc}
 80028a4:	20000278 	.word	0x20000278

080028a8 <_lseek_r>:
 80028a8:	b538      	push	{r3, r4, r5, lr}
 80028aa:	4d07      	ldr	r5, [pc, #28]	; (80028c8 <_lseek_r+0x20>)
 80028ac:	4604      	mov	r4, r0
 80028ae:	4608      	mov	r0, r1
 80028b0:	4611      	mov	r1, r2
 80028b2:	2200      	movs	r2, #0
 80028b4:	602a      	str	r2, [r5, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	f7fe f8da 	bl	8000a70 <_lseek>
 80028bc:	1c43      	adds	r3, r0, #1
 80028be:	d102      	bne.n	80028c6 <_lseek_r+0x1e>
 80028c0:	682b      	ldr	r3, [r5, #0]
 80028c2:	b103      	cbz	r3, 80028c6 <_lseek_r+0x1e>
 80028c4:	6023      	str	r3, [r4, #0]
 80028c6:	bd38      	pop	{r3, r4, r5, pc}
 80028c8:	20000278 	.word	0x20000278

080028cc <_read_r>:
 80028cc:	b538      	push	{r3, r4, r5, lr}
 80028ce:	4d07      	ldr	r5, [pc, #28]	; (80028ec <_read_r+0x20>)
 80028d0:	4604      	mov	r4, r0
 80028d2:	4608      	mov	r0, r1
 80028d4:	4611      	mov	r1, r2
 80028d6:	2200      	movs	r2, #0
 80028d8:	602a      	str	r2, [r5, #0]
 80028da:	461a      	mov	r2, r3
 80028dc:	f7fe f884 	bl	80009e8 <_read>
 80028e0:	1c43      	adds	r3, r0, #1
 80028e2:	d102      	bne.n	80028ea <_read_r+0x1e>
 80028e4:	682b      	ldr	r3, [r5, #0]
 80028e6:	b103      	cbz	r3, 80028ea <_read_r+0x1e>
 80028e8:	6023      	str	r3, [r4, #0]
 80028ea:	bd38      	pop	{r3, r4, r5, pc}
 80028ec:	20000278 	.word	0x20000278

080028f0 <_write_r>:
 80028f0:	b538      	push	{r3, r4, r5, lr}
 80028f2:	4d07      	ldr	r5, [pc, #28]	; (8002910 <_write_r+0x20>)
 80028f4:	4604      	mov	r4, r0
 80028f6:	4608      	mov	r0, r1
 80028f8:	4611      	mov	r1, r2
 80028fa:	2200      	movs	r2, #0
 80028fc:	602a      	str	r2, [r5, #0]
 80028fe:	461a      	mov	r2, r3
 8002900:	f7fd ff60 	bl	80007c4 <_write>
 8002904:	1c43      	adds	r3, r0, #1
 8002906:	d102      	bne.n	800290e <_write_r+0x1e>
 8002908:	682b      	ldr	r3, [r5, #0]
 800290a:	b103      	cbz	r3, 800290e <_write_r+0x1e>
 800290c:	6023      	str	r3, [r4, #0]
 800290e:	bd38      	pop	{r3, r4, r5, pc}
 8002910:	20000278 	.word	0x20000278

08002914 <__errno>:
 8002914:	4b01      	ldr	r3, [pc, #4]	; (800291c <__errno+0x8>)
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20000064 	.word	0x20000064

08002920 <__libc_init_array>:
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	4d0d      	ldr	r5, [pc, #52]	; (8002958 <__libc_init_array+0x38>)
 8002924:	4c0d      	ldr	r4, [pc, #52]	; (800295c <__libc_init_array+0x3c>)
 8002926:	1b64      	subs	r4, r4, r5
 8002928:	10a4      	asrs	r4, r4, #2
 800292a:	2600      	movs	r6, #0
 800292c:	42a6      	cmp	r6, r4
 800292e:	d109      	bne.n	8002944 <__libc_init_array+0x24>
 8002930:	4d0b      	ldr	r5, [pc, #44]	; (8002960 <__libc_init_array+0x40>)
 8002932:	4c0c      	ldr	r4, [pc, #48]	; (8002964 <__libc_init_array+0x44>)
 8002934:	f000 fdc0 	bl	80034b8 <_init>
 8002938:	1b64      	subs	r4, r4, r5
 800293a:	10a4      	asrs	r4, r4, #2
 800293c:	2600      	movs	r6, #0
 800293e:	42a6      	cmp	r6, r4
 8002940:	d105      	bne.n	800294e <__libc_init_array+0x2e>
 8002942:	bd70      	pop	{r4, r5, r6, pc}
 8002944:	f855 3b04 	ldr.w	r3, [r5], #4
 8002948:	4798      	blx	r3
 800294a:	3601      	adds	r6, #1
 800294c:	e7ee      	b.n	800292c <__libc_init_array+0xc>
 800294e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002952:	4798      	blx	r3
 8002954:	3601      	adds	r6, #1
 8002956:	e7f2      	b.n	800293e <__libc_init_array+0x1e>
 8002958:	08003528 	.word	0x08003528
 800295c:	08003528 	.word	0x08003528
 8002960:	08003528 	.word	0x08003528
 8002964:	0800352c 	.word	0x0800352c

08002968 <__retarget_lock_init_recursive>:
 8002968:	4770      	bx	lr

0800296a <__retarget_lock_acquire_recursive>:
 800296a:	4770      	bx	lr

0800296c <__retarget_lock_release_recursive>:
 800296c:	4770      	bx	lr
	...

08002970 <_free_r>:
 8002970:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002972:	2900      	cmp	r1, #0
 8002974:	d044      	beq.n	8002a00 <_free_r+0x90>
 8002976:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800297a:	9001      	str	r0, [sp, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	f1a1 0404 	sub.w	r4, r1, #4
 8002982:	bfb8      	it	lt
 8002984:	18e4      	addlt	r4, r4, r3
 8002986:	f000 f8df 	bl	8002b48 <__malloc_lock>
 800298a:	4a1e      	ldr	r2, [pc, #120]	; (8002a04 <_free_r+0x94>)
 800298c:	9801      	ldr	r0, [sp, #4]
 800298e:	6813      	ldr	r3, [r2, #0]
 8002990:	b933      	cbnz	r3, 80029a0 <_free_r+0x30>
 8002992:	6063      	str	r3, [r4, #4]
 8002994:	6014      	str	r4, [r2, #0]
 8002996:	b003      	add	sp, #12
 8002998:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800299c:	f000 b8da 	b.w	8002b54 <__malloc_unlock>
 80029a0:	42a3      	cmp	r3, r4
 80029a2:	d908      	bls.n	80029b6 <_free_r+0x46>
 80029a4:	6825      	ldr	r5, [r4, #0]
 80029a6:	1961      	adds	r1, r4, r5
 80029a8:	428b      	cmp	r3, r1
 80029aa:	bf01      	itttt	eq
 80029ac:	6819      	ldreq	r1, [r3, #0]
 80029ae:	685b      	ldreq	r3, [r3, #4]
 80029b0:	1949      	addeq	r1, r1, r5
 80029b2:	6021      	streq	r1, [r4, #0]
 80029b4:	e7ed      	b.n	8002992 <_free_r+0x22>
 80029b6:	461a      	mov	r2, r3
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	b10b      	cbz	r3, 80029c0 <_free_r+0x50>
 80029bc:	42a3      	cmp	r3, r4
 80029be:	d9fa      	bls.n	80029b6 <_free_r+0x46>
 80029c0:	6811      	ldr	r1, [r2, #0]
 80029c2:	1855      	adds	r5, r2, r1
 80029c4:	42a5      	cmp	r5, r4
 80029c6:	d10b      	bne.n	80029e0 <_free_r+0x70>
 80029c8:	6824      	ldr	r4, [r4, #0]
 80029ca:	4421      	add	r1, r4
 80029cc:	1854      	adds	r4, r2, r1
 80029ce:	42a3      	cmp	r3, r4
 80029d0:	6011      	str	r1, [r2, #0]
 80029d2:	d1e0      	bne.n	8002996 <_free_r+0x26>
 80029d4:	681c      	ldr	r4, [r3, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	6053      	str	r3, [r2, #4]
 80029da:	440c      	add	r4, r1
 80029dc:	6014      	str	r4, [r2, #0]
 80029de:	e7da      	b.n	8002996 <_free_r+0x26>
 80029e0:	d902      	bls.n	80029e8 <_free_r+0x78>
 80029e2:	230c      	movs	r3, #12
 80029e4:	6003      	str	r3, [r0, #0]
 80029e6:	e7d6      	b.n	8002996 <_free_r+0x26>
 80029e8:	6825      	ldr	r5, [r4, #0]
 80029ea:	1961      	adds	r1, r4, r5
 80029ec:	428b      	cmp	r3, r1
 80029ee:	bf04      	itt	eq
 80029f0:	6819      	ldreq	r1, [r3, #0]
 80029f2:	685b      	ldreq	r3, [r3, #4]
 80029f4:	6063      	str	r3, [r4, #4]
 80029f6:	bf04      	itt	eq
 80029f8:	1949      	addeq	r1, r1, r5
 80029fa:	6021      	streq	r1, [r4, #0]
 80029fc:	6054      	str	r4, [r2, #4]
 80029fe:	e7ca      	b.n	8002996 <_free_r+0x26>
 8002a00:	b003      	add	sp, #12
 8002a02:	bd30      	pop	{r4, r5, pc}
 8002a04:	20000280 	.word	0x20000280

08002a08 <sbrk_aligned>:
 8002a08:	b570      	push	{r4, r5, r6, lr}
 8002a0a:	4e0e      	ldr	r6, [pc, #56]	; (8002a44 <sbrk_aligned+0x3c>)
 8002a0c:	460c      	mov	r4, r1
 8002a0e:	6831      	ldr	r1, [r6, #0]
 8002a10:	4605      	mov	r5, r0
 8002a12:	b911      	cbnz	r1, 8002a1a <sbrk_aligned+0x12>
 8002a14:	f000 fcbc 	bl	8003390 <_sbrk_r>
 8002a18:	6030      	str	r0, [r6, #0]
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	4628      	mov	r0, r5
 8002a1e:	f000 fcb7 	bl	8003390 <_sbrk_r>
 8002a22:	1c43      	adds	r3, r0, #1
 8002a24:	d00a      	beq.n	8002a3c <sbrk_aligned+0x34>
 8002a26:	1cc4      	adds	r4, r0, #3
 8002a28:	f024 0403 	bic.w	r4, r4, #3
 8002a2c:	42a0      	cmp	r0, r4
 8002a2e:	d007      	beq.n	8002a40 <sbrk_aligned+0x38>
 8002a30:	1a21      	subs	r1, r4, r0
 8002a32:	4628      	mov	r0, r5
 8002a34:	f000 fcac 	bl	8003390 <_sbrk_r>
 8002a38:	3001      	adds	r0, #1
 8002a3a:	d101      	bne.n	8002a40 <sbrk_aligned+0x38>
 8002a3c:	f04f 34ff 	mov.w	r4, #4294967295
 8002a40:	4620      	mov	r0, r4
 8002a42:	bd70      	pop	{r4, r5, r6, pc}
 8002a44:	20000284 	.word	0x20000284

08002a48 <_malloc_r>:
 8002a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a4c:	1ccd      	adds	r5, r1, #3
 8002a4e:	f025 0503 	bic.w	r5, r5, #3
 8002a52:	3508      	adds	r5, #8
 8002a54:	2d0c      	cmp	r5, #12
 8002a56:	bf38      	it	cc
 8002a58:	250c      	movcc	r5, #12
 8002a5a:	2d00      	cmp	r5, #0
 8002a5c:	4607      	mov	r7, r0
 8002a5e:	db01      	blt.n	8002a64 <_malloc_r+0x1c>
 8002a60:	42a9      	cmp	r1, r5
 8002a62:	d905      	bls.n	8002a70 <_malloc_r+0x28>
 8002a64:	230c      	movs	r3, #12
 8002a66:	603b      	str	r3, [r7, #0]
 8002a68:	2600      	movs	r6, #0
 8002a6a:	4630      	mov	r0, r6
 8002a6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a70:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002b44 <_malloc_r+0xfc>
 8002a74:	f000 f868 	bl	8002b48 <__malloc_lock>
 8002a78:	f8d8 3000 	ldr.w	r3, [r8]
 8002a7c:	461c      	mov	r4, r3
 8002a7e:	bb5c      	cbnz	r4, 8002ad8 <_malloc_r+0x90>
 8002a80:	4629      	mov	r1, r5
 8002a82:	4638      	mov	r0, r7
 8002a84:	f7ff ffc0 	bl	8002a08 <sbrk_aligned>
 8002a88:	1c43      	adds	r3, r0, #1
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	d155      	bne.n	8002b3a <_malloc_r+0xf2>
 8002a8e:	f8d8 4000 	ldr.w	r4, [r8]
 8002a92:	4626      	mov	r6, r4
 8002a94:	2e00      	cmp	r6, #0
 8002a96:	d145      	bne.n	8002b24 <_malloc_r+0xdc>
 8002a98:	2c00      	cmp	r4, #0
 8002a9a:	d048      	beq.n	8002b2e <_malloc_r+0xe6>
 8002a9c:	6823      	ldr	r3, [r4, #0]
 8002a9e:	4631      	mov	r1, r6
 8002aa0:	4638      	mov	r0, r7
 8002aa2:	eb04 0903 	add.w	r9, r4, r3
 8002aa6:	f000 fc73 	bl	8003390 <_sbrk_r>
 8002aaa:	4581      	cmp	r9, r0
 8002aac:	d13f      	bne.n	8002b2e <_malloc_r+0xe6>
 8002aae:	6821      	ldr	r1, [r4, #0]
 8002ab0:	1a6d      	subs	r5, r5, r1
 8002ab2:	4629      	mov	r1, r5
 8002ab4:	4638      	mov	r0, r7
 8002ab6:	f7ff ffa7 	bl	8002a08 <sbrk_aligned>
 8002aba:	3001      	adds	r0, #1
 8002abc:	d037      	beq.n	8002b2e <_malloc_r+0xe6>
 8002abe:	6823      	ldr	r3, [r4, #0]
 8002ac0:	442b      	add	r3, r5
 8002ac2:	6023      	str	r3, [r4, #0]
 8002ac4:	f8d8 3000 	ldr.w	r3, [r8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d038      	beq.n	8002b3e <_malloc_r+0xf6>
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	42a2      	cmp	r2, r4
 8002ad0:	d12b      	bne.n	8002b2a <_malloc_r+0xe2>
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	e00f      	b.n	8002af8 <_malloc_r+0xb0>
 8002ad8:	6822      	ldr	r2, [r4, #0]
 8002ada:	1b52      	subs	r2, r2, r5
 8002adc:	d41f      	bmi.n	8002b1e <_malloc_r+0xd6>
 8002ade:	2a0b      	cmp	r2, #11
 8002ae0:	d917      	bls.n	8002b12 <_malloc_r+0xca>
 8002ae2:	1961      	adds	r1, r4, r5
 8002ae4:	42a3      	cmp	r3, r4
 8002ae6:	6025      	str	r5, [r4, #0]
 8002ae8:	bf18      	it	ne
 8002aea:	6059      	strne	r1, [r3, #4]
 8002aec:	6863      	ldr	r3, [r4, #4]
 8002aee:	bf08      	it	eq
 8002af0:	f8c8 1000 	streq.w	r1, [r8]
 8002af4:	5162      	str	r2, [r4, r5]
 8002af6:	604b      	str	r3, [r1, #4]
 8002af8:	4638      	mov	r0, r7
 8002afa:	f104 060b 	add.w	r6, r4, #11
 8002afe:	f000 f829 	bl	8002b54 <__malloc_unlock>
 8002b02:	f026 0607 	bic.w	r6, r6, #7
 8002b06:	1d23      	adds	r3, r4, #4
 8002b08:	1af2      	subs	r2, r6, r3
 8002b0a:	d0ae      	beq.n	8002a6a <_malloc_r+0x22>
 8002b0c:	1b9b      	subs	r3, r3, r6
 8002b0e:	50a3      	str	r3, [r4, r2]
 8002b10:	e7ab      	b.n	8002a6a <_malloc_r+0x22>
 8002b12:	42a3      	cmp	r3, r4
 8002b14:	6862      	ldr	r2, [r4, #4]
 8002b16:	d1dd      	bne.n	8002ad4 <_malloc_r+0x8c>
 8002b18:	f8c8 2000 	str.w	r2, [r8]
 8002b1c:	e7ec      	b.n	8002af8 <_malloc_r+0xb0>
 8002b1e:	4623      	mov	r3, r4
 8002b20:	6864      	ldr	r4, [r4, #4]
 8002b22:	e7ac      	b.n	8002a7e <_malloc_r+0x36>
 8002b24:	4634      	mov	r4, r6
 8002b26:	6876      	ldr	r6, [r6, #4]
 8002b28:	e7b4      	b.n	8002a94 <_malloc_r+0x4c>
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	e7cc      	b.n	8002ac8 <_malloc_r+0x80>
 8002b2e:	230c      	movs	r3, #12
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	4638      	mov	r0, r7
 8002b34:	f000 f80e 	bl	8002b54 <__malloc_unlock>
 8002b38:	e797      	b.n	8002a6a <_malloc_r+0x22>
 8002b3a:	6025      	str	r5, [r4, #0]
 8002b3c:	e7dc      	b.n	8002af8 <_malloc_r+0xb0>
 8002b3e:	605b      	str	r3, [r3, #4]
 8002b40:	deff      	udf	#255	; 0xff
 8002b42:	bf00      	nop
 8002b44:	20000280 	.word	0x20000280

08002b48 <__malloc_lock>:
 8002b48:	4801      	ldr	r0, [pc, #4]	; (8002b50 <__malloc_lock+0x8>)
 8002b4a:	f7ff bf0e 	b.w	800296a <__retarget_lock_acquire_recursive>
 8002b4e:	bf00      	nop
 8002b50:	2000027c 	.word	0x2000027c

08002b54 <__malloc_unlock>:
 8002b54:	4801      	ldr	r0, [pc, #4]	; (8002b5c <__malloc_unlock+0x8>)
 8002b56:	f7ff bf09 	b.w	800296c <__retarget_lock_release_recursive>
 8002b5a:	bf00      	nop
 8002b5c:	2000027c 	.word	0x2000027c

08002b60 <__sfputc_r>:
 8002b60:	6893      	ldr	r3, [r2, #8]
 8002b62:	3b01      	subs	r3, #1
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	b410      	push	{r4}
 8002b68:	6093      	str	r3, [r2, #8]
 8002b6a:	da08      	bge.n	8002b7e <__sfputc_r+0x1e>
 8002b6c:	6994      	ldr	r4, [r2, #24]
 8002b6e:	42a3      	cmp	r3, r4
 8002b70:	db01      	blt.n	8002b76 <__sfputc_r+0x16>
 8002b72:	290a      	cmp	r1, #10
 8002b74:	d103      	bne.n	8002b7e <__sfputc_r+0x1e>
 8002b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b7a:	f000 bb73 	b.w	8003264 <__swbuf_r>
 8002b7e:	6813      	ldr	r3, [r2, #0]
 8002b80:	1c58      	adds	r0, r3, #1
 8002b82:	6010      	str	r0, [r2, #0]
 8002b84:	7019      	strb	r1, [r3, #0]
 8002b86:	4608      	mov	r0, r1
 8002b88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <__sfputs_r>:
 8002b8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b90:	4606      	mov	r6, r0
 8002b92:	460f      	mov	r7, r1
 8002b94:	4614      	mov	r4, r2
 8002b96:	18d5      	adds	r5, r2, r3
 8002b98:	42ac      	cmp	r4, r5
 8002b9a:	d101      	bne.n	8002ba0 <__sfputs_r+0x12>
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	e007      	b.n	8002bb0 <__sfputs_r+0x22>
 8002ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ba4:	463a      	mov	r2, r7
 8002ba6:	4630      	mov	r0, r6
 8002ba8:	f7ff ffda 	bl	8002b60 <__sfputc_r>
 8002bac:	1c43      	adds	r3, r0, #1
 8002bae:	d1f3      	bne.n	8002b98 <__sfputs_r+0xa>
 8002bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002bb4 <_vfiprintf_r>:
 8002bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bb8:	460d      	mov	r5, r1
 8002bba:	b09d      	sub	sp, #116	; 0x74
 8002bbc:	4614      	mov	r4, r2
 8002bbe:	4698      	mov	r8, r3
 8002bc0:	4606      	mov	r6, r0
 8002bc2:	b118      	cbz	r0, 8002bcc <_vfiprintf_r+0x18>
 8002bc4:	6a03      	ldr	r3, [r0, #32]
 8002bc6:	b90b      	cbnz	r3, 8002bcc <_vfiprintf_r+0x18>
 8002bc8:	f7ff fdca 	bl	8002760 <__sinit>
 8002bcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002bce:	07d9      	lsls	r1, r3, #31
 8002bd0:	d405      	bmi.n	8002bde <_vfiprintf_r+0x2a>
 8002bd2:	89ab      	ldrh	r3, [r5, #12]
 8002bd4:	059a      	lsls	r2, r3, #22
 8002bd6:	d402      	bmi.n	8002bde <_vfiprintf_r+0x2a>
 8002bd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002bda:	f7ff fec6 	bl	800296a <__retarget_lock_acquire_recursive>
 8002bde:	89ab      	ldrh	r3, [r5, #12]
 8002be0:	071b      	lsls	r3, r3, #28
 8002be2:	d501      	bpl.n	8002be8 <_vfiprintf_r+0x34>
 8002be4:	692b      	ldr	r3, [r5, #16]
 8002be6:	b99b      	cbnz	r3, 8002c10 <_vfiprintf_r+0x5c>
 8002be8:	4629      	mov	r1, r5
 8002bea:	4630      	mov	r0, r6
 8002bec:	f000 fb78 	bl	80032e0 <__swsetup_r>
 8002bf0:	b170      	cbz	r0, 8002c10 <_vfiprintf_r+0x5c>
 8002bf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002bf4:	07dc      	lsls	r4, r3, #31
 8002bf6:	d504      	bpl.n	8002c02 <_vfiprintf_r+0x4e>
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfc:	b01d      	add	sp, #116	; 0x74
 8002bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c02:	89ab      	ldrh	r3, [r5, #12]
 8002c04:	0598      	lsls	r0, r3, #22
 8002c06:	d4f7      	bmi.n	8002bf8 <_vfiprintf_r+0x44>
 8002c08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c0a:	f7ff feaf 	bl	800296c <__retarget_lock_release_recursive>
 8002c0e:	e7f3      	b.n	8002bf8 <_vfiprintf_r+0x44>
 8002c10:	2300      	movs	r3, #0
 8002c12:	9309      	str	r3, [sp, #36]	; 0x24
 8002c14:	2320      	movs	r3, #32
 8002c16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c1e:	2330      	movs	r3, #48	; 0x30
 8002c20:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002dd4 <_vfiprintf_r+0x220>
 8002c24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c28:	f04f 0901 	mov.w	r9, #1
 8002c2c:	4623      	mov	r3, r4
 8002c2e:	469a      	mov	sl, r3
 8002c30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c34:	b10a      	cbz	r2, 8002c3a <_vfiprintf_r+0x86>
 8002c36:	2a25      	cmp	r2, #37	; 0x25
 8002c38:	d1f9      	bne.n	8002c2e <_vfiprintf_r+0x7a>
 8002c3a:	ebba 0b04 	subs.w	fp, sl, r4
 8002c3e:	d00b      	beq.n	8002c58 <_vfiprintf_r+0xa4>
 8002c40:	465b      	mov	r3, fp
 8002c42:	4622      	mov	r2, r4
 8002c44:	4629      	mov	r1, r5
 8002c46:	4630      	mov	r0, r6
 8002c48:	f7ff ffa1 	bl	8002b8e <__sfputs_r>
 8002c4c:	3001      	adds	r0, #1
 8002c4e:	f000 80a9 	beq.w	8002da4 <_vfiprintf_r+0x1f0>
 8002c52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c54:	445a      	add	r2, fp
 8002c56:	9209      	str	r2, [sp, #36]	; 0x24
 8002c58:	f89a 3000 	ldrb.w	r3, [sl]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 80a1 	beq.w	8002da4 <_vfiprintf_r+0x1f0>
 8002c62:	2300      	movs	r3, #0
 8002c64:	f04f 32ff 	mov.w	r2, #4294967295
 8002c68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c6c:	f10a 0a01 	add.w	sl, sl, #1
 8002c70:	9304      	str	r3, [sp, #16]
 8002c72:	9307      	str	r3, [sp, #28]
 8002c74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c78:	931a      	str	r3, [sp, #104]	; 0x68
 8002c7a:	4654      	mov	r4, sl
 8002c7c:	2205      	movs	r2, #5
 8002c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c82:	4854      	ldr	r0, [pc, #336]	; (8002dd4 <_vfiprintf_r+0x220>)
 8002c84:	f7fd faa4 	bl	80001d0 <memchr>
 8002c88:	9a04      	ldr	r2, [sp, #16]
 8002c8a:	b9d8      	cbnz	r0, 8002cc4 <_vfiprintf_r+0x110>
 8002c8c:	06d1      	lsls	r1, r2, #27
 8002c8e:	bf44      	itt	mi
 8002c90:	2320      	movmi	r3, #32
 8002c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c96:	0713      	lsls	r3, r2, #28
 8002c98:	bf44      	itt	mi
 8002c9a:	232b      	movmi	r3, #43	; 0x2b
 8002c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8002ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8002ca6:	d015      	beq.n	8002cd4 <_vfiprintf_r+0x120>
 8002ca8:	9a07      	ldr	r2, [sp, #28]
 8002caa:	4654      	mov	r4, sl
 8002cac:	2000      	movs	r0, #0
 8002cae:	f04f 0c0a 	mov.w	ip, #10
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002cb8:	3b30      	subs	r3, #48	; 0x30
 8002cba:	2b09      	cmp	r3, #9
 8002cbc:	d94d      	bls.n	8002d5a <_vfiprintf_r+0x1a6>
 8002cbe:	b1b0      	cbz	r0, 8002cee <_vfiprintf_r+0x13a>
 8002cc0:	9207      	str	r2, [sp, #28]
 8002cc2:	e014      	b.n	8002cee <_vfiprintf_r+0x13a>
 8002cc4:	eba0 0308 	sub.w	r3, r0, r8
 8002cc8:	fa09 f303 	lsl.w	r3, r9, r3
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	9304      	str	r3, [sp, #16]
 8002cd0:	46a2      	mov	sl, r4
 8002cd2:	e7d2      	b.n	8002c7a <_vfiprintf_r+0xc6>
 8002cd4:	9b03      	ldr	r3, [sp, #12]
 8002cd6:	1d19      	adds	r1, r3, #4
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	9103      	str	r1, [sp, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	bfbb      	ittet	lt
 8002ce0:	425b      	neglt	r3, r3
 8002ce2:	f042 0202 	orrlt.w	r2, r2, #2
 8002ce6:	9307      	strge	r3, [sp, #28]
 8002ce8:	9307      	strlt	r3, [sp, #28]
 8002cea:	bfb8      	it	lt
 8002cec:	9204      	strlt	r2, [sp, #16]
 8002cee:	7823      	ldrb	r3, [r4, #0]
 8002cf0:	2b2e      	cmp	r3, #46	; 0x2e
 8002cf2:	d10c      	bne.n	8002d0e <_vfiprintf_r+0x15a>
 8002cf4:	7863      	ldrb	r3, [r4, #1]
 8002cf6:	2b2a      	cmp	r3, #42	; 0x2a
 8002cf8:	d134      	bne.n	8002d64 <_vfiprintf_r+0x1b0>
 8002cfa:	9b03      	ldr	r3, [sp, #12]
 8002cfc:	1d1a      	adds	r2, r3, #4
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	9203      	str	r2, [sp, #12]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bfb8      	it	lt
 8002d06:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d0a:	3402      	adds	r4, #2
 8002d0c:	9305      	str	r3, [sp, #20]
 8002d0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002de4 <_vfiprintf_r+0x230>
 8002d12:	7821      	ldrb	r1, [r4, #0]
 8002d14:	2203      	movs	r2, #3
 8002d16:	4650      	mov	r0, sl
 8002d18:	f7fd fa5a 	bl	80001d0 <memchr>
 8002d1c:	b138      	cbz	r0, 8002d2e <_vfiprintf_r+0x17a>
 8002d1e:	9b04      	ldr	r3, [sp, #16]
 8002d20:	eba0 000a 	sub.w	r0, r0, sl
 8002d24:	2240      	movs	r2, #64	; 0x40
 8002d26:	4082      	lsls	r2, r0
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	3401      	adds	r4, #1
 8002d2c:	9304      	str	r3, [sp, #16]
 8002d2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d32:	4829      	ldr	r0, [pc, #164]	; (8002dd8 <_vfiprintf_r+0x224>)
 8002d34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d38:	2206      	movs	r2, #6
 8002d3a:	f7fd fa49 	bl	80001d0 <memchr>
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	d03f      	beq.n	8002dc2 <_vfiprintf_r+0x20e>
 8002d42:	4b26      	ldr	r3, [pc, #152]	; (8002ddc <_vfiprintf_r+0x228>)
 8002d44:	bb1b      	cbnz	r3, 8002d8e <_vfiprintf_r+0x1da>
 8002d46:	9b03      	ldr	r3, [sp, #12]
 8002d48:	3307      	adds	r3, #7
 8002d4a:	f023 0307 	bic.w	r3, r3, #7
 8002d4e:	3308      	adds	r3, #8
 8002d50:	9303      	str	r3, [sp, #12]
 8002d52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d54:	443b      	add	r3, r7
 8002d56:	9309      	str	r3, [sp, #36]	; 0x24
 8002d58:	e768      	b.n	8002c2c <_vfiprintf_r+0x78>
 8002d5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d5e:	460c      	mov	r4, r1
 8002d60:	2001      	movs	r0, #1
 8002d62:	e7a6      	b.n	8002cb2 <_vfiprintf_r+0xfe>
 8002d64:	2300      	movs	r3, #0
 8002d66:	3401      	adds	r4, #1
 8002d68:	9305      	str	r3, [sp, #20]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	f04f 0c0a 	mov.w	ip, #10
 8002d70:	4620      	mov	r0, r4
 8002d72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d76:	3a30      	subs	r2, #48	; 0x30
 8002d78:	2a09      	cmp	r2, #9
 8002d7a:	d903      	bls.n	8002d84 <_vfiprintf_r+0x1d0>
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0c6      	beq.n	8002d0e <_vfiprintf_r+0x15a>
 8002d80:	9105      	str	r1, [sp, #20]
 8002d82:	e7c4      	b.n	8002d0e <_vfiprintf_r+0x15a>
 8002d84:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d88:	4604      	mov	r4, r0
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e7f0      	b.n	8002d70 <_vfiprintf_r+0x1bc>
 8002d8e:	ab03      	add	r3, sp, #12
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	462a      	mov	r2, r5
 8002d94:	4b12      	ldr	r3, [pc, #72]	; (8002de0 <_vfiprintf_r+0x22c>)
 8002d96:	a904      	add	r1, sp, #16
 8002d98:	4630      	mov	r0, r6
 8002d9a:	f3af 8000 	nop.w
 8002d9e:	4607      	mov	r7, r0
 8002da0:	1c78      	adds	r0, r7, #1
 8002da2:	d1d6      	bne.n	8002d52 <_vfiprintf_r+0x19e>
 8002da4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002da6:	07d9      	lsls	r1, r3, #31
 8002da8:	d405      	bmi.n	8002db6 <_vfiprintf_r+0x202>
 8002daa:	89ab      	ldrh	r3, [r5, #12]
 8002dac:	059a      	lsls	r2, r3, #22
 8002dae:	d402      	bmi.n	8002db6 <_vfiprintf_r+0x202>
 8002db0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002db2:	f7ff fddb 	bl	800296c <__retarget_lock_release_recursive>
 8002db6:	89ab      	ldrh	r3, [r5, #12]
 8002db8:	065b      	lsls	r3, r3, #25
 8002dba:	f53f af1d 	bmi.w	8002bf8 <_vfiprintf_r+0x44>
 8002dbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dc0:	e71c      	b.n	8002bfc <_vfiprintf_r+0x48>
 8002dc2:	ab03      	add	r3, sp, #12
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	462a      	mov	r2, r5
 8002dc8:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <_vfiprintf_r+0x22c>)
 8002dca:	a904      	add	r1, sp, #16
 8002dcc:	4630      	mov	r0, r6
 8002dce:	f000 f879 	bl	8002ec4 <_printf_i>
 8002dd2:	e7e4      	b.n	8002d9e <_vfiprintf_r+0x1ea>
 8002dd4:	080034ec 	.word	0x080034ec
 8002dd8:	080034f6 	.word	0x080034f6
 8002ddc:	00000000 	.word	0x00000000
 8002de0:	08002b8f 	.word	0x08002b8f
 8002de4:	080034f2 	.word	0x080034f2

08002de8 <_printf_common>:
 8002de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dec:	4616      	mov	r6, r2
 8002dee:	4699      	mov	r9, r3
 8002df0:	688a      	ldr	r2, [r1, #8]
 8002df2:	690b      	ldr	r3, [r1, #16]
 8002df4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	bfb8      	it	lt
 8002dfc:	4613      	movlt	r3, r2
 8002dfe:	6033      	str	r3, [r6, #0]
 8002e00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e04:	4607      	mov	r7, r0
 8002e06:	460c      	mov	r4, r1
 8002e08:	b10a      	cbz	r2, 8002e0e <_printf_common+0x26>
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	6033      	str	r3, [r6, #0]
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	0699      	lsls	r1, r3, #26
 8002e12:	bf42      	ittt	mi
 8002e14:	6833      	ldrmi	r3, [r6, #0]
 8002e16:	3302      	addmi	r3, #2
 8002e18:	6033      	strmi	r3, [r6, #0]
 8002e1a:	6825      	ldr	r5, [r4, #0]
 8002e1c:	f015 0506 	ands.w	r5, r5, #6
 8002e20:	d106      	bne.n	8002e30 <_printf_common+0x48>
 8002e22:	f104 0a19 	add.w	sl, r4, #25
 8002e26:	68e3      	ldr	r3, [r4, #12]
 8002e28:	6832      	ldr	r2, [r6, #0]
 8002e2a:	1a9b      	subs	r3, r3, r2
 8002e2c:	42ab      	cmp	r3, r5
 8002e2e:	dc26      	bgt.n	8002e7e <_printf_common+0x96>
 8002e30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e34:	1e13      	subs	r3, r2, #0
 8002e36:	6822      	ldr	r2, [r4, #0]
 8002e38:	bf18      	it	ne
 8002e3a:	2301      	movne	r3, #1
 8002e3c:	0692      	lsls	r2, r2, #26
 8002e3e:	d42b      	bmi.n	8002e98 <_printf_common+0xb0>
 8002e40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e44:	4649      	mov	r1, r9
 8002e46:	4638      	mov	r0, r7
 8002e48:	47c0      	blx	r8
 8002e4a:	3001      	adds	r0, #1
 8002e4c:	d01e      	beq.n	8002e8c <_printf_common+0xa4>
 8002e4e:	6823      	ldr	r3, [r4, #0]
 8002e50:	6922      	ldr	r2, [r4, #16]
 8002e52:	f003 0306 	and.w	r3, r3, #6
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	bf02      	ittt	eq
 8002e5a:	68e5      	ldreq	r5, [r4, #12]
 8002e5c:	6833      	ldreq	r3, [r6, #0]
 8002e5e:	1aed      	subeq	r5, r5, r3
 8002e60:	68a3      	ldr	r3, [r4, #8]
 8002e62:	bf0c      	ite	eq
 8002e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e68:	2500      	movne	r5, #0
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	bfc4      	itt	gt
 8002e6e:	1a9b      	subgt	r3, r3, r2
 8002e70:	18ed      	addgt	r5, r5, r3
 8002e72:	2600      	movs	r6, #0
 8002e74:	341a      	adds	r4, #26
 8002e76:	42b5      	cmp	r5, r6
 8002e78:	d11a      	bne.n	8002eb0 <_printf_common+0xc8>
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	e008      	b.n	8002e90 <_printf_common+0xa8>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	4652      	mov	r2, sl
 8002e82:	4649      	mov	r1, r9
 8002e84:	4638      	mov	r0, r7
 8002e86:	47c0      	blx	r8
 8002e88:	3001      	adds	r0, #1
 8002e8a:	d103      	bne.n	8002e94 <_printf_common+0xac>
 8002e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e94:	3501      	adds	r5, #1
 8002e96:	e7c6      	b.n	8002e26 <_printf_common+0x3e>
 8002e98:	18e1      	adds	r1, r4, r3
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	2030      	movs	r0, #48	; 0x30
 8002e9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ea2:	4422      	add	r2, r4
 8002ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ea8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002eac:	3302      	adds	r3, #2
 8002eae:	e7c7      	b.n	8002e40 <_printf_common+0x58>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	4622      	mov	r2, r4
 8002eb4:	4649      	mov	r1, r9
 8002eb6:	4638      	mov	r0, r7
 8002eb8:	47c0      	blx	r8
 8002eba:	3001      	adds	r0, #1
 8002ebc:	d0e6      	beq.n	8002e8c <_printf_common+0xa4>
 8002ebe:	3601      	adds	r6, #1
 8002ec0:	e7d9      	b.n	8002e76 <_printf_common+0x8e>
	...

08002ec4 <_printf_i>:
 8002ec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ec8:	7e0f      	ldrb	r7, [r1, #24]
 8002eca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ecc:	2f78      	cmp	r7, #120	; 0x78
 8002ece:	4691      	mov	r9, r2
 8002ed0:	4680      	mov	r8, r0
 8002ed2:	460c      	mov	r4, r1
 8002ed4:	469a      	mov	sl, r3
 8002ed6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002eda:	d807      	bhi.n	8002eec <_printf_i+0x28>
 8002edc:	2f62      	cmp	r7, #98	; 0x62
 8002ede:	d80a      	bhi.n	8002ef6 <_printf_i+0x32>
 8002ee0:	2f00      	cmp	r7, #0
 8002ee2:	f000 80d4 	beq.w	800308e <_printf_i+0x1ca>
 8002ee6:	2f58      	cmp	r7, #88	; 0x58
 8002ee8:	f000 80c0 	beq.w	800306c <_printf_i+0x1a8>
 8002eec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ef0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ef4:	e03a      	b.n	8002f6c <_printf_i+0xa8>
 8002ef6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002efa:	2b15      	cmp	r3, #21
 8002efc:	d8f6      	bhi.n	8002eec <_printf_i+0x28>
 8002efe:	a101      	add	r1, pc, #4	; (adr r1, 8002f04 <_printf_i+0x40>)
 8002f00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f04:	08002f5d 	.word	0x08002f5d
 8002f08:	08002f71 	.word	0x08002f71
 8002f0c:	08002eed 	.word	0x08002eed
 8002f10:	08002eed 	.word	0x08002eed
 8002f14:	08002eed 	.word	0x08002eed
 8002f18:	08002eed 	.word	0x08002eed
 8002f1c:	08002f71 	.word	0x08002f71
 8002f20:	08002eed 	.word	0x08002eed
 8002f24:	08002eed 	.word	0x08002eed
 8002f28:	08002eed 	.word	0x08002eed
 8002f2c:	08002eed 	.word	0x08002eed
 8002f30:	08003075 	.word	0x08003075
 8002f34:	08002f9d 	.word	0x08002f9d
 8002f38:	0800302f 	.word	0x0800302f
 8002f3c:	08002eed 	.word	0x08002eed
 8002f40:	08002eed 	.word	0x08002eed
 8002f44:	08003097 	.word	0x08003097
 8002f48:	08002eed 	.word	0x08002eed
 8002f4c:	08002f9d 	.word	0x08002f9d
 8002f50:	08002eed 	.word	0x08002eed
 8002f54:	08002eed 	.word	0x08002eed
 8002f58:	08003037 	.word	0x08003037
 8002f5c:	682b      	ldr	r3, [r5, #0]
 8002f5e:	1d1a      	adds	r2, r3, #4
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	602a      	str	r2, [r5, #0]
 8002f64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e09f      	b.n	80030b0 <_printf_i+0x1ec>
 8002f70:	6820      	ldr	r0, [r4, #0]
 8002f72:	682b      	ldr	r3, [r5, #0]
 8002f74:	0607      	lsls	r7, r0, #24
 8002f76:	f103 0104 	add.w	r1, r3, #4
 8002f7a:	6029      	str	r1, [r5, #0]
 8002f7c:	d501      	bpl.n	8002f82 <_printf_i+0xbe>
 8002f7e:	681e      	ldr	r6, [r3, #0]
 8002f80:	e003      	b.n	8002f8a <_printf_i+0xc6>
 8002f82:	0646      	lsls	r6, r0, #25
 8002f84:	d5fb      	bpl.n	8002f7e <_printf_i+0xba>
 8002f86:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002f8a:	2e00      	cmp	r6, #0
 8002f8c:	da03      	bge.n	8002f96 <_printf_i+0xd2>
 8002f8e:	232d      	movs	r3, #45	; 0x2d
 8002f90:	4276      	negs	r6, r6
 8002f92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f96:	485a      	ldr	r0, [pc, #360]	; (8003100 <_printf_i+0x23c>)
 8002f98:	230a      	movs	r3, #10
 8002f9a:	e012      	b.n	8002fc2 <_printf_i+0xfe>
 8002f9c:	682b      	ldr	r3, [r5, #0]
 8002f9e:	6820      	ldr	r0, [r4, #0]
 8002fa0:	1d19      	adds	r1, r3, #4
 8002fa2:	6029      	str	r1, [r5, #0]
 8002fa4:	0605      	lsls	r5, r0, #24
 8002fa6:	d501      	bpl.n	8002fac <_printf_i+0xe8>
 8002fa8:	681e      	ldr	r6, [r3, #0]
 8002faa:	e002      	b.n	8002fb2 <_printf_i+0xee>
 8002fac:	0641      	lsls	r1, r0, #25
 8002fae:	d5fb      	bpl.n	8002fa8 <_printf_i+0xe4>
 8002fb0:	881e      	ldrh	r6, [r3, #0]
 8002fb2:	4853      	ldr	r0, [pc, #332]	; (8003100 <_printf_i+0x23c>)
 8002fb4:	2f6f      	cmp	r7, #111	; 0x6f
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2308      	moveq	r3, #8
 8002fba:	230a      	movne	r3, #10
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002fc2:	6865      	ldr	r5, [r4, #4]
 8002fc4:	60a5      	str	r5, [r4, #8]
 8002fc6:	2d00      	cmp	r5, #0
 8002fc8:	bfa2      	ittt	ge
 8002fca:	6821      	ldrge	r1, [r4, #0]
 8002fcc:	f021 0104 	bicge.w	r1, r1, #4
 8002fd0:	6021      	strge	r1, [r4, #0]
 8002fd2:	b90e      	cbnz	r6, 8002fd8 <_printf_i+0x114>
 8002fd4:	2d00      	cmp	r5, #0
 8002fd6:	d04b      	beq.n	8003070 <_printf_i+0x1ac>
 8002fd8:	4615      	mov	r5, r2
 8002fda:	fbb6 f1f3 	udiv	r1, r6, r3
 8002fde:	fb03 6711 	mls	r7, r3, r1, r6
 8002fe2:	5dc7      	ldrb	r7, [r0, r7]
 8002fe4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002fe8:	4637      	mov	r7, r6
 8002fea:	42bb      	cmp	r3, r7
 8002fec:	460e      	mov	r6, r1
 8002fee:	d9f4      	bls.n	8002fda <_printf_i+0x116>
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d10b      	bne.n	800300c <_printf_i+0x148>
 8002ff4:	6823      	ldr	r3, [r4, #0]
 8002ff6:	07de      	lsls	r6, r3, #31
 8002ff8:	d508      	bpl.n	800300c <_printf_i+0x148>
 8002ffa:	6923      	ldr	r3, [r4, #16]
 8002ffc:	6861      	ldr	r1, [r4, #4]
 8002ffe:	4299      	cmp	r1, r3
 8003000:	bfde      	ittt	le
 8003002:	2330      	movle	r3, #48	; 0x30
 8003004:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003008:	f105 35ff 	addle.w	r5, r5, #4294967295
 800300c:	1b52      	subs	r2, r2, r5
 800300e:	6122      	str	r2, [r4, #16]
 8003010:	f8cd a000 	str.w	sl, [sp]
 8003014:	464b      	mov	r3, r9
 8003016:	aa03      	add	r2, sp, #12
 8003018:	4621      	mov	r1, r4
 800301a:	4640      	mov	r0, r8
 800301c:	f7ff fee4 	bl	8002de8 <_printf_common>
 8003020:	3001      	adds	r0, #1
 8003022:	d14a      	bne.n	80030ba <_printf_i+0x1f6>
 8003024:	f04f 30ff 	mov.w	r0, #4294967295
 8003028:	b004      	add	sp, #16
 800302a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800302e:	6823      	ldr	r3, [r4, #0]
 8003030:	f043 0320 	orr.w	r3, r3, #32
 8003034:	6023      	str	r3, [r4, #0]
 8003036:	4833      	ldr	r0, [pc, #204]	; (8003104 <_printf_i+0x240>)
 8003038:	2778      	movs	r7, #120	; 0x78
 800303a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	6829      	ldr	r1, [r5, #0]
 8003042:	061f      	lsls	r7, r3, #24
 8003044:	f851 6b04 	ldr.w	r6, [r1], #4
 8003048:	d402      	bmi.n	8003050 <_printf_i+0x18c>
 800304a:	065f      	lsls	r7, r3, #25
 800304c:	bf48      	it	mi
 800304e:	b2b6      	uxthmi	r6, r6
 8003050:	07df      	lsls	r7, r3, #31
 8003052:	bf48      	it	mi
 8003054:	f043 0320 	orrmi.w	r3, r3, #32
 8003058:	6029      	str	r1, [r5, #0]
 800305a:	bf48      	it	mi
 800305c:	6023      	strmi	r3, [r4, #0]
 800305e:	b91e      	cbnz	r6, 8003068 <_printf_i+0x1a4>
 8003060:	6823      	ldr	r3, [r4, #0]
 8003062:	f023 0320 	bic.w	r3, r3, #32
 8003066:	6023      	str	r3, [r4, #0]
 8003068:	2310      	movs	r3, #16
 800306a:	e7a7      	b.n	8002fbc <_printf_i+0xf8>
 800306c:	4824      	ldr	r0, [pc, #144]	; (8003100 <_printf_i+0x23c>)
 800306e:	e7e4      	b.n	800303a <_printf_i+0x176>
 8003070:	4615      	mov	r5, r2
 8003072:	e7bd      	b.n	8002ff0 <_printf_i+0x12c>
 8003074:	682b      	ldr	r3, [r5, #0]
 8003076:	6826      	ldr	r6, [r4, #0]
 8003078:	6961      	ldr	r1, [r4, #20]
 800307a:	1d18      	adds	r0, r3, #4
 800307c:	6028      	str	r0, [r5, #0]
 800307e:	0635      	lsls	r5, r6, #24
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	d501      	bpl.n	8003088 <_printf_i+0x1c4>
 8003084:	6019      	str	r1, [r3, #0]
 8003086:	e002      	b.n	800308e <_printf_i+0x1ca>
 8003088:	0670      	lsls	r0, r6, #25
 800308a:	d5fb      	bpl.n	8003084 <_printf_i+0x1c0>
 800308c:	8019      	strh	r1, [r3, #0]
 800308e:	2300      	movs	r3, #0
 8003090:	6123      	str	r3, [r4, #16]
 8003092:	4615      	mov	r5, r2
 8003094:	e7bc      	b.n	8003010 <_printf_i+0x14c>
 8003096:	682b      	ldr	r3, [r5, #0]
 8003098:	1d1a      	adds	r2, r3, #4
 800309a:	602a      	str	r2, [r5, #0]
 800309c:	681d      	ldr	r5, [r3, #0]
 800309e:	6862      	ldr	r2, [r4, #4]
 80030a0:	2100      	movs	r1, #0
 80030a2:	4628      	mov	r0, r5
 80030a4:	f7fd f894 	bl	80001d0 <memchr>
 80030a8:	b108      	cbz	r0, 80030ae <_printf_i+0x1ea>
 80030aa:	1b40      	subs	r0, r0, r5
 80030ac:	6060      	str	r0, [r4, #4]
 80030ae:	6863      	ldr	r3, [r4, #4]
 80030b0:	6123      	str	r3, [r4, #16]
 80030b2:	2300      	movs	r3, #0
 80030b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030b8:	e7aa      	b.n	8003010 <_printf_i+0x14c>
 80030ba:	6923      	ldr	r3, [r4, #16]
 80030bc:	462a      	mov	r2, r5
 80030be:	4649      	mov	r1, r9
 80030c0:	4640      	mov	r0, r8
 80030c2:	47d0      	blx	sl
 80030c4:	3001      	adds	r0, #1
 80030c6:	d0ad      	beq.n	8003024 <_printf_i+0x160>
 80030c8:	6823      	ldr	r3, [r4, #0]
 80030ca:	079b      	lsls	r3, r3, #30
 80030cc:	d413      	bmi.n	80030f6 <_printf_i+0x232>
 80030ce:	68e0      	ldr	r0, [r4, #12]
 80030d0:	9b03      	ldr	r3, [sp, #12]
 80030d2:	4298      	cmp	r0, r3
 80030d4:	bfb8      	it	lt
 80030d6:	4618      	movlt	r0, r3
 80030d8:	e7a6      	b.n	8003028 <_printf_i+0x164>
 80030da:	2301      	movs	r3, #1
 80030dc:	4632      	mov	r2, r6
 80030de:	4649      	mov	r1, r9
 80030e0:	4640      	mov	r0, r8
 80030e2:	47d0      	blx	sl
 80030e4:	3001      	adds	r0, #1
 80030e6:	d09d      	beq.n	8003024 <_printf_i+0x160>
 80030e8:	3501      	adds	r5, #1
 80030ea:	68e3      	ldr	r3, [r4, #12]
 80030ec:	9903      	ldr	r1, [sp, #12]
 80030ee:	1a5b      	subs	r3, r3, r1
 80030f0:	42ab      	cmp	r3, r5
 80030f2:	dcf2      	bgt.n	80030da <_printf_i+0x216>
 80030f4:	e7eb      	b.n	80030ce <_printf_i+0x20a>
 80030f6:	2500      	movs	r5, #0
 80030f8:	f104 0619 	add.w	r6, r4, #25
 80030fc:	e7f5      	b.n	80030ea <_printf_i+0x226>
 80030fe:	bf00      	nop
 8003100:	080034fd 	.word	0x080034fd
 8003104:	0800350e 	.word	0x0800350e

08003108 <__sflush_r>:
 8003108:	898a      	ldrh	r2, [r1, #12]
 800310a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800310e:	4605      	mov	r5, r0
 8003110:	0710      	lsls	r0, r2, #28
 8003112:	460c      	mov	r4, r1
 8003114:	d458      	bmi.n	80031c8 <__sflush_r+0xc0>
 8003116:	684b      	ldr	r3, [r1, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	dc05      	bgt.n	8003128 <__sflush_r+0x20>
 800311c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800311e:	2b00      	cmp	r3, #0
 8003120:	dc02      	bgt.n	8003128 <__sflush_r+0x20>
 8003122:	2000      	movs	r0, #0
 8003124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800312a:	2e00      	cmp	r6, #0
 800312c:	d0f9      	beq.n	8003122 <__sflush_r+0x1a>
 800312e:	2300      	movs	r3, #0
 8003130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003134:	682f      	ldr	r7, [r5, #0]
 8003136:	6a21      	ldr	r1, [r4, #32]
 8003138:	602b      	str	r3, [r5, #0]
 800313a:	d032      	beq.n	80031a2 <__sflush_r+0x9a>
 800313c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800313e:	89a3      	ldrh	r3, [r4, #12]
 8003140:	075a      	lsls	r2, r3, #29
 8003142:	d505      	bpl.n	8003150 <__sflush_r+0x48>
 8003144:	6863      	ldr	r3, [r4, #4]
 8003146:	1ac0      	subs	r0, r0, r3
 8003148:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800314a:	b10b      	cbz	r3, 8003150 <__sflush_r+0x48>
 800314c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800314e:	1ac0      	subs	r0, r0, r3
 8003150:	2300      	movs	r3, #0
 8003152:	4602      	mov	r2, r0
 8003154:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003156:	6a21      	ldr	r1, [r4, #32]
 8003158:	4628      	mov	r0, r5
 800315a:	47b0      	blx	r6
 800315c:	1c43      	adds	r3, r0, #1
 800315e:	89a3      	ldrh	r3, [r4, #12]
 8003160:	d106      	bne.n	8003170 <__sflush_r+0x68>
 8003162:	6829      	ldr	r1, [r5, #0]
 8003164:	291d      	cmp	r1, #29
 8003166:	d82b      	bhi.n	80031c0 <__sflush_r+0xb8>
 8003168:	4a29      	ldr	r2, [pc, #164]	; (8003210 <__sflush_r+0x108>)
 800316a:	410a      	asrs	r2, r1
 800316c:	07d6      	lsls	r6, r2, #31
 800316e:	d427      	bmi.n	80031c0 <__sflush_r+0xb8>
 8003170:	2200      	movs	r2, #0
 8003172:	6062      	str	r2, [r4, #4]
 8003174:	04d9      	lsls	r1, r3, #19
 8003176:	6922      	ldr	r2, [r4, #16]
 8003178:	6022      	str	r2, [r4, #0]
 800317a:	d504      	bpl.n	8003186 <__sflush_r+0x7e>
 800317c:	1c42      	adds	r2, r0, #1
 800317e:	d101      	bne.n	8003184 <__sflush_r+0x7c>
 8003180:	682b      	ldr	r3, [r5, #0]
 8003182:	b903      	cbnz	r3, 8003186 <__sflush_r+0x7e>
 8003184:	6560      	str	r0, [r4, #84]	; 0x54
 8003186:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003188:	602f      	str	r7, [r5, #0]
 800318a:	2900      	cmp	r1, #0
 800318c:	d0c9      	beq.n	8003122 <__sflush_r+0x1a>
 800318e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003192:	4299      	cmp	r1, r3
 8003194:	d002      	beq.n	800319c <__sflush_r+0x94>
 8003196:	4628      	mov	r0, r5
 8003198:	f7ff fbea 	bl	8002970 <_free_r>
 800319c:	2000      	movs	r0, #0
 800319e:	6360      	str	r0, [r4, #52]	; 0x34
 80031a0:	e7c0      	b.n	8003124 <__sflush_r+0x1c>
 80031a2:	2301      	movs	r3, #1
 80031a4:	4628      	mov	r0, r5
 80031a6:	47b0      	blx	r6
 80031a8:	1c41      	adds	r1, r0, #1
 80031aa:	d1c8      	bne.n	800313e <__sflush_r+0x36>
 80031ac:	682b      	ldr	r3, [r5, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0c5      	beq.n	800313e <__sflush_r+0x36>
 80031b2:	2b1d      	cmp	r3, #29
 80031b4:	d001      	beq.n	80031ba <__sflush_r+0xb2>
 80031b6:	2b16      	cmp	r3, #22
 80031b8:	d101      	bne.n	80031be <__sflush_r+0xb6>
 80031ba:	602f      	str	r7, [r5, #0]
 80031bc:	e7b1      	b.n	8003122 <__sflush_r+0x1a>
 80031be:	89a3      	ldrh	r3, [r4, #12]
 80031c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031c4:	81a3      	strh	r3, [r4, #12]
 80031c6:	e7ad      	b.n	8003124 <__sflush_r+0x1c>
 80031c8:	690f      	ldr	r7, [r1, #16]
 80031ca:	2f00      	cmp	r7, #0
 80031cc:	d0a9      	beq.n	8003122 <__sflush_r+0x1a>
 80031ce:	0793      	lsls	r3, r2, #30
 80031d0:	680e      	ldr	r6, [r1, #0]
 80031d2:	bf08      	it	eq
 80031d4:	694b      	ldreq	r3, [r1, #20]
 80031d6:	600f      	str	r7, [r1, #0]
 80031d8:	bf18      	it	ne
 80031da:	2300      	movne	r3, #0
 80031dc:	eba6 0807 	sub.w	r8, r6, r7
 80031e0:	608b      	str	r3, [r1, #8]
 80031e2:	f1b8 0f00 	cmp.w	r8, #0
 80031e6:	dd9c      	ble.n	8003122 <__sflush_r+0x1a>
 80031e8:	6a21      	ldr	r1, [r4, #32]
 80031ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80031ec:	4643      	mov	r3, r8
 80031ee:	463a      	mov	r2, r7
 80031f0:	4628      	mov	r0, r5
 80031f2:	47b0      	blx	r6
 80031f4:	2800      	cmp	r0, #0
 80031f6:	dc06      	bgt.n	8003206 <__sflush_r+0xfe>
 80031f8:	89a3      	ldrh	r3, [r4, #12]
 80031fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031fe:	81a3      	strh	r3, [r4, #12]
 8003200:	f04f 30ff 	mov.w	r0, #4294967295
 8003204:	e78e      	b.n	8003124 <__sflush_r+0x1c>
 8003206:	4407      	add	r7, r0
 8003208:	eba8 0800 	sub.w	r8, r8, r0
 800320c:	e7e9      	b.n	80031e2 <__sflush_r+0xda>
 800320e:	bf00      	nop
 8003210:	dfbffffe 	.word	0xdfbffffe

08003214 <_fflush_r>:
 8003214:	b538      	push	{r3, r4, r5, lr}
 8003216:	690b      	ldr	r3, [r1, #16]
 8003218:	4605      	mov	r5, r0
 800321a:	460c      	mov	r4, r1
 800321c:	b913      	cbnz	r3, 8003224 <_fflush_r+0x10>
 800321e:	2500      	movs	r5, #0
 8003220:	4628      	mov	r0, r5
 8003222:	bd38      	pop	{r3, r4, r5, pc}
 8003224:	b118      	cbz	r0, 800322e <_fflush_r+0x1a>
 8003226:	6a03      	ldr	r3, [r0, #32]
 8003228:	b90b      	cbnz	r3, 800322e <_fflush_r+0x1a>
 800322a:	f7ff fa99 	bl	8002760 <__sinit>
 800322e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0f3      	beq.n	800321e <_fflush_r+0xa>
 8003236:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003238:	07d0      	lsls	r0, r2, #31
 800323a:	d404      	bmi.n	8003246 <_fflush_r+0x32>
 800323c:	0599      	lsls	r1, r3, #22
 800323e:	d402      	bmi.n	8003246 <_fflush_r+0x32>
 8003240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003242:	f7ff fb92 	bl	800296a <__retarget_lock_acquire_recursive>
 8003246:	4628      	mov	r0, r5
 8003248:	4621      	mov	r1, r4
 800324a:	f7ff ff5d 	bl	8003108 <__sflush_r>
 800324e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003250:	07da      	lsls	r2, r3, #31
 8003252:	4605      	mov	r5, r0
 8003254:	d4e4      	bmi.n	8003220 <_fflush_r+0xc>
 8003256:	89a3      	ldrh	r3, [r4, #12]
 8003258:	059b      	lsls	r3, r3, #22
 800325a:	d4e1      	bmi.n	8003220 <_fflush_r+0xc>
 800325c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800325e:	f7ff fb85 	bl	800296c <__retarget_lock_release_recursive>
 8003262:	e7dd      	b.n	8003220 <_fflush_r+0xc>

08003264 <__swbuf_r>:
 8003264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003266:	460e      	mov	r6, r1
 8003268:	4614      	mov	r4, r2
 800326a:	4605      	mov	r5, r0
 800326c:	b118      	cbz	r0, 8003276 <__swbuf_r+0x12>
 800326e:	6a03      	ldr	r3, [r0, #32]
 8003270:	b90b      	cbnz	r3, 8003276 <__swbuf_r+0x12>
 8003272:	f7ff fa75 	bl	8002760 <__sinit>
 8003276:	69a3      	ldr	r3, [r4, #24]
 8003278:	60a3      	str	r3, [r4, #8]
 800327a:	89a3      	ldrh	r3, [r4, #12]
 800327c:	071a      	lsls	r2, r3, #28
 800327e:	d525      	bpl.n	80032cc <__swbuf_r+0x68>
 8003280:	6923      	ldr	r3, [r4, #16]
 8003282:	b31b      	cbz	r3, 80032cc <__swbuf_r+0x68>
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	6922      	ldr	r2, [r4, #16]
 8003288:	1a98      	subs	r0, r3, r2
 800328a:	6963      	ldr	r3, [r4, #20]
 800328c:	b2f6      	uxtb	r6, r6
 800328e:	4283      	cmp	r3, r0
 8003290:	4637      	mov	r7, r6
 8003292:	dc04      	bgt.n	800329e <__swbuf_r+0x3a>
 8003294:	4621      	mov	r1, r4
 8003296:	4628      	mov	r0, r5
 8003298:	f7ff ffbc 	bl	8003214 <_fflush_r>
 800329c:	b9e0      	cbnz	r0, 80032d8 <__swbuf_r+0x74>
 800329e:	68a3      	ldr	r3, [r4, #8]
 80032a0:	3b01      	subs	r3, #1
 80032a2:	60a3      	str	r3, [r4, #8]
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	6022      	str	r2, [r4, #0]
 80032aa:	701e      	strb	r6, [r3, #0]
 80032ac:	6962      	ldr	r2, [r4, #20]
 80032ae:	1c43      	adds	r3, r0, #1
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d004      	beq.n	80032be <__swbuf_r+0x5a>
 80032b4:	89a3      	ldrh	r3, [r4, #12]
 80032b6:	07db      	lsls	r3, r3, #31
 80032b8:	d506      	bpl.n	80032c8 <__swbuf_r+0x64>
 80032ba:	2e0a      	cmp	r6, #10
 80032bc:	d104      	bne.n	80032c8 <__swbuf_r+0x64>
 80032be:	4621      	mov	r1, r4
 80032c0:	4628      	mov	r0, r5
 80032c2:	f7ff ffa7 	bl	8003214 <_fflush_r>
 80032c6:	b938      	cbnz	r0, 80032d8 <__swbuf_r+0x74>
 80032c8:	4638      	mov	r0, r7
 80032ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032cc:	4621      	mov	r1, r4
 80032ce:	4628      	mov	r0, r5
 80032d0:	f000 f806 	bl	80032e0 <__swsetup_r>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	d0d5      	beq.n	8003284 <__swbuf_r+0x20>
 80032d8:	f04f 37ff 	mov.w	r7, #4294967295
 80032dc:	e7f4      	b.n	80032c8 <__swbuf_r+0x64>
	...

080032e0 <__swsetup_r>:
 80032e0:	b538      	push	{r3, r4, r5, lr}
 80032e2:	4b2a      	ldr	r3, [pc, #168]	; (800338c <__swsetup_r+0xac>)
 80032e4:	4605      	mov	r5, r0
 80032e6:	6818      	ldr	r0, [r3, #0]
 80032e8:	460c      	mov	r4, r1
 80032ea:	b118      	cbz	r0, 80032f4 <__swsetup_r+0x14>
 80032ec:	6a03      	ldr	r3, [r0, #32]
 80032ee:	b90b      	cbnz	r3, 80032f4 <__swsetup_r+0x14>
 80032f0:	f7ff fa36 	bl	8002760 <__sinit>
 80032f4:	89a3      	ldrh	r3, [r4, #12]
 80032f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80032fa:	0718      	lsls	r0, r3, #28
 80032fc:	d422      	bmi.n	8003344 <__swsetup_r+0x64>
 80032fe:	06d9      	lsls	r1, r3, #27
 8003300:	d407      	bmi.n	8003312 <__swsetup_r+0x32>
 8003302:	2309      	movs	r3, #9
 8003304:	602b      	str	r3, [r5, #0]
 8003306:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800330a:	81a3      	strh	r3, [r4, #12]
 800330c:	f04f 30ff 	mov.w	r0, #4294967295
 8003310:	e034      	b.n	800337c <__swsetup_r+0x9c>
 8003312:	0758      	lsls	r0, r3, #29
 8003314:	d512      	bpl.n	800333c <__swsetup_r+0x5c>
 8003316:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003318:	b141      	cbz	r1, 800332c <__swsetup_r+0x4c>
 800331a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800331e:	4299      	cmp	r1, r3
 8003320:	d002      	beq.n	8003328 <__swsetup_r+0x48>
 8003322:	4628      	mov	r0, r5
 8003324:	f7ff fb24 	bl	8002970 <_free_r>
 8003328:	2300      	movs	r3, #0
 800332a:	6363      	str	r3, [r4, #52]	; 0x34
 800332c:	89a3      	ldrh	r3, [r4, #12]
 800332e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003332:	81a3      	strh	r3, [r4, #12]
 8003334:	2300      	movs	r3, #0
 8003336:	6063      	str	r3, [r4, #4]
 8003338:	6923      	ldr	r3, [r4, #16]
 800333a:	6023      	str	r3, [r4, #0]
 800333c:	89a3      	ldrh	r3, [r4, #12]
 800333e:	f043 0308 	orr.w	r3, r3, #8
 8003342:	81a3      	strh	r3, [r4, #12]
 8003344:	6923      	ldr	r3, [r4, #16]
 8003346:	b94b      	cbnz	r3, 800335c <__swsetup_r+0x7c>
 8003348:	89a3      	ldrh	r3, [r4, #12]
 800334a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800334e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003352:	d003      	beq.n	800335c <__swsetup_r+0x7c>
 8003354:	4621      	mov	r1, r4
 8003356:	4628      	mov	r0, r5
 8003358:	f000 f850 	bl	80033fc <__smakebuf_r>
 800335c:	89a0      	ldrh	r0, [r4, #12]
 800335e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003362:	f010 0301 	ands.w	r3, r0, #1
 8003366:	d00a      	beq.n	800337e <__swsetup_r+0x9e>
 8003368:	2300      	movs	r3, #0
 800336a:	60a3      	str	r3, [r4, #8]
 800336c:	6963      	ldr	r3, [r4, #20]
 800336e:	425b      	negs	r3, r3
 8003370:	61a3      	str	r3, [r4, #24]
 8003372:	6923      	ldr	r3, [r4, #16]
 8003374:	b943      	cbnz	r3, 8003388 <__swsetup_r+0xa8>
 8003376:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800337a:	d1c4      	bne.n	8003306 <__swsetup_r+0x26>
 800337c:	bd38      	pop	{r3, r4, r5, pc}
 800337e:	0781      	lsls	r1, r0, #30
 8003380:	bf58      	it	pl
 8003382:	6963      	ldrpl	r3, [r4, #20]
 8003384:	60a3      	str	r3, [r4, #8]
 8003386:	e7f4      	b.n	8003372 <__swsetup_r+0x92>
 8003388:	2000      	movs	r0, #0
 800338a:	e7f7      	b.n	800337c <__swsetup_r+0x9c>
 800338c:	20000064 	.word	0x20000064

08003390 <_sbrk_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	4d06      	ldr	r5, [pc, #24]	; (80033ac <_sbrk_r+0x1c>)
 8003394:	2300      	movs	r3, #0
 8003396:	4604      	mov	r4, r0
 8003398:	4608      	mov	r0, r1
 800339a:	602b      	str	r3, [r5, #0]
 800339c:	f7fd fb76 	bl	8000a8c <_sbrk>
 80033a0:	1c43      	adds	r3, r0, #1
 80033a2:	d102      	bne.n	80033aa <_sbrk_r+0x1a>
 80033a4:	682b      	ldr	r3, [r5, #0]
 80033a6:	b103      	cbz	r3, 80033aa <_sbrk_r+0x1a>
 80033a8:	6023      	str	r3, [r4, #0]
 80033aa:	bd38      	pop	{r3, r4, r5, pc}
 80033ac:	20000278 	.word	0x20000278

080033b0 <__swhatbuf_r>:
 80033b0:	b570      	push	{r4, r5, r6, lr}
 80033b2:	460c      	mov	r4, r1
 80033b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033b8:	2900      	cmp	r1, #0
 80033ba:	b096      	sub	sp, #88	; 0x58
 80033bc:	4615      	mov	r5, r2
 80033be:	461e      	mov	r6, r3
 80033c0:	da0d      	bge.n	80033de <__swhatbuf_r+0x2e>
 80033c2:	89a3      	ldrh	r3, [r4, #12]
 80033c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80033c8:	f04f 0100 	mov.w	r1, #0
 80033cc:	bf0c      	ite	eq
 80033ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80033d2:	2340      	movne	r3, #64	; 0x40
 80033d4:	2000      	movs	r0, #0
 80033d6:	6031      	str	r1, [r6, #0]
 80033d8:	602b      	str	r3, [r5, #0]
 80033da:	b016      	add	sp, #88	; 0x58
 80033dc:	bd70      	pop	{r4, r5, r6, pc}
 80033de:	466a      	mov	r2, sp
 80033e0:	f000 f848 	bl	8003474 <_fstat_r>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	dbec      	blt.n	80033c2 <__swhatbuf_r+0x12>
 80033e8:	9901      	ldr	r1, [sp, #4]
 80033ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80033ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80033f2:	4259      	negs	r1, r3
 80033f4:	4159      	adcs	r1, r3
 80033f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033fa:	e7eb      	b.n	80033d4 <__swhatbuf_r+0x24>

080033fc <__smakebuf_r>:
 80033fc:	898b      	ldrh	r3, [r1, #12]
 80033fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003400:	079d      	lsls	r5, r3, #30
 8003402:	4606      	mov	r6, r0
 8003404:	460c      	mov	r4, r1
 8003406:	d507      	bpl.n	8003418 <__smakebuf_r+0x1c>
 8003408:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800340c:	6023      	str	r3, [r4, #0]
 800340e:	6123      	str	r3, [r4, #16]
 8003410:	2301      	movs	r3, #1
 8003412:	6163      	str	r3, [r4, #20]
 8003414:	b002      	add	sp, #8
 8003416:	bd70      	pop	{r4, r5, r6, pc}
 8003418:	ab01      	add	r3, sp, #4
 800341a:	466a      	mov	r2, sp
 800341c:	f7ff ffc8 	bl	80033b0 <__swhatbuf_r>
 8003420:	9900      	ldr	r1, [sp, #0]
 8003422:	4605      	mov	r5, r0
 8003424:	4630      	mov	r0, r6
 8003426:	f7ff fb0f 	bl	8002a48 <_malloc_r>
 800342a:	b948      	cbnz	r0, 8003440 <__smakebuf_r+0x44>
 800342c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003430:	059a      	lsls	r2, r3, #22
 8003432:	d4ef      	bmi.n	8003414 <__smakebuf_r+0x18>
 8003434:	f023 0303 	bic.w	r3, r3, #3
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	81a3      	strh	r3, [r4, #12]
 800343e:	e7e3      	b.n	8003408 <__smakebuf_r+0xc>
 8003440:	89a3      	ldrh	r3, [r4, #12]
 8003442:	6020      	str	r0, [r4, #0]
 8003444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003448:	81a3      	strh	r3, [r4, #12]
 800344a:	9b00      	ldr	r3, [sp, #0]
 800344c:	6163      	str	r3, [r4, #20]
 800344e:	9b01      	ldr	r3, [sp, #4]
 8003450:	6120      	str	r0, [r4, #16]
 8003452:	b15b      	cbz	r3, 800346c <__smakebuf_r+0x70>
 8003454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003458:	4630      	mov	r0, r6
 800345a:	f000 f81d 	bl	8003498 <_isatty_r>
 800345e:	b128      	cbz	r0, 800346c <__smakebuf_r+0x70>
 8003460:	89a3      	ldrh	r3, [r4, #12]
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	81a3      	strh	r3, [r4, #12]
 800346c:	89a3      	ldrh	r3, [r4, #12]
 800346e:	431d      	orrs	r5, r3
 8003470:	81a5      	strh	r5, [r4, #12]
 8003472:	e7cf      	b.n	8003414 <__smakebuf_r+0x18>

08003474 <_fstat_r>:
 8003474:	b538      	push	{r3, r4, r5, lr}
 8003476:	4d07      	ldr	r5, [pc, #28]	; (8003494 <_fstat_r+0x20>)
 8003478:	2300      	movs	r3, #0
 800347a:	4604      	mov	r4, r0
 800347c:	4608      	mov	r0, r1
 800347e:	4611      	mov	r1, r2
 8003480:	602b      	str	r3, [r5, #0]
 8003482:	f7fd fada 	bl	8000a3a <_fstat>
 8003486:	1c43      	adds	r3, r0, #1
 8003488:	d102      	bne.n	8003490 <_fstat_r+0x1c>
 800348a:	682b      	ldr	r3, [r5, #0]
 800348c:	b103      	cbz	r3, 8003490 <_fstat_r+0x1c>
 800348e:	6023      	str	r3, [r4, #0]
 8003490:	bd38      	pop	{r3, r4, r5, pc}
 8003492:	bf00      	nop
 8003494:	20000278 	.word	0x20000278

08003498 <_isatty_r>:
 8003498:	b538      	push	{r3, r4, r5, lr}
 800349a:	4d06      	ldr	r5, [pc, #24]	; (80034b4 <_isatty_r+0x1c>)
 800349c:	2300      	movs	r3, #0
 800349e:	4604      	mov	r4, r0
 80034a0:	4608      	mov	r0, r1
 80034a2:	602b      	str	r3, [r5, #0]
 80034a4:	f7fd fad9 	bl	8000a5a <_isatty>
 80034a8:	1c43      	adds	r3, r0, #1
 80034aa:	d102      	bne.n	80034b2 <_isatty_r+0x1a>
 80034ac:	682b      	ldr	r3, [r5, #0]
 80034ae:	b103      	cbz	r3, 80034b2 <_isatty_r+0x1a>
 80034b0:	6023      	str	r3, [r4, #0]
 80034b2:	bd38      	pop	{r3, r4, r5, pc}
 80034b4:	20000278 	.word	0x20000278

080034b8 <_init>:
 80034b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ba:	bf00      	nop
 80034bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034be:	bc08      	pop	{r3}
 80034c0:	469e      	mov	lr, r3
 80034c2:	4770      	bx	lr

080034c4 <_fini>:
 80034c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034c6:	bf00      	nop
 80034c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ca:	bc08      	pop	{r3}
 80034cc:	469e      	mov	lr, r3
 80034ce:	4770      	bx	lr
