<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/isa.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mips_2isa_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_ISA_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_MIPS_ISA_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2registers_8hh.html">arch/mips/registers.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2types_8hh.html">arch/mips/types.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">class </span>Checkpoint;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span><a class="code" href="classEventManager.html">EventManager</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">struct </span>MipsISAParams;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html">   52</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classMipsISA_1_1ISA.html">ISA</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="comment">// The MIPS name for this file is CP0 or Coprocessor 0</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a3ce90c476bb5a34405cd07745ffca42e">   56</a></span>&#160;        <span class="keyword">typedef</span> <a class="code" href="classMipsISA_1_1ISA.html">ISA</a> <a class="code" href="classMipsISA_1_1ISA.html#a3ce90c476bb5a34405cd07745ffca42e">CP0</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">   58</a></span>&#160;        <span class="keyword">typedef</span> MipsISAParams <a class="code" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="comment">// Number of threads and vpes an individual ISA state can handle</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">   62</a></span>&#160;        uint8_t <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">   63</a></span>&#160;        uint8_t <a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">   65</a></span>&#160;        <span class="keyword">enum</span> <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">BankType</a> {</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">   66</a></span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">perProcessor</a>,</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">   67</a></span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>,</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">   68</a></span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">perVirtProcessor</a></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        };</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">   71</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;std::vector&lt;RegVal&gt;</a> &gt; <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">   72</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;std::vector&lt;RegVal&gt;</a> &gt; <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">   73</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;BankType&gt;</a> <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">clear</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">configCP</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">getVPENum</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="comment">// READ/WRITE CP0 STATE</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span>        <span class="comment">//@TODO: MIPS MT&#39;s register view automatically connects</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="comment">//       Status to TCStatus depending on current thread</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a89510489c3309a88de19cf200d10510e">   90</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a89510489c3309a88de19cf200d10510e">updateCP0ReadView</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) { }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="comment">//template &lt;class TC&gt;</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classMipsISA_1_1ISA.html#a14fd78c1fbe1e43fd963fe076839dd7e">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classMipsISA_1_1ISA.html#a71c4e7c6f3a16290f1b4dcf30f7730eb">filterCP0Write</a>(<span class="keywordtype">int</span> misc_reg, <span class="keywordtype">int</span> reg_sel, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="comment">//template &lt;class TC&gt;</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#ac51eb23035a4151fb529f0ad9ed18945">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="comment">// DECLARE INTERFACE THAT WILL ALLOW A MiscRegFile (Cop0)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="comment">// TO SCHEDULE EVENTS</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="comment">// Flag that is set when CP0 state has been written to.</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">  112</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="comment">// Enumerated List of CP0 Event Types</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">  115</a></span>&#160;        <span class="keyword">enum</span> <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">CP0EventType</a> {</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">  116</a></span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">UpdateCP0</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        };</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a1d70beffdd610f062e834f585133ec5c">processCP0Event</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">CP0EventType</a>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="comment">// Schedule a CP0 Update Event</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">scheduleCP0Update</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="code" href="classCycles.html">Cycles</a> delay = <a class="code" href="classCycles.html">Cycles</a>(0));</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="comment">// If any changes have been made, then check the state for changes</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="comment">// and if necessary alert the CPU</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">updateCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">  129</a></span>&#160;        <span class="keyword">static</span> std::string <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>];</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a2cdfe45d8eb7f7ceaebef41961ce7520">  132</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a2cdfe45d8eb7f7ceaebef41961ce7520">startup</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) {}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keyword">using</span> <a class="code" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keyword">const</span> Params *<a class="code" href="classMipsISA_1_1ISA.html#a3f525c2c5f1d271435d3aa1f70da5319">params</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">ISA</a>(Params *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ac07dc0d24da5d26af49ee565d6547f6f">  141</a></span>&#160;        <a class="code" href="classRegId.html">RegId</a> <a class="code" href="classMipsISA_1_1ISA.html#ac07dc0d24da5d26af49ee565d6547f6f">flattenRegId</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; regId)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> regId; }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a1cff304a5fc58d40ec05c96b64afbc8a">  144</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a1cff304a5fc58d40ec05c96b64afbc8a">flattenIntIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#af61345569d19cb3f0a48d85628521c3f">  150</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#af61345569d19cb3f0a48d85628521c3f">flattenFloatIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ad08f955fb0e9c3f29e11cab38d4ba078">  156</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#ad08f955fb0e9c3f29e11cab38d4ba078">flattenVecIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a85e8e9d60bbfbfdea296786fff8d347d">  162</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a85e8e9d60bbfbfdea296786fff8d347d">flattenVecElemIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a426def5fed680be8a62129648c97fa1c">  168</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a426def5fed680be8a62129648c97fa1c">flattenVecPredIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="comment">// dummy</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#abaa0925c677d39fb88ff49dbe2304826">  175</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#abaa0925c677d39fb88ff49dbe2304826">flattenCCIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a389b3630690bdb387bf99e181eb84834">  181</a></span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a389b3630690bdb387bf99e181eb84834">flattenMiscIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    };</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">MipsISA::ISA::perVirtProcessor</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00068">isa.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3f525c2c5f1d271435d3aa1f70da5319"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3f525c2c5f1d271435d3aa1f70da5319">MipsISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00146">isa.cc:146</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a1e8d552f148af11f5c5c82e9c9027237"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">MipsISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00152">isa.cc:152</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_afccdea3d1339ad154b974a124334e6dd"><div class="ttname"><a href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">MipsISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg, ThreadID tid=0) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00421">isa.cc:421</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a389b3630690bdb387bf99e181eb84834"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a389b3630690bdb387bf99e181eb84834">MipsISA::ISA::flattenMiscIndex</a></div><div class="ttdeci">int flattenMiscIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00181">isa.hh:181</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aa00abcf7855bfa5f6b87a19855f47a5e"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">MipsISA::ISA::updateCPU</a></div><div class="ttdeci">void updateCPU(BaseCPU *cpu)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00533">isa.cc:533</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a85e8e9d60bbfbfdea296786fff8d347d"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a85e8e9d60bbfbfdea296786fff8d347d">MipsISA::ISA::flattenVecElemIndex</a></div><div class="ttdeci">int flattenVecElemIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00162">isa.hh:162</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">MipsISA::ISA::BankType</a></div><div class="ttdeci">BankType</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00065">isa.hh:65</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a6dca087f10d7448517812cff58b026a5"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">MipsISA::ISA::getVPENum</a></div><div class="ttdeci">unsigned getVPENum(ThreadID tid) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00414">isa.cc:414</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a11abb60ccc2f02836f71988793f1a955"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">MipsISA::ISA::miscRegFile_WriteMask</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; RegVal &gt; &gt; miscRegFile_WriteMask</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00072">isa.hh:72</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a50c3245bbd6fbec432b9b8aed18b4a9f"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">MipsISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00448">isa.cc:448</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a1d70beffdd610f062e834f585133ec5c"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a1d70beffdd610f062e834f585133ec5c">MipsISA::ISA::processCP0Event</a></div><div class="ttdeci">void processCP0Event(BaseCPU *cpu, CP0EventType)</div><div class="ttdoc">Process a CP0 event. </div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00562">isa.cc:562</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a2cdfe45d8eb7f7ceaebef41961ce7520"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a2cdfe45d8eb7f7ceaebef41961ce7520">MipsISA::ISA::startup</a></div><div class="ttdeci">void startup(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00132">isa.hh:132</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_af61345569d19cb3f0a48d85628521c3f"><div class="ttname"><a href="classMipsISA_1_1ISA.html#af61345569d19cb3f0a48d85628521c3f">MipsISA::ISA::flattenFloatIndex</a></div><div class="ttdeci">int flattenFloatIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00150">isa.hh:150</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ad08f955fb0e9c3f29e11cab38d4ba078"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ad08f955fb0e9c3f29e11cab38d4ba078">MipsISA::ISA::flattenVecIndex</a></div><div class="ttdeci">int flattenVecIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00156">isa.hh:156</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3b90417fa0b7936b44f36d860647f6a5"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">MipsISA::ISA::CP0EventType</a></div><div class="ttdeci">CP0EventType</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00115">isa.hh:115</a></div></div>
<div class="ttc" id="arch_2mips_2types_8hh_html"><div class="ttname"><a href="arch_2mips_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a71c4e7c6f3a16290f1b4dcf30f7730eb"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a71c4e7c6f3a16290f1b4dcf30f7730eb">MipsISA::ISA::filterCP0Write</a></div><div class="ttdeci">RegVal filterCP0Write(int misc_reg, int reg_sel, RegVal val)</div><div class="ttdoc">This method doesn&amp;#39;t need to adjust the Control Register Offset since it has already been done in the ...</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00499">isa.cc:499</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a14fd78c1fbe1e43fd963fe076839dd7e"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a14fd78c1fbe1e43fd963fe076839dd7e">MipsISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadContext *tc, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00435">isa.cc:435</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ab2532ea03eeea0c255816004ece18f63"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">MipsISA::ISA::miscRegNames</a></div><div class="ttdeci">static std::string miscRegNames[NumMiscRegs]</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00129">isa.hh:129</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a89510489c3309a88de19cf200d10510e"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a89510489c3309a88de19cf200d10510e">MipsISA::ISA::updateCP0ReadView</a></div><div class="ttdeci">void updateCP0ReadView(int misc_reg, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00090">isa.hh:90</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">MipsISA::ISA::perThreadContext</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00067">isa.hh:67</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a426def5fed680be8a62129648c97fa1c"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a426def5fed680be8a62129648c97fa1c">MipsISA::ISA::flattenVecPredIndex</a></div><div class="ttdeci">int flattenVecPredIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00168">isa.hh:168</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a72de1b2d4318e40b8770ffb08b5b14b9"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">MipsISA::ISA::scheduleCP0Update</a></div><div class="ttdeci">void scheduleCP0Update(BaseCPU *cpu, Cycles delay=Cycles(0))</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00519">isa.cc:519</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">MipsISA::ISA::UpdateCP0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00116">isa.hh:116</a></div></div>
<div class="ttc" id="eventq_8hh_html"><div class="ttname"><a href="eventq_8hh.html">eventq.hh</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_adf3fa2f49430995cdf238ad5eea7e36c"><div class="ttname"><a href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">MipsISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00092">isa.cc:92</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a6c2e3c3624c45b9fe135895cfede7ad4"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">MipsISA::ISA::cp0Updated</a></div><div class="ttdeci">bool cp0Updated</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00112">isa.hh:112</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_adb9e46290637bf85a9ee4c1d46c6b1a1"><div class="ttname"><a href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">MipsISA::ISA::Params</a></div><div class="ttdeci">MipsISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00058">isa.hh:58</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html"><div class="ttname"><a href="classMipsISA_1_1ISA.html">MipsISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00052">isa.hh:52</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a1cff304a5fc58d40ec05c96b64afbc8a"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a1cff304a5fc58d40ec05c96b64afbc8a">MipsISA::ISA::flattenIntIndex</a></div><div class="ttdeci">int flattenIntIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00144">isa.hh:144</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_abb8b3f3624f8bfd6d9a844e6a13a2f45"><div class="ttname"><a href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">MipsISA::ISA::miscRegFile</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; RegVal &gt; &gt; miscRegFile</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00071">isa.hh:71</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aa3da4c9c2161d965493834ec09ff57c8"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">MipsISA::ISA::numThreads</a></div><div class="ttdeci">uint8_t numThreads</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00062">isa.hh:62</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ac07dc0d24da5d26af49ee565d6547f6f"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ac07dc0d24da5d26af49ee565d6547f6f">MipsISA::ISA::flattenRegId</a></div><div class="ttdeci">RegId flattenRegId(const RegId &amp;regId) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00141">isa.hh:141</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aef6315225741eec12dade0a75ad85e91"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">MipsISA::ISA::numVpes</a></div><div class="ttdeci">uint8_t numVpes</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00063">isa.hh:63</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a6309ae5b134fa2025a6577a6530604a6"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">MipsISA::ISA::bankType</a></div><div class="ttdeci">std::vector&lt; BankType &gt; bankType</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00073">isa.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac270e04f600933623a637442900b5cac"><div class="ttname"><a href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">MipsISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00282">registers.hh:282</a></div></div>
<div class="ttc" id="mips_2registers_8hh_html"><div class="ttname"><a href="mips_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aad58a3216c3e4b6ce0f5346609262f93"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">MipsISA::ISA::setRegMask</a></div><div class="ttdeci">void setRegMask(int misc_reg, RegVal val, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00461">isa.cc:461</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a5f92aaa014390baa4ae472446307089b"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">MipsISA::ISA::configCP</a></div><div class="ttdeci">void configCP()</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00165">isa.cc:165</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classEventManager_html"><div class="ttname"><a href="classEventManager.html">EventManager</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00726">eventq.hh:726</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">MipsISA::ISA::perProcessor</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00066">isa.hh:66</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ac51eb23035a4151fb529f0ad9ed18945"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ac51eb23035a4151fb529f0ad9ed18945">MipsISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00476">isa.cc:476</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3ce90c476bb5a34405cd07745ffca42e"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3ce90c476bb5a34405cd07745ffca42e">MipsISA::ISA::CP0</a></div><div class="ttdeci">ISA CP0</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00056">isa.hh:56</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_abaa0925c677d39fb88ff49dbe2304826"><div class="ttname"><a href="classMipsISA_1_1ISA.html#abaa0925c677d39fb88ff49dbe2304826">MipsISA::ISA::flattenCCIndex</a></div><div class="ttdeci">int flattenCCIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00175">isa.hh:175</a></div></div>
<div class="ttc" id="classSimObject_html_a15d30a398e82cab3686d2e9d54fd71a4"><div class="ttname"><a href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a></div><div class="ttdeci">virtual void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00099">sim_object.cc:99</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
