

================================================================
== Vivado HLS Report for 'duplicateMat'
================================================================
* Date:           Wed Mar 18 11:35:30 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    58144|    58144| 2.907 ms | 2.907 ms |  58142|  58142| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                           |                        |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |          Instance         |         Module         |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +---------------------------+------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |xFDuplicate_U0             |xFDuplicate             |    43741|    43741|  2.187 ms | 2.187 ms |  43741|  43741|   none  |
        |duplicateMat_Loop_Re_1_U0  |duplicateMat_Loop_Re_1  |      721|    58141| 36.050 us | 2.907 ms |    721|  58141|   none  |
        |duplicateMat_Loop_2_1_U0   |duplicateMat_Loop_2_1   |    58141|    58141|  2.907 ms | 2.907 ms |  58141|  58141|   none  |
        |duplicateMat_Block_1_U0    |duplicateMat_Block_1    |        0|        0|    0 ns   |   0 ns   |      0|      0|   none  |
        +---------------------------+------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      25|    152|    -|
|Instance         |        -|      -|     138|    621|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     169|    841|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------+------------------------+---------+-------+----+-----+-----+
    |duplicateMat_Block_1_U0    |duplicateMat_Block_1    |        0|      0|   2|   20|    0|
    |duplicateMat_Loop_2_1_U0   |duplicateMat_Loop_2_1   |        0|      0|  37|  217|    0|
    |duplicateMat_Loop_Re_1_U0  |duplicateMat_Loop_Re_1  |        0|      0|  46|  202|    0|
    |xFDuplicate_U0             |xFDuplicate             |        0|      0|  53|  182|    0|
    +---------------------------+------------------------+---------+-------+----+-----+-----+
    |Total                      |                        |        0|      0| 138|  621|    0|
    +---------------------------+------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |dst1_V_V_U                 |        0|  5|   0|    -|     2|   24|       48|
    |dst_V_V_U                  |        0|  5|   0|    -|     2|   24|       48|
    |p_src_cols_load10_loc_2_U  |        0|  5|   0|    -|     2|   10|       20|
    |p_src_cols_load10_loc_U    |        0|  5|   0|    -|     2|   10|       20|
    |src_V_V_U                  |        0|  5|   0|    -|     2|   24|       48|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0| 25|   0|    0|    10|   92|      184|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |duplicateMat_Block_1_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |duplicateMat_Loop_Re_1_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                               |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_Block_1_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_Loop_Re_1_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_Block_1_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_Loop_Re_1_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  32|          10|           8|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_duplicateMat_Block_1_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready  |   9|          2|    1|          2|
    |duplicateMat_Block_1_U0_ap_ready_count          |   9|          2|    2|          4|
    |duplicateMat_Loop_Re_1_U0_ap_ready_count        |   9|          2|    2|          4|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  36|          8|    6|         12|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_duplicateMat_Block_1_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready  |  1|   0|    1|          0|
    |duplicateMat_Block_1_U0_ap_ready_count          |  2|   0|    2|          0|
    |duplicateMat_Loop_Re_1_U0_ap_ready_count        |  2|   0|    2|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  6|   0|    6|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|p_src_data_V_dout     |  in |   24|   ap_fifo  |  p_src_data_V |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_V |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  |  p_src_data_V |    pointer   |
|p_dst1_data_V_din     | out |   24|   ap_fifo  | p_dst1_data_V |    pointer   |
|p_dst1_data_V_full_n  |  in |    1|   ap_fifo  | p_dst1_data_V |    pointer   |
|p_dst1_data_V_write   | out |    1|   ap_fifo  | p_dst1_data_V |    pointer   |
|p_dst2_data_V_din     | out |   24|   ap_fifo  | p_dst2_data_V |    pointer   |
|p_dst2_data_V_full_n  |  in |    1|   ap_fifo  | p_dst2_data_V |    pointer   |
|p_dst2_data_V_write   | out |    1|   ap_fifo  | p_dst2_data_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_done               | out |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_src_cols_load10_loc = alloca i10, align 2"   --->   Operation 8 'alloca' 'p_src_cols_load10_loc' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_src_cols_load10_loc_2 = alloca i10, align 2"   --->   Operation 9 'alloca' 'p_src_cols_load10_loc_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_V_V = alloca i24, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:85]   --->   Operation 10 'alloca' 'src_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dst_V_V = alloca i24, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:86]   --->   Operation 11 'alloca' 'dst_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dst1_V_V = alloca i24, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:87]   --->   Operation 12 'alloca' 'dst1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call fastcc void @duplicateMat_Block__.1(i10* %p_src_cols_load10_loc_2)"   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_Re.1(i10* %p_src_cols_load10_loc_2, i24* %p_src_data_V, i24* %src_V_V, i10* %p_src_cols_load10_loc)"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_Re.1(i10* %p_src_cols_load10_loc_2, i24* %p_src_data_V, i24* %src_V_V, i10* %p_src_cols_load10_loc)"   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @xFDuplicate(i24* %src_V_V, i24* %dst_V_V, i24* %dst1_V_V, i10* %p_src_cols_load10_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @xFDuplicate(i24* %src_V_V, i24* %dst_V_V, i24* %dst1_V_V, i10* %p_src_cols_load10_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_2_.1(i24* %dst_V_V, i24* %p_dst1_data_V, i24* %dst1_V_V, i24* %p_dst2_data_V)"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:83]   --->   Operation 22 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @src_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %src_V_V, i24* %src_V_V)"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @dst_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %dst_V_V, i24* %dst_V_V)"   --->   Operation 25 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @dst1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %dst1_V_V, i24* %dst1_V_V)"   --->   Operation 27 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_src_OC_cols_OC_load_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %p_src_cols_load10_loc_2, i10* %p_src_cols_load10_loc_2)"   --->   Operation 29 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_load10_loc_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @p_src_OC_cols_OC_load_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %p_src_cols_load10_loc, i10* %p_src_cols_load10_loc)"   --->   Operation 31 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_load10_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_2_.1(i24* %dst_V_V, i24* %p_dst1_data_V, i24* %dst1_V_V, i24* %p_dst2_data_V)"   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:119]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_cols_load10_loc     (alloca              ) [ 00111111]
p_src_cols_load10_loc_2   (alloca              ) [ 01111111]
src_V_V                   (alloca              ) [ 00111111]
dst_V_V                   (alloca              ) [ 00111111]
dst1_V_V                  (alloca              ) [ 00111111]
call_ln0                  (call                ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
call_ln104                (call                ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specdataflowpipeline_ln83 (specdataflowpipeline) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_201                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_202                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_203                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_204                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
ret_ln119                 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst1_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dst2_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst2_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_Block__.1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_Loop_Re.1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFDuplicate"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_Loop_2_.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_load_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_load_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_src_cols_load10_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_load10_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_src_cols_load10_loc_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_load10_loc_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="src_V_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_V_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dst_V_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_V_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dst1_V_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst1_V_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_xFDuplicate_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="3"/>
<pin id="69" dir="0" index="2" bw="24" slack="3"/>
<pin id="70" dir="0" index="3" bw="24" slack="3"/>
<pin id="71" dir="0" index="4" bw="10" slack="3"/>
<pin id="72" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_duplicateMat_Loop_Re_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="1"/>
<pin id="77" dir="0" index="2" bw="24" slack="0"/>
<pin id="78" dir="0" index="3" bw="24" slack="1"/>
<pin id="79" dir="0" index="4" bw="10" slack="1"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_duplicateMat_Loop_2_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="24" slack="5"/>
<pin id="86" dir="0" index="2" bw="24" slack="0"/>
<pin id="87" dir="0" index="3" bw="24" slack="5"/>
<pin id="88" dir="0" index="4" bw="24" slack="0"/>
<pin id="89" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="call_ln0_duplicateMat_Block_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="10" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_src_cols_load10_loc_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="1"/>
<pin id="100" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_load10_loc "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_src_cols_load10_loc_2_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_src_cols_load10_loc_2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="src_V_V_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="1"/>
<pin id="112" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="src_V_V "/>
</bind>
</comp>

<comp id="116" class="1005" name="dst_V_V_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="3"/>
<pin id="118" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="dst_V_V "/>
</bind>
</comp>

<comp id="122" class="1005" name="dst1_V_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="3"/>
<pin id="124" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="dst1_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="46" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="107"><net_src comp="50" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="113"><net_src comp="54" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="119"><net_src comp="58" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="125"><net_src comp="62" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="83" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst1_data_V | {6 7 }
	Port: p_dst2_data_V | {6 7 }
 - Input state : 
	Port: duplicateMat : p_src_data_V | {2 3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |        grp_xFDuplicate_fu_66        |    60   |    58   |
|   call   |   grp_duplicateMat_Loop_Re_1_fu_74  |    46   |    54   |
|          |   grp_duplicateMat_Loop_2_1_fu_83   |    36   |    54   |
|          | call_ln0_duplicateMat_Block_1_fu_93 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |   142   |   166   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        dst1_V_V_reg_122       |   24   |
|        dst_V_V_reg_116        |   24   |
|p_src_cols_load10_loc_2_reg_104|   10   |
|  p_src_cols_load10_loc_reg_98 |   10   |
|        src_V_V_reg_110        |   24   |
+-------------------------------+--------+
|             Total             |   92   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   142  |   166  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   92   |    -   |
+-----------+--------+--------+
|   Total   |   234  |   166  |
+-----------+--------+--------+
