
*** Running vivado
    with args -log MMU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MMU.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MMU.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top MMU -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0.dcp' for cell 'UUT2/BlockRAM_i/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 645.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 754.297 ; gain = 413.023
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.993 . Memory (MB): peak = 777.250 ; gain = 22.953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4b446516

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1274.664 ; gain = 497.414

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4b446516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4b446516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bdc322b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 177 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: bdc322b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bdc322b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bdc322b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             177  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1470.000 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14d203a22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1470.000 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14d203a22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1470.000 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14d203a22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14d203a22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1470.000 ; gain = 715.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MMU_drc_opted.rpt -pb MMU_drc_opted.pb -rpx MMU_drc_opted.rpx
Command: report_drc -file MMU_drc_opted.rpt -pb MMU_drc_opted.pb -rpx MMU_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6ce59c10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1470.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c20c4202

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.992 . Memory (MB): peak = 1470.000 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1146a3e9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.000 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1146a3e9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.000 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1146a3e9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.000 ; gain = 0.000

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
Phase 2 Final Placement Cleanup | Checksum: 1146a3e9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: c20c4202

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MMU_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MMU_utilization_placed.rpt -pb MMU_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MMU_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1470.000 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1470.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5526a5f2 ConstDB: 0 ShapeSum: 6ce59c10 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 149ebc5b3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1577.441 ; gain = 103.527
Post Restoration Checksum: NetGraph: 506b8aa1 NumContArr: f9803b12 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 149ebc5b3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1583.191 ; gain = 109.277

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 149ebc5b3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1583.191 ; gain = 109.277
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.133 ; gain = 113.219

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133
Phase 4 Rip-up And Reroute | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133
Phase 6 Post Hold Fix | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.047 ; gain = 116.133

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1592.055 ; gain = 118.141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17b3a744

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1592.055 ; gain = 118.141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1592.055 ; gain = 118.141

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.055 ; gain = 122.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1601.969 ; gain = 9.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MMU_drc_routed.rpt -pb MMU_drc_routed.pb -rpx MMU_drc_routed.rpx
Command: report_drc -file MMU_drc_routed.rpt -pb MMU_drc_routed.pb -rpx MMU_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MMU_methodology_drc_routed.rpt -pb MMU_methodology_drc_routed.pb -rpx MMU_methodology_drc_routed.rpx
Command: report_methodology -file MMU_methodology_drc_routed.rpt -pb MMU_methodology_drc_routed.pb -rpx MMU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/impl_1/MMU_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MMU_power_routed.rpt -pb MMU_power_summary_routed.pb -rpx MMU_power_routed.rpx
Command: report_power -file MMU_power_routed.rpt -pb MMU_power_summary_routed.pb -rpx MMU_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MMU_route_status.rpt -pb MMU_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MMU_timing_summary_routed.rpt -pb MMU_timing_summary_routed.pb -rpx MMU_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MMU_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MMU_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MMU_bus_skew_routed.rpt -pb MMU_bus_skew_routed.pb -rpx MMU_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 15:04:19 2020...
