# 4-bit BCD Adder

This is a behavioral **Verilog** code for 4-bit BCD Adder

## Design

* The output of BCD adder changes when the sum is greater than 9.
* When the sum is greater than 9, 6 needs to be added to the sum.

## Results

>Simulation

![](https://github.com/TheSuryaTeja/Verilog/blob/master/BCD_adder/Images/simulation.PNG?raw=true)

>Schematic

![](https://github.com/TheSuryaTeja/Verilog/blob/master/BCD_adder/Images/schematic.PNG?raw=true)

>Post-Synthesis

![](https://github.com/TheSuryaTeja/Verilog/blob/master/BCD_adder/Images/post-synth.PNG?raw=true)


## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)