

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler      warp_limiting:2:1:0 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_02AItE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_rj83dQ"
Running: cat _ptx_rj83dQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iLgjR2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iLgjR2 --output-file  /dev/null 2> _ptx_rj83dQinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_rj83dQ _ptx2_iLgjR2 _ptx_rj83dQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3840 (ipc= 7.7) sim_rate=1920 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 06:59:43 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(452,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2496,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2497,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2515,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2520,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2525,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2529,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2530,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2530,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2535,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2536,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2540,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2541,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2547,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2548,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2552,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2553,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2558,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2559,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2565,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2566,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 138251 (ipc=46.1) sim_rate=46083 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 06:59:44 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,0,0) tid=(380,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4127,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4128,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4131,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4132,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4133,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4145,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4146,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4150,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4155,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4159,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4159,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4166,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4170,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4177,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4181,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4195,0), 2 CTAs running
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(38,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 295626 (ipc=53.8) sim_rate=73906 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 06:59:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5758,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5762,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5776,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5781,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5781,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5794,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5798,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5805,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5808,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5816,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5831,0), 1 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(45,0,0) tid=(370,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7384,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7390,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7407,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7420,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7432,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8579,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9010,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9014,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9039,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9171,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9764
gpu_sim_insn = 450436
gpu_ipc =      46.1323
gpu_tot_sim_cycle = 9764
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      46.1323
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=112609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 511
	L1I_total_cache_miss_rate = 0.0552
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[1]: Access = 156, Miss = 60, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[5]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 298
	L1D_total_cache_miss_rate = 0.2690
	L1D_total_cache_pending_hits = 239
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0147
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 268
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2011
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8745
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 511
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 268
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2	W0_Idle:33182	W0_Scoreboard:190292	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2144 {8:268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36448 {136:268,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 257 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8278 
mrq_lat_table:311 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	335 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	270 	13 	0 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1981      1975      5291      5362      2644      5344         0      7450      8247         0         0         0      1791         0 
dram[1]:      1141         0       862       885      4419      5756      3816         0         0         0      2943         0         0         0         0         0 
dram[2]:         0         0      1957      1991      5241      2700         0      3413      7057         0         0         0         0         0         0         0 
dram[3]:         0         0       866       878      3766      6059         0      3010         0      6525         0      5738         0         0         0         0 
dram[4]:         0         0      1963      1985      3363      4613         0      2338      3749         0         0         0         0         0         0         0 
dram[5]:         0         0       874       882      2960      4563         0      7519         0         0      7854      3346         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1297    none         259       259       259       210       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         260       259       232       230       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         259       259       226       215    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         259       277       205       261    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         259       259       222       260    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         259       259       205       229    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       259       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       268       268       268       263       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       268       268       268         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       268       268       259       273         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       268       268       259       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       259       259         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12888 n_nop=12758 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.018
n_activity=1034 dram_eff=0.2244
bk0: 6a 12816i bk1: 0a 12887i bk2: 28a 12823i bk3: 28a 12823i bk4: 16a 12844i bk5: 18a 12820i bk6: 6a 12851i bk7: 2a 12862i bk8: 0a 12886i bk9: 2a 12864i bk10: 2a 12864i bk11: 0a 12886i bk12: 0a 12888i bk13: 0a 12888i bk14: 2a 12872i bk15: 0a 12887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00217256
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12888 n_nop=12772 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01691
n_activity=856 dram_eff=0.2547
bk0: 4a 12870i bk1: 0a 12890i bk2: 28a 12818i bk3: 28a 12821i bk4: 18a 12828i bk5: 16a 12828i bk6: 6a 12850i bk7: 0a 12885i bk8: 0a 12885i bk9: 0a 12886i bk10: 4a 12849i bk11: 0a 12886i bk12: 0a 12888i bk13: 0a 12889i bk14: 0a 12889i bk15: 0a 12890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00155183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12888 n_nop=12779 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01567
n_activity=787 dram_eff=0.2567
bk0: 0a 12889i bk1: 0a 12891i bk2: 28a 12819i bk3: 28a 12822i bk4: 14a 12830i bk5: 20a 12795i bk6: 0a 12886i bk7: 4a 12855i bk8: 2a 12862i bk9: 0a 12885i bk10: 0a 12885i bk11: 0a 12886i bk12: 0a 12887i bk13: 0a 12887i bk14: 0a 12888i bk15: 0a 12889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00263811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12888 n_nop=12781 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01552
n_activity=816 dram_eff=0.2451
bk0: 0a 12889i bk1: 0a 12891i bk2: 28a 12823i bk3: 32a 12812i bk4: 16a 12828i bk5: 12a 12844i bk6: 0a 12888i bk7: 4a 12868i bk8: 0a 12887i bk9: 2a 12864i bk10: 0a 12885i bk11: 2a 12862i bk12: 0a 12884i bk13: 0a 12885i bk14: 0a 12887i bk15: 0a 12888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12888 n_nop=12783 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01536
n_activity=833 dram_eff=0.2377
bk0: 0a 12889i bk1: 0a 12891i bk2: 28a 12822i bk3: 32a 12813i bk4: 18a 12823i bk5: 14a 12846i bk6: 0a 12887i bk7: 2a 12871i bk8: 2a 12864i bk9: 0a 12885i bk10: 0a 12885i bk11: 0a 12886i bk12: 0a 12888i bk13: 0a 12888i bk14: 0a 12889i bk15: 0a 12889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00100869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12888 n_nop=12775 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01645
n_activity=824 dram_eff=0.2573
bk0: 0a 12888i bk1: 0a 12889i bk2: 28a 12821i bk3: 32a 12806i bk4: 16a 12829i bk5: 16a 12838i bk6: 0a 12887i bk7: 2a 12870i bk8: 0a 12886i bk9: 0a 12887i bk10: 2a 12865i bk11: 4a 12849i bk12: 0a 12888i bk13: 0a 12888i bk14: 0a 12888i bk15: 0a 12888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00201738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 26, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 346
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8699
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1576
icnt_total_pkts_simt_to_mem=377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73844
	minimum = 6
	maximum = 34
Network latency average = 8.41329
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.5151
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00262491
	minimum = 0.00194592 (at node 2)
	maximum = 0.00675952 (at node 1)
Accepted packet rate average = 0.00262491
	minimum = 0.00194592 (at node 2)
	maximum = 0.00675952 (at node 1)
Injected flit rate average = 0.00740817
	minimum = 0.00194592 (at node 2)
	maximum = 0.0258091 (at node 15)
Accepted flit rate average= 0.00740817
	minimum = 0.00235559 (at node 18)
	maximum = 0.0208931 (at node 1)
Injected packet length average = 2.82225
Accepted packet length average = 2.82225
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.73844 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.41329 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.5151 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00262491 (1 samples)
	minimum = 0.00194592 (1 samples)
	maximum = 0.00675952 (1 samples)
Accepted packet rate average = 0.00262491 (1 samples)
	minimum = 0.00194592 (1 samples)
	maximum = 0.00675952 (1 samples)
Injected flit rate average = 0.00740817 (1 samples)
	minimum = 0.00194592 (1 samples)
	maximum = 0.0258091 (1 samples)
Accepted flit rate average = 0.00740817 (1 samples)
	minimum = 0.00235559 (1 samples)
	maximum = 0.0208931 (1 samples)
Injected packet size average = 2.82225 (1 samples)
Accepted packet size average = 2.82225 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 112609 (inst/sec)
gpgpu_simulation_rate = 2441 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9764)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9764)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9764)
GPGPU-Sim uArch: cycles simulated: 10264  inst.: 460036 (ipc=19.2) sim_rate=92007 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 06:59:46 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2136,9764), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2137,9764)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2198,9764), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2199,9764)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2209,9764), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2210,9764)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2222,9764), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2223,9764)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2228,9764), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2229,9764)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2234,9764), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2235,9764)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2238,9764), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2239,9764)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2243,9764), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2244,9764)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2245,9764), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2246,9764)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(17,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2256,9764), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2257,9764)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2263,9764), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2264,9764)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2275,9764), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2276,9764)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2278,9764), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2279,9764)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2281,9764), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2282,9764)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2295,9764), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2296,9764)
GPGPU-Sim uArch: cycles simulated: 12764  inst.: 602872 (ipc=50.8) sim_rate=100478 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 06:59:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3712,9764), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3713,9764)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3766,9764), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3767,9764)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(26,0,0) tid=(385,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3838,9764), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3839,9764)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3852,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3859,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3863,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3869,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3875,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3875,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3887,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3905,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3909,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3915,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3919,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3925,9764), 2 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(35,0,0) tid=(340,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5341,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5381,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5394,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5469,9764), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5480,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5487,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5491,9764), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15264  inst.: 773488 (ipc=58.7) sim_rate=110498 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 06:59:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5501,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5501,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5515,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5533,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5537,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5543,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5548,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5551,9764), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(46,0,0) tid=(320,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6905,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6969,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6987,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7001,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7032,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7097,9764), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7106,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7113,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7126,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7126,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7139,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7157,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7163,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7167,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7176,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8064,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8531,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8595,9764), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 1.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 8596
gpu_sim_insn = 450228
gpu_ipc =      52.3765
gpu_tot_sim_cycle = 18360
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      49.0558
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=128666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 571
	L1I_total_cache_miss_rate = 0.0311
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[1]: Access = 240, Miss = 82, Miss_rate = 0.342, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[2]: Access = 132, Miss = 36, Miss_rate = 0.273, Pending_hits = 33, Reservation_fails = 0
	L1D_cache_core[3]: Access = 152, Miss = 44, Miss_rate = 0.289, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[4]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 41, Miss_rate = 0.285, Pending_hits = 35, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
	L1D_cache_core[7]: Access = 152, Miss = 42, Miss_rate = 0.276, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 46, Miss_rate = 0.319, Pending_hits = 33, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 36, Miss_rate = 0.273, Pending_hits = 33, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[14]: Access = 132, Miss = 36, Miss_rate = 0.273, Pending_hits = 33, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 600
	L1D_total_cache_miss_rate = 0.2768
	L1D_total_cache_pending_hits = 496
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 525
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4064
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17800
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 525
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11	W0_Idle:61294	W0_Scoreboard:367908	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4200 {8:525,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71400 {136:525,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 243 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 16540 
mrq_lat_table:550 	1 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117 	514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	671 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	527 	13 	0 	0 	0 	0 	0 	1 	6 	22 	54 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1981      1975      5291      5362      2644      5344         0      7450      8247         0         0         0      1791         0 
dram[1]:      1141         0       862       885      4419      5756      3816         0         0         0      2943         0         0         0         0         0 
dram[2]:       309         0      1957      1991      5241      2700         0      3413      7057         0         0         0         0      1479         0         0 
dram[3]:         0         0       866       878      3766      6059         0      3010         0      6525         0      5738         0         0         0         0 
dram[4]:         0         0      1963      1985      3363      4613         0      2338      3749         0         0         0         0         0         0         0 
dram[5]:         0         0       874       882      2960      4563         0      7519         0         0      7854      3346         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 571/48 = 11.895833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         2         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
chip skew: 7/3 = 2.33
average mf latency per bank:
dram[0]:       1297    none         269       269       264       268       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         270       259       269       264       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         259       269       269       270    none         218       126    none      none      none      none         776    none      none  
dram[3]:     none      none         259       286       278       259    none         475    none         126    none         126    none      none      none      none  
dram[4]:     none      none         259       276       273       264    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         259       268       259       279    none         408    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       259       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       268       268       268       263       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       268       268       268         0       268       252         0         0         0         0       257         0         0
dram[3]:          0         0       268       268       259       273         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       268       268       259       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       259       259         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24234 n_nop=24024 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.01618
n_activity=1611 dram_eff=0.2433
bk0: 6a 24162i bk1: 0a 24233i bk2: 28a 24169i bk3: 28a 24169i bk4: 56a 24110i bk5: 58a 24086i bk6: 6a 24197i bk7: 2a 24208i bk8: 0a 24232i bk9: 2a 24210i bk10: 2a 24210i bk11: 0a 24232i bk12: 0a 24234i bk13: 0a 24234i bk14: 2a 24218i bk15: 0a 24233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0011554
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24234 n_nop=24042 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.01527
n_activity=1390 dram_eff=0.2662
bk0: 4a 24216i bk1: 0a 24236i bk2: 28a 24164i bk3: 28a 24167i bk4: 56a 24098i bk5: 54a 24098i bk6: 6a 24196i bk7: 0a 24231i bk8: 0a 24231i bk9: 0a 24232i bk10: 4a 24195i bk11: 0a 24232i bk12: 0a 24234i bk13: 0a 24235i bk14: 0a 24235i bk15: 0a 24236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000825287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24234 n_nop=24037 n_act=9 n_pre=1 n_req=97 n_rd=180 n_write=7 bw_util=0.01543
n_activity=1421 dram_eff=0.2632
bk0: 4a 24215i bk1: 0a 24236i bk2: 28a 24164i bk3: 28a 24167i bk4: 56a 24091i bk5: 56a 24066i bk6: 0a 24232i bk7: 4a 24201i bk8: 2a 24208i bk9: 0a 24231i bk10: 0a 24231i bk11: 0a 24232i bk12: 0a 24235i bk13: 2a 24200i bk14: 0a 24234i bk15: 0a 24235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00181563
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24234 n_nop=24047 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.01486
n_activity=1357 dram_eff=0.2653
bk0: 0a 24235i bk1: 0a 24237i bk2: 28a 24169i bk3: 32a 24158i bk4: 56a 24093i bk5: 52a 24109i bk6: 0a 24234i bk7: 4a 24214i bk8: 0a 24233i bk9: 2a 24210i bk10: 0a 24231i bk11: 2a 24208i bk12: 0a 24230i bk13: 0a 24231i bk14: 0a 24233i bk15: 0a 24234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000784022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24234 n_nop=24049 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.01477
n_activity=1425 dram_eff=0.2512
bk0: 0a 24235i bk1: 0a 24237i bk2: 28a 24168i bk3: 32a 24159i bk4: 58a 24089i bk5: 54a 24112i bk6: 0a 24233i bk7: 2a 24217i bk8: 2a 24210i bk9: 0a 24231i bk10: 0a 24231i bk11: 0a 24232i bk12: 0a 24234i bk13: 0a 24234i bk14: 0a 24235i bk15: 0a 24235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000536436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24234 n_nop=24043 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.01519
n_activity=1409 dram_eff=0.2612
bk0: 0a 24234i bk1: 0a 24235i bk2: 28a 24167i bk3: 32a 24152i bk4: 56a 24095i bk5: 54a 24108i bk6: 0a 24233i bk7: 2a 24216i bk8: 0a 24232i bk9: 0a 24233i bk10: 2a 24211i bk11: 4a 24195i bk12: 0a 24234i bk13: 0a 24234i bk14: 0a 24234i bk15: 0a 24234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00107287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 52, Miss = 45, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 70, Miss = 49, Miss_rate = 0.700, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 67, Miss = 45, Miss_rate = 0.672, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 50, Miss = 42, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 46, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 54, Miss = 46, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 693
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7792
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3071
icnt_total_pkts_simt_to_mem=784
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41931
	minimum = 6
	maximum = 34
Network latency average = 8.23055
	minimum = 6
	maximum = 34
Slowest packet = 704
Flit latency average = 6.42166
	minimum = 6
	maximum = 34
Slowest flit = 1965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00299019
	minimum = 0.002094 (at node 0)
	maximum = 0.00639832 (at node 19)
Accepted packet rate average = 0.00299019
	minimum = 0.002094 (at node 0)
	maximum = 0.00639832 (at node 19)
Injected flit rate average = 0.00819503
	minimum = 0.002094 (at node 0)
	maximum = 0.031061 (at node 19)
Accepted flit rate average= 0.00819503
	minimum = 0.002792 (at node 18)
	maximum = 0.0137273 (at node 7)
Injected packet length average = 2.74063
Accepted packet length average = 2.74063
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57887 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Network latency average = 8.32192 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Flit latency average = 6.46838 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00280755 (2 samples)
	minimum = 0.00201996 (2 samples)
	maximum = 0.00657892 (2 samples)
Accepted packet rate average = 0.00280755 (2 samples)
	minimum = 0.00201996 (2 samples)
	maximum = 0.00657892 (2 samples)
Injected flit rate average = 0.0078016 (2 samples)
	minimum = 0.00201996 (2 samples)
	maximum = 0.028435 (2 samples)
Accepted flit rate average = 0.0078016 (2 samples)
	minimum = 0.00257379 (2 samples)
	maximum = 0.0173102 (2 samples)
Injected packet size average = 2.77879 (2 samples)
Accepted packet size average = 2.77879 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 128666 (inst/sec)
gpgpu_simulation_rate = 2622 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18360)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18360)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18360)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18360)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(11,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 18860  inst.: 937208 (ipc=73.1) sim_rate=117151 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 06:59:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1213,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1213,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1213,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1213,18360), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1214,18360)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1214,18360)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1214,18360)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1214,18360)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1215,18360), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1216,18360)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1219,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1219,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1219,18360), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1220,18360)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1220,18360)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1220,18360)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1225,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1225,18360), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1226,18360)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1226,18360)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(17,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2380,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2380,18360), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2381,18360)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2381,18360)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2382,18360), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2383,18360)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2386,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2386,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2386,18360), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2387,18360)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2387,18360)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2387,18360)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2392,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2392,18360), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2393,18360)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2393,18360)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(32,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 21360  inst.: 1126631 (ipc=75.3) sim_rate=125181 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 06:59:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3547,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3549,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3553,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3553,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3553,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3559,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3561,18360), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(53,0,0) tid=(405,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4716,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4718,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4723,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4725,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4728,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5460,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5880,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5887,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5890,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 24360  inst.: 1262978 (ipc=60.4) sim_rate=126297 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 06:59:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7965,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8312,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8557,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8559,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8623,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8629,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8749,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8904,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9099,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9149,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9217,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9221,18360), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(38,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9341,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9496,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9686,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9691,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9813,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9933,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10278,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10675,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10818,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10870,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11200,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11216,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 29860  inst.: 1343074 (ipc=38.5) sim_rate=122097 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 06:59:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11934,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13480,18360), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14072,18360), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14664,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16719,18360), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 16720
gpu_sim_insn = 456218
gpu_ipc =      27.2858
gpu_tot_sim_cycle = 35080
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      38.6796
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=123352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 595
	L1I_total_cache_miss_rate = 0.0193
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 314, Miss = 101, Miss_rate = 0.322, Pending_hits = 39, Reservation_fails = 0
	L1D_cache_core[1]: Access = 320, Miss = 102, Miss_rate = 0.319, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[2]: Access = 426, Miss = 150, Miss_rate = 0.352, Pending_hits = 40, Reservation_fails = 0
	L1D_cache_core[3]: Access = 315, Miss = 106, Miss_rate = 0.337, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[4]: Access = 228, Miss = 59, Miss_rate = 0.259, Pending_hits = 56, Reservation_fails = 0
	L1D_cache_core[5]: Access = 548, Miss = 201, Miss_rate = 0.367, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[6]: Access = 316, Miss = 99, Miss_rate = 0.313, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 108, Miss_rate = 0.335, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 44, Reservation_fails = 0
	L1D_cache_core[9]: Access = 330, Miss = 115, Miss_rate = 0.348, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[10]: Access = 295, Miss = 99, Miss_rate = 0.336, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 399, Miss = 143, Miss_rate = 0.358, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[12]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 52, Reservation_fails = 0
	L1D_cache_core[13]: Access = 338, Miss = 106, Miss_rate = 0.314, Pending_hits = 43, Reservation_fails = 0
	L1D_cache_core[14]: Access = 204, Miss = 54, Miss_rate = 0.265, Pending_hits = 51, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1595
	L1D_total_cache_miss_rate = 0.3264
	L1D_total_cache_pending_hits = 654
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0045
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6595
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 538
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30252
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 533, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1057
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25	W0_Idle:141283	W0_Scoreboard:561257	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8456 {8:1057,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143752 {136:1057,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 281 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 35079 
mrq_lat_table:1108 	1 	45 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	946 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1718 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1047 	25 	0 	0 	0 	0 	0 	1 	6 	22 	54 	481 	20 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         8         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3        14         0         2         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         9         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         8         0         4         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0        14         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1981      1975      5291      5362      2644      5344      4432      7450      8247      3768      7485      7521      1791      5694 
dram[1]:      1141      1293       862       885      4419      5756      3816      2260      3792      3532      2943      3382      3693      3072         0      5697 
dram[2]:       309      5304      2393      1991      5241      3985      3432      3413      7057      3421      3365      4479      5620      1479         0      1560 
dram[3]:         0         0       866       878      3766      6059      2294      4562      2596      6525      3026      5738         0      4453         0         0 
dram[4]:      2235      8382      1963      1985      3363      4613      2635      2338      3749      5257      5956      2629      9150      4225         0         0 
dram[5]:         0         0      4278       882      2960      4563      2022      7519      2413      2854      7854      3346      5410      7799         0     11910 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  3.000000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  3.600000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  5.666667  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  7.500000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1172/121 = 9.685950
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 242
min_bank_accesses = 0!
chip skew: 48/35 = 1.37
average mf latency per bank:
dram[0]:       1297    none         422       432       409       404       311       224       123       131       149       147       127       126       268       268
dram[1]:          0       268       434       402       355       450       306       227       139       132       166       123       124       268    none         272
dram[2]:          0       268       394       432       377       414       273       225       151       137       159       138       176       776    none         268
dram[3]:     none      none         402       447       396       361       281       304       123       147       123       147    none         176    none      none  
dram[4]:        268       268       394       455       370       420       254       231       137       162       123       133       124       268    none      none  
dram[5]:     none      none         394       421       371       409       220       255       137       133       152       171       195       126    none         268
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       259       268       259       251       252       252       252       254       252       268       268
dram[1]:          0       268       268       268       268       263       277       268       277       252       277       251       252       268         0       272
dram[2]:          0       268       277       268       268       277       268       277       277       252       277       254       268       257         0       268
dram[3]:          0         0       268       268       259       273       268       277       252       252       252       252         0       267         0         0
dram[4]:        268       268       281       268       259       268       269       268       260       277       252       277       252       268         0         0
dram[5]:          0         0       277       268       259       277       268       268       268       256       277       252       251       252         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x8024b200, atomic=0 1 entries : 0x7f3dd3eeb0a0 :  mf: uid= 46730, sid05:w27, part=0, addr=0x8024b260, load , size=32, unknown  status = IN_PARTITION_DRAM (35076), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46304 n_nop=45928 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.01542
n_activity=3005 dram_eff=0.2376
bk0: 6a 46231i bk1: 0a 46302i bk2: 28a 46238i bk3: 28a 46238i bk4: 64a 46163i bk5: 60a 46151i bk6: 34a 46191i bk7: 22a 46205i bk8: 18a 46164i bk9: 18a 46166i bk10: 22a 46138i bk11: 6a 46236i bk12: 2a 46282i bk13: 2a 46281i bk14: 2a 46286i bk15: 2a 46286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0011878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46304 n_nop=45918 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.01551
n_activity=3136 dram_eff=0.229
bk0: 4a 46285i bk1: 2a 46289i bk2: 28a 46232i bk3: 28a 46238i bk4: 60a 46163i bk5: 60a 46160i bk6: 38a 46125i bk7: 26a 46194i bk8: 20a 46116i bk9: 16a 46176i bk10: 18a 46126i bk11: 10a 46216i bk12: 4a 46263i bk13: 2a 46283i bk14: 0a 46304i bk15: 2a 46289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00209485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46304 n_nop=45922 n_act=29 n_pre=14 n_req=188 n_rd=302 n_write=37 bw_util=0.01464
n_activity=3147 dram_eff=0.2154
bk0: 4a 46283i bk1: 2a 46290i bk2: 30a 46205i bk3: 28a 46237i bk4: 60a 46156i bk5: 64a 46074i bk6: 18a 46244i bk7: 32a 46115i bk8: 26a 46022i bk9: 10a 46217i bk10: 10a 46174i bk11: 10a 46216i bk12: 4a 46251i bk13: 2a 46266i bk14: 0a 46301i bk15: 2a 46287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00388735
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46304 n_nop=45952 n_act=16 n_pre=5 n_req=183 n_rd=296 n_write=35 bw_util=0.0143
n_activity=2834 dram_eff=0.2336
bk0: 0a 46303i bk1: 0a 46306i bk2: 28a 46239i bk3: 32a 46229i bk4: 64a 46150i bk5: 58a 46170i bk6: 24a 46217i bk7: 32a 46110i bk8: 12a 46193i bk9: 12a 46204i bk10: 12a 46207i bk11: 18a 46152i bk12: 0a 46300i bk13: 4a 46249i bk14: 0a 46300i bk15: 0a 46301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00125259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46304 n_nop=45934 n_act=20 n_pre=6 n_req=191 n_rd=306 n_write=38 bw_util=0.01486
n_activity=3052 dram_eff=0.2254
bk0: 2a 46286i bk1: 2a 46289i bk2: 30a 46208i bk3: 32a 46229i bk4: 62a 46153i bk5: 56a 46181i bk6: 28a 46193i bk7: 32a 46158i bk8: 12a 46190i bk9: 14a 46149i bk10: 12a 46206i bk11: 18a 46125i bk12: 4a 46259i bk13: 2a 46279i bk14: 0a 46300i bk15: 0a 46301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00310988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46304 n_nop=45909 n_act=18 n_pre=5 n_req=210 n_rd=324 n_write=48 bw_util=0.01607
n_activity=3212 dram_eff=0.2316
bk0: 0a 46301i bk1: 0a 46303i bk2: 30a 46207i bk3: 32a 46222i bk4: 62a 46154i bk5: 64a 46110i bk6: 26a 46195i bk7: 30a 46187i bk8: 22a 46122i bk9: 30a 46060i bk10: 16a 46165i bk11: 6a 46251i bk12: 2a 46282i bk13: 2a 46274i bk14: 0a 46303i bk15: 2a 46286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00149015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 194, Miss = 88, Miss_rate = 0.454, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 171, Miss = 86, Miss_rate = 0.503, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 134, Miss = 73, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 150, Miss = 76, Miss_rate = 0.507, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 155, Miss = 75, Miss_rate = 0.484, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 129, Miss = 70, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 134, Miss = 78, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 140, Miss = 78, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 149, Miss = 83, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1740
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5345
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6334
icnt_total_pkts_simt_to_mem=2324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.37154
	minimum = 6
	maximum = 15
Network latency average = 7.34479
	minimum = 6
	maximum = 14
Slowest packet = 1407
Flit latency average = 6.06392
	minimum = 6
	maximum = 10
Slowest flit = 3861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00463849
	minimum = 0.00107656 (at node 14)
	maximum = 0.00998804 (at node 5)
Accepted packet rate average = 0.00463849
	minimum = 0.00107656 (at node 14)
	maximum = 0.00998804 (at node 5)
Injected flit rate average = 0.0106393
	minimum = 0.00107656 (at node 14)
	maximum = 0.0227871 (at node 15)
Accepted flit rate average= 0.0106393
	minimum = 0.00538278 (at node 14)
	maximum = 0.0276914 (at node 5)
Injected packet length average = 2.2937
Accepted packet length average = 2.2937
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.17643 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.6667 (3 samples)
Network latency average = 7.99621 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.3333 (3 samples)
Flit latency average = 6.33356 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00341786 (3 samples)
	minimum = 0.00170549 (3 samples)
	maximum = 0.0077153 (3 samples)
Accepted packet rate average = 0.00341786 (3 samples)
	minimum = 0.00170549 (3 samples)
	maximum = 0.0077153 (3 samples)
Injected flit rate average = 0.00874749 (3 samples)
	minimum = 0.00170549 (3 samples)
	maximum = 0.0265524 (3 samples)
Accepted flit rate average = 0.00874749 (3 samples)
	minimum = 0.00351012 (3 samples)
	maximum = 0.0207706 (3 samples)
Injected packet size average = 2.55934 (3 samples)
Accepted packet size average = 2.55934 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 123352 (inst/sec)
gpgpu_simulation_rate = 3189 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35080)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,35080)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,35080)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,35080)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(8,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1225,35080), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1226,35080)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1354,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1354,35080), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1355,35080)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1355,35080)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1362,35080), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1363,35080)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1363,35080), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1364,35080)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1365,35080), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1366,35080)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1401,35080), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1402,35080)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1442,35080), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1443,35080)
GPGPU-Sim uArch: cycles simulated: 36580  inst.: 1466763 (ipc=73.3) sim_rate=122230 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 06:59:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1503,35080), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1504,35080)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1512,35080), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1513,35080)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1820,35080), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1821,35080)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1833,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1833,35080), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1834,35080)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1834,35080)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(27,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1868,35080), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1869,35080)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1976,35080), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1977,35080)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2613,35080), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2614,35080)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2675,35080), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2676,35080)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2676,35080), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2677,35080)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2700,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2818,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2892,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2953,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2992,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3040,35080), 2 CTAs running
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3080,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3130,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3143,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3154,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3185,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3433,35080), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 38580  inst.: 1619573 (ipc=75.1) sim_rate=124582 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 06:59:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3921,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3973,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3987,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4029,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4167,35080), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4206,35080), 1 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(32,0,0) tid=(454,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4310,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4354,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4496,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4534,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4582,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4590,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4692,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4790,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4886,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5137,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5198,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5345,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5415,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(55,0,0) tid=(418,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5481,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5517,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5564,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5642,35080), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5909,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5937,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5945,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5945,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6051,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6094,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6139,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6177,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6654,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6915,35080), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6916
gpu_sim_insn = 452904
gpu_ipc =      65.4864
gpu_tot_sim_cycle = 41996
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      43.0942
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=139214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 595
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 462, Miss = 190, Miss_rate = 0.411, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 174, Miss_rate = 0.388, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[2]: Access = 562, Miss = 228, Miss_rate = 0.406, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[3]: Access = 427, Miss = 164, Miss_rate = 0.384, Pending_hits = 62, Reservation_fails = 0
	L1D_cache_core[4]: Access = 348, Miss = 118, Miss_rate = 0.339, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[5]: Access = 676, Miss = 273, Miss_rate = 0.404, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 163, Miss_rate = 0.364, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 442, Miss = 176, Miss_rate = 0.398, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[8]: Access = 439, Miss = 162, Miss_rate = 0.369, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[9]: Access = 426, Miss = 157, Miss_rate = 0.369, Pending_hits = 57, Reservation_fails = 0
	L1D_cache_core[10]: Access = 403, Miss = 153, Miss_rate = 0.380, Pending_hits = 58, Reservation_fails = 0
	L1D_cache_core[11]: Access = 515, Miss = 202, Miss_rate = 0.392, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 372, Miss = 145, Miss_rate = 0.390, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[13]: Access = 462, Miss = 175, Miss_rate = 0.379, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[14]: Access = 320, Miss = 117, Miss_rate = 0.366, Pending_hits = 74, Reservation_fails = 0
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2597
	L1D_total_cache_miss_rate = 0.3847
	L1D_total_cache_pending_hits = 1000
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1403
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9251
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1194
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40372
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
118, 105, 118, 105, 105, 118, 118, 118, 118, 105, 118, 576, 105, 105, 105, 118, 88, 75, 88, 75, 88, 75, 88, 75, 75, 88, 88, 88, 88, 75, 75, 75, 60, 73, 60, 60, 60, 60, 73, 60, 60, 73, 60, 73, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1403
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65	W0_Idle:154227	W0_Scoreboard:708191	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11224 {8:1403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 190808 {136:1403,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 281 
averagemflatency = 179 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 41884 
mrq_lat_table:1108 	1 	45 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2156 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2920 	24 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1390 	28 	0 	0 	0 	0 	0 	1 	6 	22 	54 	481 	884 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         8         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3        14         0         2         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         9         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         8         0         4         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0        14         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1981      1975      5291      5362      2644      5344      4432      7450      8247      3768      7485      7521      1791      5694 
dram[1]:      1141      1293       862       885      4419      5756      3816      2260      3792      3532      2943      3382      3693      3072         0      5697 
dram[2]:       309      5304      2393      1991      5241      3985      3432      3413      7057      3421      3365      4479      5620      1479         0      1560 
dram[3]:         0         0       866       878      3766      6059      2294      4562      2596      6525      3026      5738         0      4453         0         0 
dram[4]:      2235      8382      1963      1985      3363      4613      2635      2338      3749      5257      5956      2629      9150      4225         0         0 
dram[5]:         0         0      4278       882      2960      4563      2022      7519      2413      2854      7854      3346      5410      7799         0     11910 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  3.000000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  3.600000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  5.666667  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  7.500000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1172/121 = 9.685950
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 242
min_bank_accesses = 0!
chip skew: 48/35 = 1.37
average mf latency per bank:
dram[0]:       1297    none         532       583       661       675       451       299       123       131       149       147       127       126       268       268
dram[1]:          0       268       594       533       542       756       434       323       139       132       166       123       124       268    none         272
dram[2]:          0       268       619       482       616       678       427       295       151       137       159       138       176     10909    none         268
dram[3]:     none      none         553       553       629       606       393       405       123       147       123       147    none         176    none      none  
dram[4]:        268       268       516       560       590       688       386       320       137       162       123       133       124       268    none      none  
dram[5]:     none      none         516       526       611       671       328       365       137       133       152       171       195       126    none         268
maximum mf latency per bank:
dram[0]:        278         0       268       268       268       259       268       259       251       252       252       252       254       252       268       268
dram[1]:          0       268       268       268       268       263       277       268       277       252       277       251       252       268         0       272
dram[2]:          0       268       277       268       268       277       268       277       277       252       277       254       268       257         0       268
dram[3]:          0         0       268       268       259       273       268       277       252       252       252       252         0       267         0         0
dram[4]:        268       268       281       268       259       268       269       268       260       277       252       277       252       268         0         0
dram[5]:          0         0       277       268       259       277       268       268       268       256       277       252       251       252         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55432 n_nop=55056 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.01288
n_activity=3012 dram_eff=0.2371
bk0: 6a 55359i bk1: 0a 55430i bk2: 28a 55366i bk3: 28a 55366i bk4: 64a 55291i bk5: 60a 55279i bk6: 34a 55319i bk7: 22a 55333i bk8: 18a 55292i bk9: 18a 55294i bk10: 22a 55266i bk11: 6a 55364i bk12: 2a 55410i bk13: 2a 55409i bk14: 2a 55414i bk15: 2a 55414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000992207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55432 n_nop=55046 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.01295
n_activity=3136 dram_eff=0.229
bk0: 4a 55413i bk1: 2a 55417i bk2: 28a 55360i bk3: 28a 55366i bk4: 60a 55291i bk5: 60a 55288i bk6: 38a 55253i bk7: 26a 55322i bk8: 20a 55244i bk9: 16a 55304i bk10: 18a 55254i bk11: 10a 55344i bk12: 4a 55391i bk13: 2a 55411i bk14: 0a 55432i bk15: 2a 55417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00174989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55432 n_nop=55050 n_act=29 n_pre=14 n_req=188 n_rd=302 n_write=37 bw_util=0.01223
n_activity=3147 dram_eff=0.2154
bk0: 4a 55411i bk1: 2a 55418i bk2: 30a 55333i bk3: 28a 55365i bk4: 60a 55284i bk5: 64a 55202i bk6: 18a 55372i bk7: 32a 55243i bk8: 26a 55150i bk9: 10a 55345i bk10: 10a 55302i bk11: 10a 55344i bk12: 4a 55379i bk13: 2a 55394i bk14: 0a 55429i bk15: 2a 55415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00324722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55432 n_nop=55080 n_act=16 n_pre=5 n_req=183 n_rd=296 n_write=35 bw_util=0.01194
n_activity=2834 dram_eff=0.2336
bk0: 0a 55431i bk1: 0a 55434i bk2: 28a 55367i bk3: 32a 55357i bk4: 64a 55278i bk5: 58a 55298i bk6: 24a 55345i bk7: 32a 55238i bk8: 12a 55321i bk9: 12a 55332i bk10: 12a 55335i bk11: 18a 55280i bk12: 0a 55428i bk13: 4a 55377i bk14: 0a 55428i bk15: 0a 55429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00104633
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55432 n_nop=55062 n_act=20 n_pre=6 n_req=191 n_rd=306 n_write=38 bw_util=0.01241
n_activity=3052 dram_eff=0.2254
bk0: 2a 55414i bk1: 2a 55417i bk2: 30a 55336i bk3: 32a 55357i bk4: 62a 55281i bk5: 56a 55309i bk6: 28a 55321i bk7: 32a 55286i bk8: 12a 55318i bk9: 14a 55277i bk10: 12a 55334i bk11: 18a 55253i bk12: 4a 55387i bk13: 2a 55407i bk14: 0a 55428i bk15: 0a 55429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00259778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55432 n_nop=55037 n_act=18 n_pre=5 n_req=210 n_rd=324 n_write=48 bw_util=0.01342
n_activity=3212 dram_eff=0.2316
bk0: 0a 55429i bk1: 0a 55431i bk2: 30a 55335i bk3: 32a 55350i bk4: 62a 55282i bk5: 64a 55238i bk6: 26a 55323i bk7: 30a 55315i bk8: 22a 55250i bk9: 30a 55188i bk10: 16a 55293i bk11: 6a 55379i bk12: 2a 55410i bk13: 2a 55402i bk14: 0a 55431i bk15: 2a 55414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00124477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282, Miss = 88, Miss_rate = 0.312, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 213, Miss = 69, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 249, Miss = 86, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 225, Miss = 73, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 237, Miss = 76, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 450, Miss = 75, Miss_rate = 0.167, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 212, Miss = 70, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 209, Miss = 78, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 205, Miss = 75, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 219, Miss = 78, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 212, Miss = 79, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 237, Miss = 83, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2950
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3153
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=8928
icnt_total_pkts_simt_to_mem=4398
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10992
	minimum = 6
	maximum = 20
Network latency average = 7.08099
	minimum = 6
	maximum = 20
Slowest packet = 3543
Flit latency average = 6.15488
	minimum = 6
	maximum = 19
Slowest flit = 8810
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129597
	minimum = 0.0073742 (at node 9)
	maximum = 0.0426547 (at node 20)
Accepted packet rate average = 0.0129597
	minimum = 0.0073742 (at node 9)
	maximum = 0.0426547 (at node 20)
Injected flit rate average = 0.0249984
	minimum = 0.0120012 (at node 9)
	maximum = 0.0600058 (at node 20)
Accepted flit rate average= 0.0249984
	minimum = 0.0176403 (at node 22)
	maximum = 0.0809717 (at node 20)
Injected packet length average = 1.92893
Accepted packet length average = 1.92893
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.9098 (4 samples)
	minimum = 6 (4 samples)
	maximum = 25.75 (4 samples)
Network latency average = 7.76741 (4 samples)
	minimum = 6 (4 samples)
	maximum = 25.5 (4 samples)
Flit latency average = 6.28889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 24.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00580334 (4 samples)
	minimum = 0.00312267 (4 samples)
	maximum = 0.0164502 (4 samples)
Accepted packet rate average = 0.00580334 (4 samples)
	minimum = 0.00312267 (4 samples)
	maximum = 0.0164502 (4 samples)
Injected flit rate average = 0.0128102 (4 samples)
	minimum = 0.00427941 (4 samples)
	maximum = 0.0349157 (4 samples)
Accepted flit rate average = 0.0128102 (4 samples)
	minimum = 0.00704265 (4 samples)
	maximum = 0.0358209 (4 samples)
Injected packet size average = 2.20739 (4 samples)
Accepted packet size average = 2.20739 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 139214 (inst/sec)
gpgpu_simulation_rate = 3230 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41996)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,41996)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,41996)
GPGPU-Sim uArch: cycles simulated: 42496  inst.: 1840456 (ipc=61.3) sim_rate=131461 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 06:59:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1221,41996), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1222,41996)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(26,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 44496  inst.: 1873597 (ipc=25.5) sim_rate=124906 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 06:59:56 2016
GPGPU-Sim uArch: cycles simulated: 46996  inst.: 1880439 (ipc=14.1) sim_rate=117527 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 06:59:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6942,41996), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6943,41996)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7122,41996), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7123,41996)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7178,41996), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7179,41996)
GPGPU-Sim uArch: cycles simulated: 49996  inst.: 1935276 (ipc=15.7) sim_rate=113839 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 06:59:58 2016
GPGPU-Sim uArch: cycles simulated: 52496  inst.: 1946278 (ipc=13.0) sim_rate=108126 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 06:59:59 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11439,41996), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11440,41996)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(28,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11721,41996), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11722,41996)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11791,41996), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11792,41996)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11962,41996), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11963,41996)
GPGPU-Sim uArch: cycles simulated: 55496  inst.: 1991625 (ipc=13.5) sim_rate=104822 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:00:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13553,41996), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13554,41996)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15468,41996), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15469,41996)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16149,41996), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16150,41996)
GPGPU-Sim uArch: cycles simulated: 58496  inst.: 2018171 (ipc=12.6) sim_rate=100908 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:00:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16634,41996), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16635,41996)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16970,41996), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16971,41996)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(41,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18114,41996), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18115,41996)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18726,41996), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18727,41996)
GPGPU-Sim uArch: cycles simulated: 60996  inst.: 2077992 (ipc=14.1) sim_rate=98952 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:00:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21091,41996), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21092,41996)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21849,41996), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21850,41996)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21900,41996), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21901,41996)
GPGPU-Sim uArch: cycles simulated: 63996  inst.: 2105511 (ipc=13.4) sim_rate=95705 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:00:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22038,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22884,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22957,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23215,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24038,41996), 2 CTAs running
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(43,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 66996  inst.: 2151050 (ipc=13.7) sim_rate=93523 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:00:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26409,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26826,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26914,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26983,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27861,41996), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 69996  inst.: 2185978 (ipc=13.4) sim_rate=91082 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:00:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28879,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30806,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30996,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31158,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31469,41996), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73496  inst.: 2225910 (ipc=13.2) sim_rate=89036 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:00:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32706,41996), 1 CTAs running
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(58,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32940,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33010,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33491,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33957,41996), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 76996  inst.: 2264029 (ipc=13.0) sim_rate=87078 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:00:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35765,41996), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36806,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37126,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37428,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37674,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38155,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38979,41996), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 81496  inst.: 2303854 (ipc=12.5) sim_rate=85327 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:00:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39606,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39653,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40567,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41722,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41892,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42875,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42941,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (43600,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 86496  inst.: 2325364 (ipc=11.6) sim_rate=83048 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:00:09 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46277,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(30,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46347,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46970,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47149,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49144,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51650,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54095,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 96496  inst.: 2351466 (ipc= 9.9) sim_rate=81085 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:00:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55410,41996), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55568,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (66079,41996), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 66080
gpu_sim_insn = 547599
gpu_ipc =       8.2869
gpu_tot_sim_cycle = 108076
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      21.8123
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 270
gpu_total_sim_rate=81289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2117, Miss = 862, Miss_rate = 0.407, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2350, Miss = 968, Miss_rate = 0.412, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2220, Miss = 903, Miss_rate = 0.407, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1960, Miss = 823, Miss_rate = 0.420, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1779, Miss = 704, Miss_rate = 0.396, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2892, Miss = 1158, Miss_rate = 0.400, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2028, Miss = 796, Miss_rate = 0.393, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2701, Miss = 1104, Miss_rate = 0.409, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2707, Miss = 1103, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1775, Miss = 736, Miss_rate = 0.415, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2319, Miss = 930, Miss_rate = 0.401, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2751, Miss = 1132, Miss_rate = 0.411, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2584, Miss = 1058, Miss_rate = 0.409, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2143, Miss = 890, Miss_rate = 0.415, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1867, Miss = 741, Miss_rate = 0.397, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 13908
	L1D_total_cache_miss_rate = 0.4067
	L1D_total_cache_pending_hits = 1038
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18765
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8586
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98910
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
539, 135, 606, 135, 593, 148, 580, 148, 554, 135, 606, 606, 135, 135, 135, 554, 103, 90, 103, 90, 103, 90, 103, 548, 90, 103, 103, 103, 509, 90, 496, 90, 75, 88, 75, 75, 481, 75, 88, 75, 75, 494, 507, 88, 75, 75, 533, 75, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 1734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5322
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:480	W0_Idle:422934	W0_Scoreboard:1714964	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42576 {8:5322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 723792 {136:5322,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 42 
maxdqlatency = 0 
maxmflatency = 294 
averagemflatency = 160 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 108038 
mrq_lat_table:3029 	20 	68 	193 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12969 	1556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14576 	33 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5091 	246 	0 	0 	0 	0 	0 	1 	6 	22 	54 	481 	5173 	3451 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	191 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        15        42        44        62        53         4         4         0         2 
dram[1]:         2         2        14        14        31        32        25        16        28        36        48        22         4         4         2         2 
dram[2]:         2         4        14        14        31        29        32        18        32        32        32        12         2         3         2         3 
dram[3]:         1         3        14        16        34        32        25        21        52        50        52        56         6         4         1         1 
dram[4]:         1         1        14        16        34        28        17        22        14        30        46        30         4         2         2         1 
dram[5]:         2         3        14        16        33        28        27        19        20        30        20        50         4         4         1         2 
maximum service time to same row:
dram[0]:     21532     28690     12029      5194     11297     12609      8646     10476      7485      7823     10357     15636     15690      7521      1791     39934 
dram[1]:     18050      6579     20992     20280     17996     15462     16409     17944      7680      8971     14558     12143     21256     16981     18925     32491 
dram[2]:     22175     11929     27419     26494     13686     15147     10556     18984     19515     11345     10690     13782     19826     10017     20135     13606 
dram[3]:     29277     29482     21563     16066     11739      6059     15358     18438     18215      6525      9495     19581     11376      9900     28996     16199 
dram[4]:     27209     26437     28053     15477      8657     28959     18840      9959     25315      6575     12847     18456     16927     17552     30521     30652 
dram[5]:      8635     54161     17786     10293     22542      6167     20719     14544     15016      6413     13081     14153     22672     14541     18223     21694 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.300000  5.000000  5.666667  3.800000 13.400000  6.900000  7.888889  5.428571  3.000000  2.750000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  3.500000  3.666667  7.400000  5.714286  6.875000  5.888889  5.071429  5.066667  5.071429  4.055555  2.125000  2.600000  1.250000  1.750000 
dram[2]:  1.500000  1.714286  4.250000  3.333333  5.428571  3.750000  4.583333  4.214286  5.666667  6.363636  5.071429  4.111111  1.600000  2.000000  1.250000  1.800000 
dram[3]:  1.000000  1.750000  3.285714  3.833333 10.250000  7.600000  7.285714  5.400000 12.600000  7.888889  8.500000  7.888889  1.777778  1.666667  1.000000  3.000000 
dram[4]:  1.000000  1.500000  4.400000  2.777778  7.000000  8.500000  3.666667  5.500000  5.142857  4.625000  6.363636  9.571428  1.727273  1.375000  2.500000  2.000000 
dram[5]:  1.500000  1.500000  2.875000  6.666667  9.250000  5.250000  7.285714  4.500000  8.500000  7.777778  5.461538 14.200000  2.500000  3.000000  1.200000  1.500000 
average row locality = 3349/704 = 4.757102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        31        32        33         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        17        32        31        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        16        16        30        32        31        32         4         4         0         0 
dram[3]:         0         0         0         0         2         0        16        15        30        34        32        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        15        16        32        33        32        32         4         2         0         0 
dram[5]:         0         0         0         0         2         1        15        16        32        32        32        32         4         2         0         0 
total reads: 1006
min_bank_accesses = 0!
chip skew: 168/167 = 1.01
average mf latency per bank:
dram[0]:        788       272       837       936      1782      1959       928       754       368       364       357       328       350       345       263       269
dram[1]:        163       270       779       683      1809      2004       876       795       344       359       375       319       318       334       272       268
dram[2]:         92       269      1063       598      1981      1848       793       770       365       350       306       324       271      2933       272       268
dram[3]:        273       268       665       672      1962      1923       818       808       344       353       363       360       288       341       275       264
dram[4]:        274       267       676       657      1836      2179       790       801       349       355       354       345       300       272       264       267
dram[5]:        269       271       679       746      1957      1907       901       797       338       353       327       302       240       289       273       269
maximum mf latency per bank:
dram[0]:        282       277       277       277       283       282       279       282       282       278       279       277       281       278       268       281
dram[1]:        279       279       282       280       281       277       277       277       277       280       287       288       280       282       280       280
dram[2]:        277       283       277       279       288       281       279       277       282       278       282       282       282       282       277       280
dram[3]:        277       282       282       282       282       286       277       277       282       282       277       281       282       282       277       277
dram[4]:        280       277       281       283       280       278       280       283       282       292       284       290       279       277       277       277
dram[5]:        277       277       285       277       278       283       294       283       277       285       277       278       277       277       281       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142657 n_nop=141534 n_act=107 n_pre=91 n_req=546 n_rd=758 n_write=167 bw_util=0.01297
n_activity=10145 dram_eff=0.1824
bk0: 12a 142496i bk1: 4a 142611i bk2: 30a 142570i bk3: 32a 142550i bk4: 86a 142263i bk5: 76a 142308i bk6: 72a 142144i bk7: 86a 141980i bk8: 70a 142035i bk9: 76a 141931i bk10: 78a 141910i bk11: 86a 141766i bk12: 16a 142465i bk13: 14a 142474i bk14: 4a 142626i bk15: 16a 142512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00405168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142657 n_nop=141442 n_act=129 n_pre=113 n_req=570 n_rd=806 n_write=167 bw_util=0.01364
n_activity=11143 dram_eff=0.1746
bk0: 10a 142579i bk1: 8a 142585i bk2: 42a 142444i bk3: 44a 142444i bk4: 72a 142390i bk5: 78a 142342i bk6: 78a 142142i bk7: 72a 142132i bk8: 78a 141851i bk9: 90a 141778i bk10: 82a 141808i bk11: 84a 141710i bk12: 26a 142361i bk13: 18a 142443i bk14: 10a 142540i bk15: 14a 142538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00597237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142657 n_nop=141405 n_act=144 n_pre=128 n_req=574 n_rd=812 n_write=168 bw_util=0.01374
n_activity=11705 dram_eff=0.1674
bk0: 6a 142608i bk1: 24a 142457i bk2: 34a 142509i bk3: 40a 142457i bk4: 74a 142347i bk5: 86a 142200i bk6: 78a 142029i bk7: 86a 141967i bk8: 76a 141911i bk9: 76a 141888i bk10: 80a 141832i bk11: 84a 141693i bk12: 24a 142320i bk13: 16a 142412i bk14: 10a 142531i bk15: 18a 142501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00703085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142657 n_nop=141543 n_act=99 n_pre=83 n_req=550 n_rd=764 n_write=168 bw_util=0.01307
n_activity=10222 dram_eff=0.1824
bk0: 4a 142607i bk1: 14a 142549i bk2: 46a 142414i bk3: 46a 142430i bk4: 78a 142391i bk5: 76a 142378i bk6: 70a 142177i bk7: 78a 142083i bk8: 66a 142031i bk9: 74a 141927i bk10: 72a 141953i bk11: 76a 141890i bk12: 24a 142350i bk13: 16a 142455i bk14: 12a 142487i bk15: 12a 142583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00510315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142657 n_nop=141467 n_act=125 n_pre=109 n_req=562 n_rd=788 n_write=168 bw_util=0.0134
n_activity=10886 dram_eff=0.1756
bk0: 4a 142606i bk1: 6a 142622i bk2: 44a 142484i bk3: 50a 142370i bk4: 80a 142349i bk5: 68a 142450i bk6: 80a 141986i bk7: 78a 142076i bk8: 80a 141778i bk9: 82a 141679i bk10: 76a 141856i bk11: 70a 141903i bk12: 30a 142284i bk13: 18a 142384i bk14: 10a 142572i bk15: 12a 142554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00731124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142657 n_nop=141547 n_act=100 n_pre=84 n_req=547 n_rd=758 n_write=168 bw_util=0.01298
n_activity=9982 dram_eff=0.1855
bk0: 12a 142544i bk1: 12a 142544i bk2: 46a 142384i bk3: 40a 142516i bk4: 70a 142428i bk5: 82a 142306i bk6: 72a 142171i bk7: 76a 142076i bk8: 72a 141973i bk9: 76a 141905i bk10: 78a 141853i bk11: 78a 141979i bk12: 12a 142502i bk13: 8a 142568i bk14: 12a 142510i bk15: 12a 142536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00440217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1255, Miss = 184, Miss_rate = 0.147, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 1201, Miss = 195, Miss_rate = 0.162, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1210, Miss = 199, Miss_rate = 0.164, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1209, Miss = 204, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 1212, Miss = 191, Miss_rate = 0.158, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 1445, Miss = 215, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1195, Miss = 186, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1175, Miss = 196, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 1196, Miss = 202, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1178, Miss = 192, Miss_rate = 0.163, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1160, Miss = 187, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1179, Miss = 192, Miss_rate = 0.163, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 14615
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1603
L2_total_cache_pending_hits = 29
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=36293
icnt_total_pkts_simt_to_mem=23803
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23982
	minimum = 6
	maximum = 21
Network latency average = 7.1802
	minimum = 6
	maximum = 21
Slowest packet = 10039
Flit latency average = 6.21877
	minimum = 6
	maximum = 17
Slowest flit = 22042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0130762
	minimum = 0.00901937 (at node 9)
	maximum = 0.0150575 (at node 20)
Accepted packet rate average = 0.0130762
	minimum = 0.00901937 (at node 9)
	maximum = 0.0150575 (at node 20)
Injected flit rate average = 0.026214
	minimum = 0.0149213 (at node 9)
	maximum = 0.0363045 (at node 20)
Accepted flit rate average= 0.026214
	minimum = 0.0214891 (at node 9)
	maximum = 0.0343372 (at node 8)
Injected packet length average = 2.00471
Accepted packet length average = 2.00471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.7758 (5 samples)
	minimum = 6 (5 samples)
	maximum = 24.8 (5 samples)
Network latency average = 7.64997 (5 samples)
	minimum = 6 (5 samples)
	maximum = 24.6 (5 samples)
Flit latency average = 6.27487 (5 samples)
	minimum = 6 (5 samples)
	maximum = 22.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00725791 (5 samples)
	minimum = 0.00430201 (5 samples)
	maximum = 0.0161716 (5 samples)
Accepted packet rate average = 0.00725791 (5 samples)
	minimum = 0.00430201 (5 samples)
	maximum = 0.0161716 (5 samples)
Injected flit rate average = 0.015491 (5 samples)
	minimum = 0.00640779 (5 samples)
	maximum = 0.0351935 (5 samples)
Accepted flit rate average = 0.015491 (5 samples)
	minimum = 0.00993194 (5 samples)
	maximum = 0.0355241 (5 samples)
Injected packet size average = 2.13436 (5 samples)
Accepted packet size average = 2.13436 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 81289 (inst/sec)
gpgpu_simulation_rate = 3726 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,108076)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,108076)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,108076)
GPGPU-Sim uArch: cycles simulated: 108576  inst.: 2382053 (ipc=49.3) sim_rate=79401 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:00:11 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,0,0) tid=(262,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2245,108076), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2246,108076)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2261,108076), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2262,108076)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2264,108076), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2265,108076)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2279,108076), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2280,108076)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2288,108076), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2289,108076)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2297,108076), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2298,108076)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2306,108076), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2307,108076)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2309,108076), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2310,108076)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2318,108076), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2319,108076)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2321,108076), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2322,108076)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2333,108076), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2334,108076)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2345,108076), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2346,108076)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2351,108076), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2352,108076)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2356,108076), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2357,108076)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2359,108076), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2360,108076)
GPGPU-Sim uArch: cycles simulated: 110576  inst.: 2500049 (ipc=57.1) sim_rate=80646 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:00:12 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(20,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4297,108076), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4298,108076)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4356,108076), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4357,108076)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4373,108076), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4374,108076)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4376,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4385,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4394,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4397,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4406,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4427,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4430,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4436,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4442,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4445,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4445,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4451,108076), 2 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(36,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 113076  inst.: 2636467 (ipc=55.8) sim_rate=82389 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:00:13 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(44,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6313,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6432,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6440,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6457,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6460,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6466,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6472,108076), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6488,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6512,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6515,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6521,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6527,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6533,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6541,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6544,108076), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 115576  inst.: 2779885 (ipc=56.3) sim_rate=84238 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:00:14 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(57,0,0) tid=(326,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8417,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8549,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8579,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8582,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8585,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8588,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8600,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8603,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8606,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8612,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8615,108076), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8624,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8630,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8633,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8639,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9645,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10521,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10669,108076), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 10670
gpu_sim_insn = 492696
gpu_ipc =      46.1758
gpu_tot_sim_cycle = 118746
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      24.0015
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 270
gpu_total_sim_rate=86366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2433, Miss = 1109, Miss_rate = 0.456, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2666, Miss = 1215, Miss_rate = 0.456, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2616, Miss = 1209, Miss_rate = 0.462, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2272, Miss = 1061, Miss_rate = 0.467, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2095, Miss = 953, Miss_rate = 0.455, Pending_hits = 113, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3212, Miss = 1407, Miss_rate = 0.438, Pending_hits = 111, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2408, Miss = 1088, Miss_rate = 0.452, Pending_hits = 116, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3057, Miss = 1382, Miss_rate = 0.452, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3027, Miss = 1354, Miss_rate = 0.447, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2087, Miss = 974, Miss_rate = 0.467, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2635, Miss = 1176, Miss_rate = 0.446, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3063, Miss = 1372, Miss_rate = 0.448, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2900, Miss = 1304, Miss_rate = 0.450, Pending_hits = 113, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2455, Miss = 1133, Miss_rate = 0.462, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2179, Miss = 985, Miss_rate = 0.452, Pending_hits = 110, Reservation_fails = 0
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 17722
	L1D_total_cache_miss_rate = 0.4532
	L1D_total_cache_pending_hits = 1538
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5822
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23707
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 112840
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
595, 191, 662, 191, 649, 204, 636, 204, 610, 191, 662, 662, 191, 178, 191, 610, 131, 118, 131, 118, 131, 118, 131, 576, 118, 131, 131, 131, 537, 118, 524, 118, 103, 116, 103, 103, 509, 103, 116, 103, 103, 522, 535, 116, 103, 103, 561, 103, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 1734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5822
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490	W0_Idle:441970	W0_Scoreboard:1936330	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46576 {8:5822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 791792 {136:5822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 42 
maxdqlatency = 0 
maxmflatency = 294 
averagemflatency = 157 
max_icnt2mem_latency = 98 
max_icnt2sh_latency = 118745 
mrq_lat_table:3029 	20 	68 	193 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17381 	1556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17631 	837 	526 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5586 	251 	0 	0 	0 	0 	0 	1 	6 	22 	54 	481 	5173 	7363 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	213 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        15        42        44        62        53         4         4         0         2 
dram[1]:         2         2        14        14        31        32        25        16        28        36        48        22         4         4         2         2 
dram[2]:         2         4        14        14        31        29        32        18        32        32        32        12         2         3         2         3 
dram[3]:         1         3        14        16        34        32        25        21        52        50        52        56         6         4         1         1 
dram[4]:         1         1        14        16        34        28        17        22        14        30        46        30         4         2         2         1 
dram[5]:         2         3        14        16        33        28        27        19        20        30        20        50         4         4         1         2 
maximum service time to same row:
dram[0]:     21532     28690     12029      5194     11297     12609      8646     10476      7485      7823     10357     15636     15690      7521      1791     39934 
dram[1]:     18050      6579     20992     20280     17996     15462     16409     17944      7680      8971     14558     12143     21256     16981     18925     32491 
dram[2]:     22175     11929     27419     26494     13686     15147     10556     18984     19515     11345     10690     13782     19826     10017     20135     13606 
dram[3]:     29277     29482     21563     16066     11739      6059     15358     18438     18215      6525      9495     19581     11376      9900     28996     16199 
dram[4]:     27209     26437     28053     15477      8657     28959     18840      9959     25315      6575     12847     18456     16927     17552     30521     30652 
dram[5]:      8635     54161     17786     10293     22542      6167     20719     14544     15016      6413     13081     14153     22672     14541     18223     21694 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.300000  5.000000  5.666667  3.800000 13.400000  6.900000  7.888889  5.428571  3.000000  2.750000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  3.500000  3.666667  7.400000  5.714286  6.875000  5.888889  5.071429  5.066667  5.071429  4.055555  2.125000  2.600000  1.250000  1.750000 
dram[2]:  1.500000  1.714286  4.250000  3.333333  5.428571  3.750000  4.583333  4.214286  5.666667  6.363636  5.071429  4.111111  1.600000  2.000000  1.250000  1.800000 
dram[3]:  1.000000  1.750000  3.285714  3.833333 10.250000  7.600000  7.285714  5.400000 12.600000  7.888889  8.500000  7.888889  1.777778  1.666667  1.000000  3.000000 
dram[4]:  1.000000  1.500000  4.400000  2.777778  7.000000  8.500000  3.666667  5.500000  5.142857  4.625000  6.363636  9.571428  1.727273  1.375000  2.500000  2.000000 
dram[5]:  1.500000  1.500000  2.875000  6.666667  9.250000  5.250000  7.285714  4.500000  8.500000  7.777778  5.461538 14.200000  2.500000  3.000000  1.200000  1.500000 
average row locality = 3349/704 = 4.757102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        31        32        33         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        17        32        31        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        16        16        30        32        31        32         4         4         0         0 
dram[3]:         0         0         0         0         2         0        16        15        30        34        32        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        15        16        32        33        32        32         4         2         0         0 
dram[5]:         0         0         0         0         2         1        15        16        32        32        32        32         4         2         0         0 
total reads: 1006
min_bank_accesses = 0!
chip skew: 168/167 = 1.01
average mf latency per bank:
dram[0]:        788       272      1355      1431      2346      2594      1099       918       368       364       357       328       350       345       263       269
dram[1]:        163       270      1148      1029      2483      2617      1033       955       344       359       375       319       318       334       272       268
dram[2]:         92       269      1520      1006      2630      2423       955       930       365       350       306       324       271     15350       272       268
dram[3]:        273       268       991      1048      2610      2565       995       973       344       353       363       360       288       341       275       264
dram[4]:        274       267      1019      1013      2444      2893       952       965       349       355       354       345       300       272       264       267
dram[5]:        269       271      1017      1190      2641      2498      1073       962       338       353       327       302       240       289       273       269
maximum mf latency per bank:
dram[0]:        282       277       277       277       283       282       279       282       282       278       279       277       281       278       268       281
dram[1]:        279       279       282       280       281       277       277       277       277       280       287       288       280       282       280       280
dram[2]:        277       283       277       279       288       281       279       277       282       278       282       282       282       282       277       280
dram[3]:        277       282       282       282       282       286       277       277       282       282       277       281       282       282       277       277
dram[4]:        280       277       281       283       280       278       280       283       282       292       284       290       279       277       277       277
dram[5]:        277       277       285       277       278       283       294       283       277       285       277       278       277       277       281       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156741 n_nop=155618 n_act=107 n_pre=91 n_req=546 n_rd=758 n_write=167 bw_util=0.0118
n_activity=10145 dram_eff=0.1824
bk0: 12a 156580i bk1: 4a 156695i bk2: 30a 156654i bk3: 32a 156634i bk4: 86a 156347i bk5: 76a 156392i bk6: 72a 156228i bk7: 86a 156064i bk8: 70a 156119i bk9: 76a 156015i bk10: 78a 155994i bk11: 86a 155850i bk12: 16a 156549i bk13: 14a 156558i bk14: 4a 156710i bk15: 16a 156596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00368761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156741 n_nop=155526 n_act=129 n_pre=113 n_req=570 n_rd=806 n_write=167 bw_util=0.01242
n_activity=11143 dram_eff=0.1746
bk0: 10a 156663i bk1: 8a 156669i bk2: 42a 156528i bk3: 44a 156528i bk4: 72a 156474i bk5: 78a 156426i bk6: 78a 156226i bk7: 72a 156216i bk8: 78a 155935i bk9: 90a 155862i bk10: 82a 155892i bk11: 84a 155794i bk12: 26a 156445i bk13: 18a 156527i bk14: 10a 156624i bk15: 14a 156622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00543572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156741 n_nop=155489 n_act=144 n_pre=128 n_req=574 n_rd=812 n_write=168 bw_util=0.0125
n_activity=11705 dram_eff=0.1674
bk0: 6a 156692i bk1: 24a 156541i bk2: 34a 156593i bk3: 40a 156541i bk4: 74a 156431i bk5: 86a 156284i bk6: 78a 156113i bk7: 86a 156051i bk8: 76a 155995i bk9: 76a 155972i bk10: 80a 155916i bk11: 84a 155777i bk12: 24a 156404i bk13: 16a 156496i bk14: 10a 156615i bk15: 18a 156585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00639909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156741 n_nop=155627 n_act=99 n_pre=83 n_req=550 n_rd=764 n_write=168 bw_util=0.01189
n_activity=10222 dram_eff=0.1824
bk0: 4a 156691i bk1: 14a 156633i bk2: 46a 156498i bk3: 46a 156514i bk4: 78a 156475i bk5: 76a 156462i bk6: 70a 156261i bk7: 78a 156167i bk8: 66a 156115i bk9: 74a 156011i bk10: 72a 156037i bk11: 76a 155974i bk12: 24a 156434i bk13: 16a 156539i bk14: 12a 156571i bk15: 12a 156667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0046446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156741 n_nop=155551 n_act=125 n_pre=109 n_req=562 n_rd=788 n_write=168 bw_util=0.0122
n_activity=10886 dram_eff=0.1756
bk0: 4a 156690i bk1: 6a 156706i bk2: 44a 156568i bk3: 50a 156454i bk4: 80a 156433i bk5: 68a 156534i bk6: 80a 156070i bk7: 78a 156160i bk8: 80a 155862i bk9: 82a 155763i bk10: 76a 155940i bk11: 70a 155987i bk12: 30a 156368i bk13: 18a 156468i bk14: 10a 156656i bk15: 12a 156638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00665429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156741 n_nop=155631 n_act=100 n_pre=84 n_req=547 n_rd=758 n_write=168 bw_util=0.01182
n_activity=9982 dram_eff=0.1855
bk0: 12a 156628i bk1: 12a 156628i bk2: 46a 156468i bk3: 40a 156600i bk4: 70a 156512i bk5: 82a 156390i bk6: 72a 156255i bk7: 76a 156160i bk8: 72a 156057i bk9: 76a 155989i bk10: 78a 155937i bk11: 78a 156063i bk12: 12a 156586i bk13: 8a 156652i bk14: 12a 156594i bk15: 12a 156620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00400661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 184, Miss_rate = 0.120, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 1491, Miss = 195, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1494, Miss = 199, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1488, Miss = 204, Miss_rate = 0.137, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 1495, Miss = 191, Miss_rate = 0.128, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 2707, Miss = 215, Miss_rate = 0.079, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1482, Miss = 186, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1462, Miss = 196, Miss_rate = 0.134, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 1482, Miss = 202, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1471, Miss = 192, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1447, Miss = 187, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1471, Miss = 192, Miss_rate = 0.131, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 19027
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1231
L2_total_cache_pending_hits = 29
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=42705
icnt_total_pkts_simt_to_mem=32127
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4714
	minimum = 6
	maximum = 95
Network latency average = 10.193
	minimum = 6
	maximum = 94
Slowest packet = 29352
Flit latency average = 10.1904
	minimum = 6
	maximum = 93
Slowest flit = 60370
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0306293
	minimum = 0.0261481 (at node 18)
	maximum = 0.118276 (at node 20)
Accepted packet rate average = 0.0306293
	minimum = 0.0261481 (at node 18)
	maximum = 0.118276 (at node 20)
Injected flit rate average = 0.0511507
	minimum = 0.0411434 (at node 18)
	maximum = 0.133271 (at node 20)
Accepted flit rate average= 0.0511507
	minimum = 0.0382381 (at node 3)
	maximum = 0.232802 (at node 20)
Injected packet length average = 1.66999
Accepted packet length average = 1.66999
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.22508 (6 samples)
	minimum = 6 (6 samples)
	maximum = 36.5 (6 samples)
Network latency average = 8.0738 (6 samples)
	minimum = 6 (6 samples)
	maximum = 36.1667 (6 samples)
Flit latency average = 6.92745 (6 samples)
	minimum = 6 (6 samples)
	maximum = 34.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0111531 (6 samples)
	minimum = 0.00794302 (6 samples)
	maximum = 0.0331889 (6 samples)
Accepted packet rate average = 0.0111531 (6 samples)
	minimum = 0.00794302 (6 samples)
	maximum = 0.0331889 (6 samples)
Injected flit rate average = 0.0214343 (6 samples)
	minimum = 0.0121971 (6 samples)
	maximum = 0.0515397 (6 samples)
Accepted flit rate average = 0.0214343 (6 samples)
	minimum = 0.0146496 (6 samples)
	maximum = 0.0684038 (6 samples)
Injected packet size average = 1.92181 (6 samples)
Accepted packet size average = 1.92181 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 86366 (inst/sec)
gpgpu_simulation_rate = 3598 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,118746)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,118746)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,118746)
GPGPU-Sim uArch: cycles simulated: 119746  inst.: 2864848 (ipc=14.8) sim_rate=84260 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:00:15 2016
GPGPU-Sim uArch: cycles simulated: 122746  inst.: 2889411 (ipc= 9.8) sim_rate=82554 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:00:16 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 125746  inst.: 2923639 (ipc=10.5) sim_rate=81212 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:00:17 2016
GPGPU-Sim uArch: cycles simulated: 127746  inst.: 2940424 (ipc=10.0) sim_rate=79470 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:00:18 2016
GPGPU-Sim uArch: cycles simulated: 129746  inst.: 2958921 (ipc= 9.9) sim_rate=77866 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:00:19 2016
GPGPU-Sim uArch: cycles simulated: 132246  inst.: 2985185 (ipc=10.0) sim_rate=76543 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:00:20 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 134746  inst.: 3007938 (ipc= 9.9) sim_rate=75198 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:00:21 2016
GPGPU-Sim uArch: cycles simulated: 136746  inst.: 3027847 (ipc= 9.9) sim_rate=73849 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:00:22 2016
GPGPU-Sim uArch: cycles simulated: 139246  inst.: 3055708 (ipc=10.0) sim_rate=72754 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:00:23 2016
GPGPU-Sim uArch: cycles simulated: 142246  inst.: 3080711 (ipc= 9.8) sim_rate=71644 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:00:24 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(10,0,0) tid=(272,0,0)
GPGPU-Sim uArch: cycles simulated: 144746  inst.: 3107150 (ipc= 9.9) sim_rate=70617 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:00:25 2016
GPGPU-Sim uArch: cycles simulated: 147246  inst.: 3127135 (ipc= 9.7) sim_rate=69491 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:00:26 2016
GPGPU-Sim uArch: cycles simulated: 149746  inst.: 3151923 (ipc= 9.7) sim_rate=68520 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:00:27 2016
GPGPU-Sim uArch: cycles simulated: 152746  inst.: 3179979 (ipc= 9.7) sim_rate=67659 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:00:28 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(10,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 155246  inst.: 3204702 (ipc= 9.7) sim_rate=66764 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:00:29 2016
GPGPU-Sim uArch: cycles simulated: 158246  inst.: 3234727 (ipc= 9.7) sim_rate=66014 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:00:30 2016
GPGPU-Sim uArch: cycles simulated: 160746  inst.: 3258934 (ipc= 9.7) sim_rate=65178 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:00:31 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(8,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 163746  inst.: 3285557 (ipc= 9.7) sim_rate=64422 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:00:32 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (47058,118746), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(47059,118746)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (47179,118746), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(47180,118746)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47402,118746), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(47403,118746)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47779,118746), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47780,118746)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47807,118746), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47808,118746)
GPGPU-Sim uArch: cycles simulated: 166746  inst.: 3314701 (ipc= 9.7) sim_rate=63744 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:00:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48092,118746), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48093,118746)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48444,118746), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(48445,118746)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49069,118746), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49070,118746)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49093,118746), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49094,118746)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49673,118746), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49674,118746)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49858,118746), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49859,118746)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50416,118746), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50417,118746)
GPGPU-Sim uArch: cycles simulated: 169246  inst.: 3336794 (ipc= 9.6) sim_rate=62958 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:00:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50568,118746), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50569,118746)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50589,118746), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50590,118746)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52695,118746), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52696,118746)
GPGPU-Sim uArch: cycles simulated: 171746  inst.: 3360901 (ipc= 9.6) sim_rate=62238 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:00:35 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(15,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 174246  inst.: 3386276 (ipc= 9.7) sim_rate=61568 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:00:36 2016
GPGPU-Sim uArch: cycles simulated: 176746  inst.: 3410428 (ipc= 9.7) sim_rate=60900 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:00:37 2016
GPGPU-Sim uArch: cycles simulated: 179246  inst.: 3435375 (ipc= 9.7) sim_rate=60269 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:00:38 2016
GPGPU-Sim uArch: cycles simulated: 181746  inst.: 3458217 (ipc= 9.7) sim_rate=59624 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:00:39 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(27,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 184246  inst.: 3482146 (ipc= 9.6) sim_rate=59019 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:00:40 2016
GPGPU-Sim uArch: cycles simulated: 186746  inst.: 3507264 (ipc= 9.7) sim_rate=58454 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:00:41 2016
GPGPU-Sim uArch: cycles simulated: 189746  inst.: 3534227 (ipc= 9.6) sim_rate=57938 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:00:42 2016
GPGPU-Sim uArch: cycles simulated: 192246  inst.: 3558410 (ipc= 9.6) sim_rate=57393 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:00:43 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(20,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 195246  inst.: 3583984 (ipc= 9.6) sim_rate=56888 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:00:44 2016
GPGPU-Sim uArch: cycles simulated: 198246  inst.: 3608984 (ipc= 9.5) sim_rate=56390 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:00:45 2016
GPGPU-Sim uArch: cycles simulated: 200746  inst.: 3630923 (ipc= 9.5) sim_rate=55860 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:00:46 2016
GPGPU-Sim uArch: cycles simulated: 203746  inst.: 3657278 (ipc= 9.5) sim_rate=55413 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:00:47 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(28,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 206746  inst.: 3682547 (ipc= 9.5) sim_rate=54963 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:00:48 2016
GPGPU-Sim uArch: cycles simulated: 209246  inst.: 3705442 (ipc= 9.5) sim_rate=54491 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:00:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91879,118746), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(91880,118746)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (92938,118746), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(92939,118746)
GPGPU-Sim uArch: cycles simulated: 211746  inst.: 3730513 (ipc= 9.5) sim_rate=54065 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:00:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (93391,118746), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(93392,118746)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(25,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 214746  inst.: 3759215 (ipc= 9.5) sim_rate=53703 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:00:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (96074,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (96345,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96813,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (97132,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (97922,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98311,118746), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 217246  inst.: 3782685 (ipc= 9.5) sim_rate=53277 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:00:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (98898,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (99491,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (99525,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (99589,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (99708,118746), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 220246  inst.: 3808275 (ipc= 9.4) sim_rate=52892 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:00:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103025,118746), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 223246  inst.: 3835992 (ipc= 9.4) sim_rate=52547 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:00:54 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(36,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 226246  inst.: 3862153 (ipc= 9.4) sim_rate=52191 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:00:55 2016
GPGPU-Sim uArch: cycles simulated: 229246  inst.: 3890912 (ipc= 9.4) sim_rate=51878 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:00:56 2016
GPGPU-Sim uArch: cycles simulated: 231746  inst.: 3911117 (ipc= 9.4) sim_rate=51462 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:00:57 2016
GPGPU-Sim uArch: cycles simulated: 234746  inst.: 3939068 (ipc= 9.4) sim_rate=51156 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:00:58 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(35,0,0) tid=(313,0,0)
GPGPU-Sim uArch: cycles simulated: 237746  inst.: 3965977 (ipc= 9.4) sim_rate=50845 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:00:59 2016
GPGPU-Sim uArch: cycles simulated: 240746  inst.: 3994028 (ipc= 9.4) sim_rate=50557 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:01:00 2016
GPGPU-Sim uArch: cycles simulated: 243746  inst.: 4020237 (ipc= 9.4) sim_rate=50252 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:01:01 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 246246  inst.: 4041829 (ipc= 9.3) sim_rate=49899 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:01:02 2016
GPGPU-Sim uArch: cycles simulated: 249246  inst.: 4069062 (ipc= 9.3) sim_rate=49622 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:01:03 2016
GPGPU-Sim uArch: cycles simulated: 251746  inst.: 4091635 (ipc= 9.3) sim_rate=49296 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:01:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (133060,118746), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 254746  inst.: 4118343 (ipc= 9.3) sim_rate=49027 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:01:05 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(57,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 257246  inst.: 4140427 (ipc= 9.3) sim_rate=48710 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:01:06 2016
GPGPU-Sim uArch: cycles simulated: 260246  inst.: 4168661 (ipc= 9.3) sim_rate=48472 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:01:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (141909,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (142327,118746), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (143548,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (143655,118746), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 262746  inst.: 4191086 (ipc= 9.3) sim_rate=48173 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:01:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (144781,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (144941,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145168,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (146082,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (146796,118746), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 265746  inst.: 4217590 (ipc= 9.3) sim_rate=47927 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:01:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (147148,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (147676,118746), 1 CTAs running
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(54,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148542,118746), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (149513,118746), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 269246  inst.: 4248771 (ipc= 9.3) sim_rate=47739 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:01:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (150805,118746), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 272746  inst.: 4281048 (ipc= 9.3) sim_rate=47567 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:01:11 2016
GPGPU-Sim uArch: cycles simulated: 276246  inst.: 4315218 (ipc= 9.3) sim_rate=47419 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:01:12 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(45,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 279746  inst.: 4347286 (ipc= 9.3) sim_rate=47253 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:01:13 2016
GPGPU-Sim uArch: cycles simulated: 283246  inst.: 4380758 (ipc= 9.3) sim_rate=47104 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:01:14 2016
GPGPU-Sim uArch: cycles simulated: 286746  inst.: 4414697 (ipc= 9.3) sim_rate=46964 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:01:15 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(45,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 290246  inst.: 4447085 (ipc= 9.3) sim_rate=46811 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:01:16 2016
GPGPU-Sim uArch: cycles simulated: 293746  inst.: 4477149 (ipc= 9.3) sim_rate=46636 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:01:17 2016
GPGPU-Sim uArch: cycles simulated: 297246  inst.: 4509600 (ipc= 9.3) sim_rate=46490 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:01:18 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(54,0,0) tid=(361,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (179718,118746), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 300746  inst.: 4541549 (ipc= 9.3) sim_rate=46342 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:01:19 2016
GPGPU-Sim uArch: cycles simulated: 304246  inst.: 4570837 (ipc= 9.3) sim_rate=46170 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:01:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (189180,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 308246  inst.: 4598624 (ipc= 9.2) sim_rate=45986 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:01:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (189951,118746), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(62,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (191643,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (192525,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (192834,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (192883,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (193356,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (193603,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (193807,118746), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 312746  inst.: 4621075 (ipc= 9.1) sim_rate=45753 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:01:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (194210,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (194435,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (195432,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (196764,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (199961,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (202225,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 322246  inst.: 4640806 (ipc= 8.8) sim_rate=45498 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:01:23 2016
GPGPU-Sim uArch: cycles simulated: 335746  inst.: 4654302 (ipc= 8.3) sim_rate=45187 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:01:24 2016
GPGPU-Sim uArch: cycles simulated: 349246  inst.: 4670384 (ipc= 7.9) sim_rate=44907 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:01:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (237675,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (240032,118746), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 240033
gpu_sim_insn = 1823993
gpu_ipc =       7.5989
gpu_tot_sim_cycle = 358779
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      13.0277
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 2322
gpu_total_sim_rate=44943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 20943, Miss = 10442, Miss_rate = 0.499, Pending_hits = 125, Reservation_fails = 0
	L1D_cache_core[1]: Access = 20759, Miss = 10130, Miss_rate = 0.488, Pending_hits = 127, Reservation_fails = 0
	L1D_cache_core[2]: Access = 22135, Miss = 11145, Miss_rate = 0.504, Pending_hits = 139, Reservation_fails = 0
	L1D_cache_core[3]: Access = 20693, Miss = 10317, Miss_rate = 0.499, Pending_hits = 119, Reservation_fails = 3
	L1D_cache_core[4]: Access = 20334, Miss = 9911, Miss_rate = 0.487, Pending_hits = 145, Reservation_fails = 0
	L1D_cache_core[5]: Access = 20405, Miss = 9969, Miss_rate = 0.489, Pending_hits = 133, Reservation_fails = 0
	L1D_cache_core[6]: Access = 24450, Miss = 12002, Miss_rate = 0.491, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[7]: Access = 21949, Miss = 10921, Miss_rate = 0.498, Pending_hits = 131, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20754, Miss = 10174, Miss_rate = 0.490, Pending_hits = 127, Reservation_fails = 0
	L1D_cache_core[9]: Access = 19879, Miss = 9794, Miss_rate = 0.493, Pending_hits = 116, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20402, Miss = 10090, Miss_rate = 0.495, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[11]: Access = 21929, Miss = 10912, Miss_rate = 0.498, Pending_hits = 122, Reservation_fails = 0
	L1D_cache_core[12]: Access = 23095, Miss = 11502, Miss_rate = 0.498, Pending_hits = 155, Reservation_fails = 0
	L1D_cache_core[13]: Access = 24735, Miss = 12356, Miss_rate = 0.500, Pending_hits = 133, Reservation_fails = 0
	L1D_cache_core[14]: Access = 21877, Miss = 11007, Miss_rate = 0.503, Pending_hits = 146, Reservation_fails = 9
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 160672
	L1D_total_cache_miss_rate = 0.4954
	L1D_total_cache_pending_hits = 1976
	L1D_total_cache_reservation_fails = 12
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48661
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60673
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 353883
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1541, 1055, 1582, 1111, 1595, 1150, 1124, 1150, 1556, 1137, 1582, 1582, 1077, 1072, 1111, 1556, 604, 565, 604, 550, 552, 565, 604, 1049, 591, 604, 604, 563, 1010, 591, 997, 550, 576, 589, 550, 524, 982, 531, 563, 550, 561, 995, 1008, 589, 550, 550, 978, 550, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 170400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48661
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 170400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3761	W0_Idle:793497	W0_Scoreboard:7144963	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 389288 {8:48661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6617896 {136:48661,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 371 
averagemflatency = 152 
max_icnt2mem_latency = 98 
max_icnt2sh_latency = 358778 
mrq_lat_table:8559 	318 	76 	237 	564 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155191 	7819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128581 	33181 	1305 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29124 	18102 	1450 	0 	0 	0 	0 	1 	6 	22 	54 	481 	5173 	13913 	67353 	27331 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	693 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        14        14        14        32        32        20        15        42        44        62        53        13        13        17        12 
dram[1]:        10        14        14        14        31        32        25        16        28        36        48        22         9        10         9        12 
dram[2]:        11        10        14        14        31        29        32        18        32        32        32        13        12         8        13         8 
dram[3]:        11         8        14        16        34        32        25        21        52        50        52        56        14         9        12        12 
dram[4]:        12        12        14        16        34        28        17        22        14        30        46        30        13        13        12         8 
dram[5]:        17         8        14        16        33        28        27        19        20        30        20        50         8        11         9         8 
maximum service time to same row:
dram[0]:     58164     57583     35013     29237     22947     24977     46949     38002     46853     39184     41445     45713     46200     45622     51968     47269 
dram[1]:     52044     60343     36160     38822     45794     20055     51700     46601     33996     47435     42757     48003     43929     58322     45432     44185 
dram[2]:     64837     47767     39028     26494     16418     38253     63081     50640     35721     44830     43705     57516     45788     47463     51966     60357 
dram[3]:     50162     49562     30006     45675     21766     33645     26994     38002     38681     44696     50435     45062     44655     62184     46874     61740 
dram[4]:     51425     49707     28053     36235     43993     37034     30833     44740     37316     51442     45817     53133     62166     50559     51250     50704 
dram[5]:     55135     54161     43040     20922     32585     35159     46402     45607     39734     43445     46845     38851     58319     51240     49026     53218 
average row accesses per activate:
dram[0]:  2.842105  4.187500  2.205882  2.575758  2.488372  2.743590  3.421053  2.822222  5.307693  3.750000  3.725000  3.244444  2.933333  2.305556  2.793103  2.928571 
dram[1]:  3.350000  3.687500  2.051282  2.548387  2.967742  3.000000  3.937500  3.351351  3.783784  3.547619  2.865385  2.979592  2.485714  2.485714  2.607143  2.297297 
dram[2]:  2.888889  3.437500  2.548387  2.352941  2.414634  2.757576  3.870968  3.189189  3.941176  3.810811  3.020408  3.261905  2.965517  2.263158  3.700000  2.517241 
dram[3]:  3.357143  3.000000  2.437500  2.625000  3.500000  3.437500  4.310345  3.444444  5.500000  3.613636  3.425000  3.022222  2.735294  2.411765  2.219512  2.500000 
dram[4]:  2.818182  3.142857  1.956522  2.285714  3.233333  2.775000  3.195122  3.866667  4.088235  3.945946  3.043478  3.209302  2.288889  2.146342  3.458333  2.171429 
dram[5]:  5.272727  3.210526  2.130435  2.600000  5.000000  2.937500  3.806452  3.542857  4.793103  4.216216  3.166667  4.393939  2.633333  2.424242  2.424242  2.275862 
average row locality = 9782/3188 = 3.068382
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        64        76       102       101       115       111       106        88       117       113        84        79        81        82 
dram[1]:        67        59        69        72        90        80       110       107       108       117       116       114        83        83        73        85 
dram[2]:        52        55        70        75        94        87       104       102       102       109       116       105        82        82        74        73 
dram[3]:        47        63        71        73        99       106       109       108       100       125       105       102        89        80        91        70 
dram[4]:        62        66        82        72        90       105       115       100       107       113       108       106        99        86        83        76 
dram[5]:        58        61        88        80        95        89       102       108       107       124       120       113        75        78        80        66 
total reads: 8607
bank skew: 125/47 = 2.66
chip skew: 1470/1382 = 1.06
number of total write accesses:
dram[0]:         0         0        11         9         5         6        15        16        32        32        32        33         4         4         0         0 
dram[1]:         0         0        11         7         2         4        16        17        32        32        33        32         4         4         0         0 
dram[2]:         0         0         9         5         5         4        16        16        32        32        32        32         4         4         0         0 
dram[3]:         0         0         7        11         6         4        16        16        32        34        32        34         4         2         0         0 
dram[4]:         0         0         8         8         7         6        16        16        32        33        32        32         4         2         0         0 
dram[5]:         0         0        10        11         5         5        16        16        32        32        32        32         4         2         0         0 
total reads: 1175
min_bank_accesses = 0!
chip skew: 199/191 = 1.04
average mf latency per bank:
dram[0]:        328       278       655       646      7289      7948      4032      4112      2042      2274      1927      1859       630       596       273       274
dram[1]:        267       276       653       640      8581      9893      4203      4205      2143      2069      1878      1968       610       599       277       278
dram[2]:        265       283       708       636      8734      9084      4317      4456      2100      2028      1924      2034       644      2525       273       275
dram[3]:        283       276       651       648      8104      7624      4159      4118      2105      1769      2084      2069       565       454       279       281
dram[4]:        277       275       602       694      8711      7412      4030      4519      1958      1926      1990      2050       539       486       277       280
dram[5]:        272       275       576       631      8689      8910      4318      4163      1997      1846      1892      1918       673       477       277       278
maximum mf latency per bank:
dram[0]:        302       347       303       371       306       298       340       360       314       307       308       348       302       297       302       334
dram[1]:        299       300       299       299       307       292       315       311       295       308       312       304       306       320       295       325
dram[2]:        324       343       316       310       317       312       301       324       295       304       308       300       301       305       288       303
dram[3]:        308       327       300       307       310       317       317       328       309       304       300       305       296       300       311       308
dram[4]:        321       360       322       301       336       342       354       333       305       312       321       322       310       309       304       297
dram[5]:        297       310       311       313       311       299       331       296       313       305       311       308       296       301       309       305

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473584 n_nop=469426 n_act=533 n_pre=517 n_req=1639 n_rd=2880 n_write=228 bw_util=0.01313
n_activity=36965 dram_eff=0.1682
bk0: 108a 472886i bk1: 134a 472930i bk2: 128a 472454i bk3: 152a 472362i bk4: 204a 472111i bk5: 202a 472174i bk6: 230a 471941i bk7: 222a 471759i bk8: 212a 472064i bk9: 176a 472057i bk10: 234a 471693i bk11: 226a 471556i bk12: 168a 472394i bk13: 158a 472279i bk14: 162a 472490i bk15: 164a 472512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00740312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473584 n_nop=469420 n_act=549 n_pre=533 n_req=1627 n_rd=2866 n_write=216 bw_util=0.01302
n_activity=37649 dram_eff=0.1637
bk0: 134a 472799i bk1: 118a 472960i bk2: 138a 472219i bk3: 144a 472430i bk4: 180a 472401i bk5: 160a 472519i bk6: 220a 472142i bk7: 214a 472038i bk8: 216a 471909i bk9: 234a 471721i bk10: 232a 471422i bk11: 228a 471513i bk12: 166a 472294i bk13: 166a 472302i bk14: 146a 472530i bk15: 170a 472235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00662818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473584 n_nop=469587 n_act=519 n_pre=503 n_req=1573 n_rd=2764 n_write=211 bw_util=0.01256
n_activity=35984 dram_eff=0.1654
bk0: 104a 472926i bk1: 110a 472954i bk2: 140a 472448i bk3: 150a 472392i bk4: 188a 472136i bk5: 174a 472354i bk6: 208a 472170i bk7: 204a 472020i bk8: 204a 471985i bk9: 218a 471856i bk10: 232a 471514i bk11: 210a 471707i bk12: 164a 472440i bk13: 164a 472202i bk14: 148a 472736i bk15: 146a 472544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00753826
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473584 n_nop=469468 n_act=516 n_pre=500 n_req=1636 n_rd=2876 n_write=224 bw_util=0.01309
n_activity=36420 dram_eff=0.1702
bk0: 94a 473001i bk1: 126a 472792i bk2: 142a 472474i bk3: 146a 472365i bk4: 198a 472380i bk5: 212a 472285i bk6: 218a 472218i bk7: 216a 472028i bk8: 200a 472155i bk9: 250a 471606i bk10: 210a 471760i bk11: 204a 471634i bk12: 178a 472288i bk13: 160a 472361i bk14: 182a 472138i bk15: 140a 472511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00727221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473584 n_nop=469297 n_act=570 n_pre=554 n_req=1666 n_rd=2940 n_write=223 bw_util=0.01336
n_activity=38328 dram_eff=0.165
bk0: 124a 472760i bk1: 132a 472769i bk2: 164a 472056i bk3: 144a 472310i bk4: 180a 472355i bk5: 210a 472065i bk6: 230a 471812i bk7: 200a 472151i bk8: 214a 471888i bk9: 226a 471749i bk10: 216a 471592i bk11: 212a 471606i bk12: 198a 471999i bk13: 172a 472164i bk14: 166a 472611i bk15: 152a 472401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00839133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473584 n_nop=469485 n_act=501 n_pre=485 n_req=1641 n_rd=2888 n_write=225 bw_util=0.01315
n_activity=35833 dram_eff=0.1738
bk0: 116a 473071i bk1: 122a 472886i bk2: 176a 471973i bk3: 160a 472293i bk4: 190a 472626i bk5: 178a 472386i bk6: 204a 472149i bk7: 216a 472113i bk8: 214a 472061i bk9: 248a 471756i bk10: 240a 471526i bk11: 226a 471884i bk12: 150a 472459i bk13: 156a 472385i bk14: 160a 472368i bk15: 132a 472552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00693647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13208, Miss = 723, Miss_rate = 0.055, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 13510, Miss = 717, Miss_rate = 0.053, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 13410, Miss = 716, Miss_rate = 0.053, Pending_hits = 5, Reservation_fails = 108
L2_cache_bank[3]: Access = 13684, Miss = 717, Miss_rate = 0.052, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 13769, Miss = 694, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 14542, Miss = 688, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 13588, Miss = 711, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 13333, Miss = 727, Miss_rate = 0.055, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 13551, Miss = 746, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 13389, Miss = 724, Miss_rate = 0.054, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 13699, Miss = 725, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13417, Miss = 719, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 163100
L2_total_cache_misses = 8607
L2_total_cache_miss_rate = 0.0528
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1014
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=358134
icnt_total_pkts_simt_to_mem=277541
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.81312
	minimum = 6
	maximum = 61
Network latency average = 9.07492
	minimum = 6
	maximum = 57
Slowest packet = 214052
Flit latency average = 8.74243
	minimum = 6
	maximum = 53
Slowest flit = 417707
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444609
	minimum = 0.0359659 (at node 5)
	maximum = 0.0511346 (at node 19)
Accepted packet rate average = 0.0444609
	minimum = 0.0359659 (at node 5)
	maximum = 0.0511346 (at node 19)
Injected flit rate average = 0.0865379
	minimum = 0.0611999 (at node 5)
	maximum = 0.112884 (at node 18)
Accepted flit rate average= 0.0865379
	minimum = 0.0790933 (at node 5)
	maximum = 0.102573 (at node 13)
Injected packet length average = 1.94638
Accepted packet length average = 1.94638
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.45194 (7 samples)
	minimum = 6 (7 samples)
	maximum = 40 (7 samples)
Network latency average = 8.21682 (7 samples)
	minimum = 6 (7 samples)
	maximum = 39.1429 (7 samples)
Flit latency average = 7.18673 (7 samples)
	minimum = 6 (7 samples)
	maximum = 37.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0159114 (7 samples)
	minimum = 0.0119463 (7 samples)
	maximum = 0.0357526 (7 samples)
Accepted packet rate average = 0.0159114 (7 samples)
	minimum = 0.0119463 (7 samples)
	maximum = 0.0357526 (7 samples)
Injected flit rate average = 0.0307348 (7 samples)
	minimum = 0.0191975 (7 samples)
	maximum = 0.0603032 (7 samples)
Accepted flit rate average = 0.0307348 (7 samples)
	minimum = 0.0238559 (7 samples)
	maximum = 0.0732852 (7 samples)
Injected packet size average = 1.93162 (7 samples)
Accepted packet size average = 1.93162 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 44943 (inst/sec)
gpgpu_simulation_rate = 3449 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,358779)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,358779)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,358779)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,358779)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 359279  inst.: 4705782 (ipc=63.4) sim_rate=44816 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:01:26 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,0,0) tid=(334,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2296,358779), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2297,358779)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2320,358779), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2321,358779)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2323,358779), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2324,358779)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2326,358779), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2327,358779)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2329,358779), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2330,358779)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2335,358779), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2336,358779)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2338,358779), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2339,358779)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2344,358779), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2345,358779)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2347,358779), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2348,358779)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2365,358779), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2366,358779)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2371,358779), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2372,358779)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2374,358779), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2375,358779)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2385,358779), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2386,358779)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2394,358779), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2395,358779)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2397,358779), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2398,358779)
GPGPU-Sim uArch: cycles simulated: 361279  inst.: 4878542 (ipc=81.8) sim_rate=46023 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:01:27 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(23,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(24,0,0) tid=(343,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4396,358779), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4397,358779)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4419,358779), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4420,358779)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4422,358779), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4423,358779)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4425,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4428,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4431,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4434,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4437,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4461,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4464,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4470,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4476,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4482,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4491,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4494,358779), 2 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(33,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 363779  inst.: 5077947 (ipc=80.8) sim_rate=47457 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:01:28 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(40,0,0) tid=(442,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6500,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6526,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6529,358779), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6532,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6535,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6538,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6541,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6544,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6562,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6574,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6582,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6585,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6597,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6611,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6614,358779), 1 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(51,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 366279  inst.: 5293854 (ipc=82.6) sim_rate=49017 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:01:29 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(54,0,0) tid=(414,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8616,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8619,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8625,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8628,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8643,358779), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8652,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8655,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8661,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8676,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8682,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8685,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8691,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8697,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8700,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8703,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9679,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10710,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10713,358779), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 10714
gpu_sim_insn = 731316
gpu_ipc =      68.2580
gpu_tot_sim_cycle = 369493
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      14.6292
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 2322
gpu_total_sim_rate=50049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 21263, Miss = 10687, Miss_rate = 0.503, Pending_hits = 157, Reservation_fails = 0
	L1D_cache_core[1]: Access = 21159, Miss = 10442, Miss_rate = 0.494, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[2]: Access = 22535, Miss = 11451, Miss_rate = 0.508, Pending_hits = 179, Reservation_fails = 0
	L1D_cache_core[3]: Access = 21013, Miss = 10566, Miss_rate = 0.503, Pending_hits = 151, Reservation_fails = 3
	L1D_cache_core[4]: Access = 20694, Miss = 10191, Miss_rate = 0.492, Pending_hits = 181, Reservation_fails = 0
	L1D_cache_core[5]: Access = 20725, Miss = 10217, Miss_rate = 0.493, Pending_hits = 165, Reservation_fails = 0
	L1D_cache_core[6]: Access = 24770, Miss = 12254, Miss_rate = 0.495, Pending_hits = 176, Reservation_fails = 0
	L1D_cache_core[7]: Access = 22269, Miss = 11174, Miss_rate = 0.502, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[8]: Access = 21074, Miss = 10425, Miss_rate = 0.495, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20199, Miss = 10038, Miss_rate = 0.497, Pending_hits = 148, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20722, Miss = 10338, Miss_rate = 0.499, Pending_hits = 146, Reservation_fails = 0
	L1D_cache_core[11]: Access = 22249, Miss = 11162, Miss_rate = 0.502, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[12]: Access = 23415, Miss = 11752, Miss_rate = 0.502, Pending_hits = 187, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25055, Miss = 12608, Miss_rate = 0.503, Pending_hits = 165, Reservation_fails = 0
	L1D_cache_core[14]: Access = 22197, Miss = 11254, Miss_rate = 0.507, Pending_hits = 178, Reservation_fails = 9
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 164559
	L1D_total_cache_miss_rate = 0.4997
	L1D_total_cache_pending_hits = 2476
	L1D_total_cache_reservation_fails = 12
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65681
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367923
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1597, 1111, 1638, 1167, 1651, 1206, 1180, 1206, 1612, 1193, 1638, 1638, 1133, 1128, 1167, 1612, 632, 593, 632, 578, 580, 593, 632, 1077, 619, 632, 632, 591, 1038, 619, 1025, 578, 604, 617, 578, 552, 1010, 559, 591, 578, 589, 1023, 1036, 617, 578, 578, 1006, 578, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 170400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49161
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 170400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3761	W0_Idle:812566	W0_Scoreboard:7368174	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 393288 {8:49161,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6685896 {136:49161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 371 
averagemflatency = 152 
max_icnt2mem_latency = 98 
max_icnt2sh_latency = 369492 
mrq_lat_table:8647 	319 	83 	297 	622 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159572 	7938 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	131252 	33780 	2474 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29619 	18107 	1450 	0 	0 	0 	0 	1 	6 	22 	54 	481 	5173 	13913 	67353 	31331 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	715 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        14        14        14        32        32        20        15        42        44        62        53        13        13        17        12 
dram[1]:        10        14        14        14        31        32        25        16        28        36        48        22         9        10         9        12 
dram[2]:        11        10        14        14        31        29        32        18        32        32        32        13        12         8        13         8 
dram[3]:        11         8        14        16        34        32        25        21        52        50        52        56        14         9        12        12 
dram[4]:        12        12        14        16        34        28        17        22        14        30        46        30        13        13        12         8 
dram[5]:        17         8        14        16        33        28        27        19        20        30        20        50         8        11         9         8 
maximum service time to same row:
dram[0]:     58164     57583     35013     29237     22947     24977     46949     38002     46853     39184     41445     45713     46200     45622     51968     47269 
dram[1]:     52044     60343     36160     38822     45794     20055     51700     46601     33996     47435     42757     48003     43929     58322     45432     44185 
dram[2]:     64837     47767     39028     26494     16418     38253     63081     50640     35721     44830     43705     57516     45788     47463     51966     60357 
dram[3]:     50162     49562     30006     45675     21766     33645     26994     38002     38681     44696     50435     45062     44655     62184     46874     61740 
dram[4]:     51425     49707     28053     36235     43993     37034     30833     44740     37316     51442     45817     53133     62166     50559     51250     50704 
dram[5]:     55135     54161     43040     20922     32585     35159     46402     45607     39734     43445     46845     38851     58319     51240     49026     53218 
average row accesses per activate:
dram[0]:  2.842105  4.187500  2.911765  3.212121  2.488372  2.743590  3.421053  2.822222  5.307693  3.750000  3.725000  3.244444  2.933333  2.305556  2.793103  2.928571 
dram[1]:  3.350000  3.687500  2.743590  3.032258  2.967742  3.000000  3.937500  3.351351  3.783784  3.547619  2.865385  2.979592  2.485714  2.485714  2.607143  2.297297 
dram[2]:  2.888889  3.437500  3.322581  2.705882  2.414634  2.757576  3.870968  3.189189  3.941176  3.810811  3.020408  3.261905  2.965517  2.263158  3.700000  2.517241 
dram[3]:  3.357143  3.000000  3.093750  3.468750  3.500000  3.437500  4.310345  3.444444  5.500000  3.613636  3.425000  3.022222  2.735294  2.411765  2.219512  2.500000 
dram[4]:  2.818182  3.142857  2.282609  2.628572  3.233333  2.775000  3.195122  3.866667  4.088235  3.945946  3.043478  3.209302  2.288889  2.146342  3.458333  2.171429 
dram[5]:  5.272727  3.210526  2.652174  3.285714  5.000000  2.937500  3.806452  3.542857  4.793103  4.216216  3.166667  4.393939  2.633333  2.424242  2.424242  2.275862 
average row locality = 10028/3188 = 3.145546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        72        83       102       101       115       111       106        88       117       113        84        79        81        82 
dram[1]:        67        59        78        77        90        80       110       107       108       117       116       114        83        83        73        85 
dram[2]:        52        55        78        79        94        87       104       102       102       109       116       105        82        82        74        73 
dram[3]:        47        63        78        82        99       106       109       108       100       125       105       102        89        80        91        70 
dram[4]:        62        66        87        76        90       105       115       100       107       113       108       106        99        86        83        76 
dram[5]:        58        61        96        88        95        89       102       108       107       124       120       113        75        78        80        66 
total reads: 8689
bank skew: 125/47 = 2.66
chip skew: 1479/1394 = 1.06
number of total write accesses:
dram[0]:         0         0        27        23         5         6        15        16        32        32        32        33         4         4         0         0 
dram[1]:         0         0        29        17         2         4        16        17        32        32        33        32         4         4         0         0 
dram[2]:         0         0        25        13         5         4        16        16        32        32        32        32         4         4         0         0 
dram[3]:         0         0        21        29         6         4        16        16        32        34        32        34         4         2         0         0 
dram[4]:         0         0        18        16         7         6        16        16        32        33        32        32         4         2         0         0 
dram[5]:         0         0        26        27         5         5        16        16        32        32        32        32         4         2         0         0 
total reads: 1339
min_bank_accesses = 0!
chip skew: 230/214 = 1.07
average mf latency per bank:
dram[0]:        328       278       597       610      7531      8200      4102      4186      2042      2274      1927      1859       630       596       273       274
dram[1]:        267       276       583       635      8866     10202      4275      4278      2143      2069      1878      1968       610       599       277       278
dram[2]:        265       283       640       654      9003      9387      4392      4540      2100      2028      1924      2034       644      4382       273       275
dram[3]:        283       276       611       593      8369      7861      4232      4191      2105      1769      2084      2069       565       454       279       281
dram[4]:        277       275       603       712      8984      7644      4099      4597      1958      1926      1990      2050       539       486       277       280
dram[5]:        272       275       544       596      8952      9184      4395      4236      1997      1846      1892      1918       673       477       277       278
maximum mf latency per bank:
dram[0]:        302       347       307       371       306       298       340       360       314       307       308       348       302       297       302       334
dram[1]:        299       300       306       299       307       292       315       311       295       308       312       304       306       320       295       325
dram[2]:        324       343       316       318       317       312       301       324       295       304       308       300       301       305       288       303
dram[3]:        308       327       300       315       310       317       317       328       309       304       300       305       296       300       311       308
dram[4]:        321       360       322       301       336       342       354       333       305       312       321       322       310       309       304       297
dram[5]:        297       310       311       315       311       299       331       296       313       305       311       308       296       301       309       305

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487726 n_nop=483508 n_act=533 n_pre=517 n_req=1684 n_rd=2910 n_write=258 bw_util=0.01299
n_activity=37364 dram_eff=0.1696
bk0: 108a 487028i bk1: 134a 487072i bk2: 144a 486301i bk3: 166a 486221i bk4: 204a 486253i bk5: 202a 486316i bk6: 230a 486083i bk7: 222a 485901i bk8: 212a 486206i bk9: 176a 486199i bk10: 234a 485835i bk11: 226a 485698i bk12: 168a 486536i bk13: 158a 486421i bk14: 162a 486632i bk15: 164a 486654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00902556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487726 n_nop=483506 n_act=549 n_pre=533 n_req=1669 n_rd=2894 n_write=244 bw_util=0.01287
n_activity=38044 dram_eff=0.165
bk0: 134a 486941i bk1: 118a 487102i bk2: 156a 486076i bk3: 154a 486370i bk4: 180a 486543i bk5: 160a 486661i bk6: 220a 486284i bk7: 214a 486180i bk8: 216a 486051i bk9: 234a 485863i bk10: 232a 485564i bk11: 228a 485655i bk12: 166a 486436i bk13: 166a 486444i bk14: 146a 486672i bk15: 170a 486377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00798194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487726 n_nop=483681 n_act=519 n_pre=503 n_req=1609 n_rd=2788 n_write=235 bw_util=0.0124
n_activity=36317 dram_eff=0.1665
bk0: 104a 487068i bk1: 110a 487096i bk2: 156a 486330i bk3: 158a 486350i bk4: 188a 486278i bk5: 174a 486496i bk6: 208a 486312i bk7: 204a 486162i bk8: 204a 486127i bk9: 218a 485998i bk10: 232a 485656i bk11: 210a 485849i bk12: 164a 486582i bk13: 164a 486344i bk14: 148a 486878i bk15: 146a 486686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00853963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487726 n_nop=483546 n_act=516 n_pre=500 n_req=1684 n_rd=2908 n_write=256 bw_util=0.01297
n_activity=36870 dram_eff=0.1716
bk0: 94a 487143i bk1: 126a 486934i bk2: 156a 486382i bk3: 164a 486199i bk4: 198a 486522i bk5: 212a 486427i bk6: 218a 486360i bk7: 216a 486170i bk8: 200a 486297i bk9: 250a 485748i bk10: 210a 485902i bk11: 204a 485776i bk12: 178a 486430i bk13: 160a 486503i bk14: 182a 486280i bk15: 140a 486653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00889024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487726 n_nop=483403 n_act=570 n_pre=554 n_req=1693 n_rd=2958 n_write=241 bw_util=0.01312
n_activity=38604 dram_eff=0.1657
bk0: 124a 486902i bk1: 132a 486911i bk2: 174a 486056i bk3: 152a 486319i bk4: 180a 486497i bk5: 210a 486207i bk6: 230a 485954i bk7: 200a 486293i bk8: 214a 486030i bk9: 226a 485891i bk10: 216a 485734i bk11: 212a 485748i bk12: 198a 486141i bk13: 172a 486306i bk14: 166a 486753i bk15: 152a 486543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00862779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487726 n_nop=483563 n_act=501 n_pre=485 n_req=1689 n_rd=2920 n_write=257 bw_util=0.01303
n_activity=36237 dram_eff=0.1753
bk0: 116a 487213i bk1: 122a 487028i bk2: 192a 485833i bk3: 176a 486133i bk4: 190a 486768i bk5: 178a 486528i bk6: 204a 486291i bk7: 216a 486255i bk8: 214a 486203i bk9: 248a 485898i bk10: 240a 485668i bk11: 226a 486026i bk12: 150a 486601i bk13: 156a 486527i bk14: 160a 486510i bk15: 132a 486694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00861549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13496, Miss = 731, Miss_rate = 0.054, Pending_hits = 14, Reservation_fails = 221
L2_cache_bank[1]: Access = 13802, Miss = 724, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 13698, Miss = 725, Miss_rate = 0.053, Pending_hits = 14, Reservation_fails = 108
L2_cache_bank[3]: Access = 13972, Miss = 722, Miss_rate = 0.052, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 14061, Miss = 702, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 207
L2_cache_bank[5]: Access = 15830, Miss = 692, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 13880, Miss = 718, Miss_rate = 0.052, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 13629, Miss = 736, Miss_rate = 0.054, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 13843, Miss = 751, Miss_rate = 0.054, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 13685, Miss = 728, Miss_rate = 0.053, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 13991, Miss = 733, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 13713, Miss = 727, Miss_rate = 0.053, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 167600
L2_total_cache_misses = 8689
L2_total_cache_miss_rate = 0.0518
L2_total_cache_pending_hits = 112
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1096
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=364634
icnt_total_pkts_simt_to_mem=286041
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.6888
	minimum = 6
	maximum = 95
Network latency average = 12.3092
	minimum = 6
	maximum = 94
Slowest packet = 326321
Flit latency average = 12.7394
	minimum = 6
	maximum = 93
Slowest flit = 635947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0311119
	minimum = 0.0268807 (at node 0)
	maximum = 0.120217 (at node 20)
Accepted packet rate average = 0.0311119
	minimum = 0.0268807 (at node 0)
	maximum = 0.120217 (at node 20)
Injected flit rate average = 0.0518532
	minimum = 0.0418144 (at node 15)
	maximum = 0.13515 (at node 20)
Accepted flit rate average= 0.0518532
	minimum = 0.0388277 (at node 0)
	maximum = 0.2367 (at node 20)
Injected packet length average = 1.66667
Accepted packet length average = 1.66667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98154 (8 samples)
	minimum = 6 (8 samples)
	maximum = 46.875 (8 samples)
Network latency average = 8.72837 (8 samples)
	minimum = 6 (8 samples)
	maximum = 46 (8 samples)
Flit latency average = 7.88082 (8 samples)
	minimum = 6 (8 samples)
	maximum = 44.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0178115 (8 samples)
	minimum = 0.0138131 (8 samples)
	maximum = 0.0463106 (8 samples)
Accepted packet rate average = 0.0178115 (8 samples)
	minimum = 0.0138131 (8 samples)
	maximum = 0.0463106 (8 samples)
Injected flit rate average = 0.0333746 (8 samples)
	minimum = 0.0220246 (8 samples)
	maximum = 0.0696591 (8 samples)
Accepted flit rate average = 0.0333746 (8 samples)
	minimum = 0.0257273 (8 samples)
	maximum = 0.093712 (8 samples)
Injected packet size average = 1.87377 (8 samples)
Accepted packet size average = 1.87377 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 48 sec (108 sec)
gpgpu_simulation_rate = 50049 (inst/sec)
gpgpu_simulation_rate = 3421 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,369493)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,369493)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,369493)
GPGPU-Sim uArch: cycles simulated: 369993  inst.: 5420930 (ipc=31.1) sim_rate=49733 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:01:30 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(10,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 372993  inst.: 5456003 (ipc=14.5) sim_rate=49600 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:01:31 2016
GPGPU-Sim uArch: cycles simulated: 375493  inst.: 5490740 (ipc=14.2) sim_rate=49466 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:01:32 2016
GPGPU-Sim uArch: cycles simulated: 378493  inst.: 5532107 (ipc=14.1) sim_rate=49393 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:01:33 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 381493  inst.: 5577795 (ipc=14.4) sim_rate=49361 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:01:34 2016
GPGPU-Sim uArch: cycles simulated: 383493  inst.: 5606091 (ipc=14.3) sim_rate=49176 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:01:35 2016
GPGPU-Sim uArch: cycles simulated: 385493  inst.: 5631363 (ipc=14.1) sim_rate=48968 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:01:36 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(9,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 387493  inst.: 5658382 (ipc=14.1) sim_rate=48779 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:01:37 2016
GPGPU-Sim uArch: cycles simulated: 389493  inst.: 5684999 (ipc=14.0) sim_rate=48589 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:01:38 2016
GPGPU-Sim uArch: cycles simulated: 391493  inst.: 5714188 (ipc=14.0) sim_rate=48425 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:01:39 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(12,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 393493  inst.: 5743083 (ipc=14.1) sim_rate=48261 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:01:40 2016
GPGPU-Sim uArch: cycles simulated: 395493  inst.: 5771000 (ipc=14.1) sim_rate=48091 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:01:41 2016
GPGPU-Sim uArch: cycles simulated: 397993  inst.: 5805063 (ipc=14.0) sim_rate=47975 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:01:42 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 400493  inst.: 5838982 (ipc=14.0) sim_rate=47860 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:01:43 2016
GPGPU-Sim uArch: cycles simulated: 402993  inst.: 5876750 (ipc=14.1) sim_rate=47778 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:01:44 2016
GPGPU-Sim uArch: cycles simulated: 404993  inst.: 5906429 (ipc=14.1) sim_rate=47632 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:01:45 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 407493  inst.: 5942725 (ipc=14.1) sim_rate=47541 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:01:46 2016
GPGPU-Sim uArch: cycles simulated: 409993  inst.: 5979350 (ipc=14.2) sim_rate=47455 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:01:47 2016
GPGPU-Sim uArch: cycles simulated: 412493  inst.: 6013975 (ipc=14.2) sim_rate=47354 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:01:48 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 414993  inst.: 6049791 (ipc=14.2) sim_rate=47263 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:01:49 2016
GPGPU-Sim uArch: cycles simulated: 417493  inst.: 6086157 (ipc=14.2) sim_rate=47179 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:01:50 2016
GPGPU-Sim uArch: cycles simulated: 419993  inst.: 6122227 (ipc=14.2) sim_rate=47094 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:01:51 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 422993  inst.: 6164363 (ipc=14.2) sim_rate=47056 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:01:52 2016
GPGPU-Sim uArch: cycles simulated: 425493  inst.: 6201024 (ipc=14.2) sim_rate=46977 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:01:53 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,0,0) tid=(313,0,0)
GPGPU-Sim uArch: cycles simulated: 427993  inst.: 6236866 (ipc=14.2) sim_rate=46893 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:01:54 2016
GPGPU-Sim uArch: cycles simulated: 430493  inst.: 6276020 (ipc=14.3) sim_rate=46835 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:01:55 2016
GPGPU-Sim uArch: cycles simulated: 432993  inst.: 6309696 (ipc=14.2) sim_rate=46738 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:01:56 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 435993  inst.: 6353684 (ipc=14.3) sim_rate=46718 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:01:57 2016
GPGPU-Sim uArch: cycles simulated: 438493  inst.: 6388458 (ipc=14.2) sim_rate=46631 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:01:58 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(10,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 440993  inst.: 6425308 (ipc=14.3) sim_rate=46560 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:01:59 2016
GPGPU-Sim uArch: cycles simulated: 443993  inst.: 6466248 (ipc=14.2) sim_rate=46519 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:02:00 2016
GPGPU-Sim uArch: cycles simulated: 446493  inst.: 6500303 (ipc=14.2) sim_rate=46430 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:02:01 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(14,0,0) tid=(390,0,0)
GPGPU-Sim uArch: cycles simulated: 449493  inst.: 6543990 (ipc=14.2) sim_rate=46411 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:02:02 2016
GPGPU-Sim uArch: cycles simulated: 451993  inst.: 6578572 (ipc=14.2) sim_rate=46327 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:02:03 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(12,0,0) tid=(490,0,0)
GPGPU-Sim uArch: cycles simulated: 454993  inst.: 6621825 (ipc=14.2) sim_rate=46306 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:02:04 2016
GPGPU-Sim uArch: cycles simulated: 457493  inst.: 6656898 (ipc=14.2) sim_rate=46228 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:02:05 2016
GPGPU-Sim uArch: cycles simulated: 460493  inst.: 6700668 (ipc=14.2) sim_rate=46211 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:02:06 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 462993  inst.: 6735745 (ipc=14.2) sim_rate=46135 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:02:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (94846,369493), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(94847,369493)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (95138,369493), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(95139,369493)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95315,369493), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(95316,369493)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (96215,369493), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(96216,369493)
GPGPU-Sim uArch: cycles simulated: 465993  inst.: 6776399 (ipc=14.2) sim_rate=46097 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:02:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (96694,369493), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(96695,369493)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (96788,369493), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(96789,369493)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (96964,369493), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(96965,369493)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (97301,369493), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(97302,369493)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (97851,369493), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(97852,369493)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98137,369493), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(98138,369493)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (98349,369493), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(98350,369493)
GPGPU-Sim uArch: cycles simulated: 467993  inst.: 6804706 (ipc=14.2) sim_rate=45977 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:02:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (98541,369493), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(98542,369493)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(25,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (99816,369493), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(99817,369493)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100581,369493), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(100582,369493)
GPGPU-Sim uArch: cycles simulated: 470493  inst.: 6839264 (ipc=14.2) sim_rate=45901 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:02:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (102967,369493), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(102968,369493)
GPGPU-Sim uArch: cycles simulated: 472993  inst.: 6876368 (ipc=14.2) sim_rate=45842 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:02:11 2016
GPGPU-Sim uArch: cycles simulated: 474993  inst.: 6904274 (ipc=14.2) sim_rate=45723 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:02:12 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(16,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 477493  inst.: 6939560 (ipc=14.2) sim_rate=45655 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:02:13 2016
GPGPU-Sim uArch: cycles simulated: 479993  inst.: 6974909 (ipc=14.2) sim_rate=45587 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:02:14 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(24,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 482493  inst.: 7011112 (ipc=14.2) sim_rate=45526 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:02:15 2016
GPGPU-Sim uArch: cycles simulated: 484493  inst.: 7038501 (ipc=14.2) sim_rate=45409 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:02:16 2016
GPGPU-Sim uArch: cycles simulated: 486993  inst.: 7073607 (ipc=14.2) sim_rate=45343 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:02:17 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(15,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 489493  inst.: 7109533 (ipc=14.2) sim_rate=45283 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:02:18 2016
GPGPU-Sim uArch: cycles simulated: 491993  inst.: 7145917 (ipc=14.2) sim_rate=45227 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:02:19 2016
GPGPU-Sim uArch: cycles simulated: 494493  inst.: 7181701 (ipc=14.2) sim_rate=45167 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:02:20 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(21,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 496493  inst.: 7211209 (ipc=14.2) sim_rate=45070 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:02:21 2016
GPGPU-Sim uArch: cycles simulated: 498993  inst.: 7247683 (ipc=14.2) sim_rate=45016 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:02:22 2016
GPGPU-Sim uArch: cycles simulated: 501493  inst.: 7286152 (ipc=14.2) sim_rate=44976 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:02:23 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(29,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 503993  inst.: 7321574 (ipc=14.2) sim_rate=44917 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:02:24 2016
GPGPU-Sim uArch: cycles simulated: 506493  inst.: 7356946 (ipc=14.2) sim_rate=44859 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:02:25 2016
GPGPU-Sim uArch: cycles simulated: 508993  inst.: 7393653 (ipc=14.3) sim_rate=44810 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:02:26 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(25,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 511993  inst.: 7435345 (ipc=14.2) sim_rate=44791 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: cycles simulated: 514493  inst.: 7472780 (ipc=14.3) sim_rate=44747 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:02:28 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(28,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 516993  inst.: 7507188 (ipc=14.2) sim_rate=44685 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: cycles simulated: 519493  inst.: 7541780 (ipc=14.2) sim_rate=44625 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: cycles simulated: 522493  inst.: 7585733 (ipc=14.3) sim_rate=44621 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:02:31 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(15,0,0) tid=(294,0,0)
GPGPU-Sim uArch: cycles simulated: 524993  inst.: 7622629 (ipc=14.3) sim_rate=44576 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: cycles simulated: 527493  inst.: 7659177 (ipc=14.3) sim_rate=44530 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:02:33 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(29,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 529993  inst.: 7694704 (ipc=14.3) sim_rate=44478 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: cycles simulated: 532993  inst.: 7737864 (ipc=14.3) sim_rate=44470 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:02:35 2016
GPGPU-Sim uArch: cycles simulated: 535493  inst.: 7775922 (ipc=14.3) sim_rate=44433 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:02:36 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(23,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 537993  inst.: 7809210 (ipc=14.3) sim_rate=44370 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:02:37 2016
GPGPU-Sim uArch: cycles simulated: 540993  inst.: 7851383 (ipc=14.3) sim_rate=44358 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:02:38 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(21,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 543493  inst.: 7887215 (ipc=14.3) sim_rate=44310 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:02:39 2016
GPGPU-Sim uArch: cycles simulated: 545993  inst.: 7924101 (ipc=14.3) sim_rate=44268 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:02:40 2016
GPGPU-Sim uArch: cycles simulated: 548493  inst.: 7957969 (ipc=14.3) sim_rate=44210 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:02:41 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(20,0,0) tid=(493,0,0)
GPGPU-Sim uArch: cycles simulated: 551493  inst.: 7999057 (ipc=14.3) sim_rate=44193 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:02:42 2016
GPGPU-Sim uArch: cycles simulated: 553993  inst.: 8036428 (ipc=14.3) sim_rate=44156 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:02:43 2016
GPGPU-Sim uArch: cycles simulated: 556493  inst.: 8069362 (ipc=14.2) sim_rate=44094 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:02:44 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(40,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (189103,369493), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(189104,369493)
GPGPU-Sim uArch: cycles simulated: 558993  inst.: 8105012 (ipc=14.2) sim_rate=44048 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:02:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (190235,369493), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(190236,369493)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (190737,369493), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(190738,369493)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (191259,369493), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 561493  inst.: 8139940 (ipc=14.2) sim_rate=43999 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:02:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (192027,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (192118,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (193195,369493), 2 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(34,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 563993  inst.: 8174691 (ipc=14.2) sim_rate=43949 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:02:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (194734,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (196213,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (196266,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (196426,369493), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 566493  inst.: 8210431 (ipc=14.2) sim_rate=43906 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:02:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (197627,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (199944,369493), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 569493  inst.: 8251509 (ipc=14.2) sim_rate=43891 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:02:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (201186,369493), 2 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(37,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 571993  inst.: 8286274 (ipc=14.2) sim_rate=43842 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (204181,369493), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 574493  inst.: 8320388 (ipc=14.2) sim_rate=43791 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:02:51 2016
GPGPU-Sim uArch: cycles simulated: 577493  inst.: 8363098 (ipc=14.2) sim_rate=43785 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:02:52 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(37,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 579993  inst.: 8398898 (ipc=14.2) sim_rate=43744 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: cycles simulated: 582993  inst.: 8441079 (ipc=14.2) sim_rate=43736 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:02:54 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(42,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 585993  inst.: 8483902 (ipc=14.2) sim_rate=43731 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:02:55 2016
GPGPU-Sim uArch: cycles simulated: 588493  inst.: 8521086 (ipc=14.2) sim_rate=43697 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:02:56 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(33,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 591493  inst.: 8563257 (ipc=14.2) sim_rate=43690 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:02:57 2016
GPGPU-Sim uArch: cycles simulated: 594493  inst.: 8607137 (ipc=14.2) sim_rate=43691 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:02:58 2016
GPGPU-Sim uArch: cycles simulated: 596993  inst.: 8645012 (ipc=14.2) sim_rate=43661 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:02:59 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(32,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 599993  inst.: 8687788 (ipc=14.2) sim_rate=43657 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:03:00 2016
GPGPU-Sim uArch: cycles simulated: 602493  inst.: 8724493 (ipc=14.2) sim_rate=43622 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:03:01 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(42,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 605493  inst.: 8767117 (ipc=14.2) sim_rate=43617 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:03:02 2016
GPGPU-Sim uArch: cycles simulated: 607993  inst.: 8803586 (ipc=14.2) sim_rate=43582 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:03:03 2016
GPGPU-Sim uArch: cycles simulated: 610993  inst.: 8846889 (ipc=14.3) sim_rate=43580 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:03:04 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(41,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 613493  inst.: 8882423 (ipc=14.3) sim_rate=43541 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:03:05 2016
GPGPU-Sim uArch: cycles simulated: 616493  inst.: 8925882 (ipc=14.3) sim_rate=43540 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:03:06 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(41,0,0) tid=(291,0,0)
GPGPU-Sim uArch: cycles simulated: 618993  inst.: 8962379 (ipc=14.3) sim_rate=43506 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:03:07 2016
GPGPU-Sim uArch: cycles simulated: 621993  inst.: 9002693 (ipc=14.2) sim_rate=43491 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:03:08 2016
GPGPU-Sim uArch: cycles simulated: 624493  inst.: 9037379 (ipc=14.2) sim_rate=43448 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:03:09 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(44,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 627493  inst.: 9080691 (ipc=14.2) sim_rate=43448 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:03:10 2016
GPGPU-Sim uArch: cycles simulated: 629993  inst.: 9115900 (ipc=14.2) sim_rate=43409 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:03:11 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(32,0,0) tid=(362,0,0)
GPGPU-Sim uArch: cycles simulated: 632493  inst.: 9150654 (ipc=14.2) sim_rate=43368 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:03:12 2016
GPGPU-Sim uArch: cycles simulated: 634993  inst.: 9186112 (ipc=14.2) sim_rate=43330 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:03:13 2016
GPGPU-Sim uArch: cycles simulated: 637993  inst.: 9227073 (ipc=14.2) sim_rate=43319 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:03:14 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(41,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 640493  inst.: 9263647 (ipc=14.2) sim_rate=43288 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:03:15 2016
GPGPU-Sim uArch: cycles simulated: 642993  inst.: 9298387 (ipc=14.2) sim_rate=43248 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:03:16 2016
GPGPU-Sim uArch: cycles simulated: 645493  inst.: 9334620 (ipc=14.2) sim_rate=43215 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:03:17 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(44,0,0) tid=(393,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (277839,369493), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 647493  inst.: 9362361 (ipc=14.2) sim_rate=43144 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:03:18 2016
GPGPU-Sim uArch: cycles simulated: 649993  inst.: 9396584 (ipc=14.2) sim_rate=43103 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:03:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (281935,369493), 1 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(39,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 652993  inst.: 9442221 (ipc=14.2) sim_rate=43115 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:03:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (285208,369493), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 655493  inst.: 9476337 (ipc=14.2) sim_rate=43074 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:03:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (286174,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (286607,369493), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (287450,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (288205,369493), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 658493  inst.: 9518281 (ipc=14.2) sim_rate=43069 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (289701,369493), 1 CTAs running
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(49,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 661493  inst.: 9558388 (ipc=14.2) sim_rate=43055 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:03:23 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (292805,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (294226,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (294982,369493), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 664493  inst.: 9597409 (ipc=14.2) sim_rate=43037 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (295972,369493), 1 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(51,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (297393,369493), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 667493  inst.: 9641223 (ipc=14.2) sim_rate=43041 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:03:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (300464,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (301194,369493), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 670993  inst.: 9688875 (ipc=14.2) sim_rate=43061 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:03:26 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(50,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 673993  inst.: 9730327 (ipc=14.2) sim_rate=43054 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:03:27 2016
GPGPU-Sim uArch: cycles simulated: 677493  inst.: 9778982 (ipc=14.2) sim_rate=43079 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:03:28 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(48,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 680993  inst.: 9828254 (ipc=14.2) sim_rate=43106 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: cycles simulated: 683993  inst.: 9874147 (ipc=14.2) sim_rate=43118 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:03:30 2016
GPGPU-Sim uArch: cycles simulated: 687493  inst.: 9922121 (ipc=14.2) sim_rate=43139 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:03:31 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(49,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 690493  inst.: 9968161 (ipc=14.2) sim_rate=43152 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: cycles simulated: 693993  inst.: 10017375 (ipc=14.2) sim_rate=43178 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:03:33 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(50,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 696993  inst.: 10061967 (ipc=14.2) sim_rate=43184 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 700493  inst.: 10114136 (ipc=14.2) sim_rate=43222 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:03:35 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(48,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 703993  inst.: 10164707 (ipc=14.2) sim_rate=43254 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:03:36 2016
GPGPU-Sim uArch: cycles simulated: 706993  inst.: 10205546 (ipc=14.2) sim_rate=43243 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:03:37 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(52,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 710493  inst.: 10255256 (ipc=14.2) sim_rate=43271 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:03:38 2016
GPGPU-Sim uArch: cycles simulated: 713493  inst.: 10302341 (ipc=14.2) sim_rate=43287 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:03:39 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(45,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 716993  inst.: 10352694 (ipc=14.2) sim_rate=43316 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:03:40 2016
GPGPU-Sim uArch: cycles simulated: 719993  inst.: 10393560 (ipc=14.2) sim_rate=43306 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:03:41 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(57,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 723493  inst.: 10443756 (ipc=14.2) sim_rate=43335 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: cycles simulated: 726993  inst.: 10495069 (ipc=14.2) sim_rate=43368 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:03:43 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(50,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 730493  inst.: 10544486 (ipc=14.2) sim_rate=43392 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:03:44 2016
GPGPU-Sim uArch: cycles simulated: 733493  inst.: 10582537 (ipc=14.2) sim_rate=43371 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:03:45 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(58,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 736993  inst.: 10632027 (ipc=14.2) sim_rate=43396 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 740493  inst.: 10681523 (ipc=14.2) sim_rate=43420 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:03:47 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(49,0,0) tid=(497,0,0)
GPGPU-Sim uArch: cycles simulated: 743993  inst.: 10729544 (ipc=14.2) sim_rate=43439 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:03:48 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (374773,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (375003,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 747493  inst.: 10773263 (ipc=14.2) sim_rate=43440 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:03:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (379314,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(57,0,0) tid=(410,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (381327,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (381560,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 751493  inst.: 10815990 (ipc=14.2) sim_rate=43437 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:03:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (382118,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (382232,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (383071,369493), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (383753,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (384857,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (387076,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 756993  inst.: 10855841 (ipc=14.1) sim_rate=43423 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:03:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (388088,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (390474,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (392879,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 763993  inst.: 10889335 (ipc=13.9) sim_rate=43383 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:03:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (396337,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(61,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 773493  inst.: 10923159 (ipc=13.7) sim_rate=43345 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:03:53 2016
GPGPU-Sim uArch: cycles simulated: 783493  inst.: 10956350 (ipc=13.4) sim_rate=43305 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:03:54 2016
GPGPU-Sim uArch: cycles simulated: 793993  inst.: 10988897 (ipc=13.2) sim_rate=43263 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:03:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (425111,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(61,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 806493  inst.: 11017017 (ipc=12.8) sim_rate=43203 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:03:56 2016
GPGPU-Sim uArch: cycles simulated: 818993  inst.: 11045780 (ipc=12.5) sim_rate=43147 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:03:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (453969,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 834493  inst.: 11065380 (ipc=12.2) sim_rate=43055 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:03:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (465724,369493), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 465725
gpu_sim_insn = 5660327
gpu_ipc =      12.1538
gpu_tot_sim_cycle = 835218
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      13.2489
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 37955
gpu_stall_icnt2sh    = 1945461
gpu_total_sim_rate=43057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 71930, Miss = 35166, Miss_rate = 0.489, Pending_hits = 1238, Reservation_fails = 4469
	L1D_cache_core[1]: Access = 72335, Miss = 35205, Miss_rate = 0.487, Pending_hits = 1311, Reservation_fails = 5421
	L1D_cache_core[2]: Access = 74137, Miss = 36458, Miss_rate = 0.492, Pending_hits = 1333, Reservation_fails = 6591
	L1D_cache_core[3]: Access = 85545, Miss = 41828, Miss_rate = 0.489, Pending_hits = 1691, Reservation_fails = 6651
	L1D_cache_core[4]: Access = 71697, Miss = 34955, Miss_rate = 0.488, Pending_hits = 1365, Reservation_fails = 5027
	L1D_cache_core[5]: Access = 72935, Miss = 35740, Miss_rate = 0.490, Pending_hits = 1363, Reservation_fails = 5400
	L1D_cache_core[6]: Access = 76336, Miss = 37305, Miss_rate = 0.489, Pending_hits = 1351, Reservation_fails = 6122
	L1D_cache_core[7]: Access = 73751, Miss = 36218, Miss_rate = 0.491, Pending_hits = 1352, Reservation_fails = 4855
	L1D_cache_core[8]: Access = 72731, Miss = 35732, Miss_rate = 0.491, Pending_hits = 1363, Reservation_fails = 5939
	L1D_cache_core[9]: Access = 83836, Miss = 40837, Miss_rate = 0.487, Pending_hits = 1571, Reservation_fails = 7949
	L1D_cache_core[10]: Access = 78423, Miss = 38160, Miss_rate = 0.487, Pending_hits = 1501, Reservation_fails = 6757
	L1D_cache_core[11]: Access = 73796, Miss = 35859, Miss_rate = 0.486, Pending_hits = 1346, Reservation_fails = 5530
	L1D_cache_core[12]: Access = 75312, Miss = 37211, Miss_rate = 0.494, Pending_hits = 1391, Reservation_fails = 5960
	L1D_cache_core[13]: Access = 77189, Miss = 38072, Miss_rate = 0.493, Pending_hits = 1351, Reservation_fails = 6790
	L1D_cache_core[14]: Access = 73688, Miss = 36198, Miss_rate = 0.491, Pending_hits = 1389, Reservation_fails = 6445
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 554944
	L1D_total_cache_miss_rate = 0.4895
	L1D_total_cache_pending_hits = 20916
	L1D_total_cache_reservation_fails = 89906
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 553757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 328495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87342
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 103189
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615713
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2528, 2012, 2554, 2083, 2597, 2107, 2111, 2137, 2543, 2124, 2554, 2569, 2034, 2059, 2083, 2543, 1090, 1051, 1075, 1051, 1053, 1051, 1090, 1535, 1077, 1105, 1075, 1049, 1511, 1092, 1468, 1036, 1062, 1090, 1051, 1025, 1468, 1032, 1049, 1051, 1032, 1481, 1509, 1060, 1051, 1036, 1479, 1036, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 945346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 328495
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 945346
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5528	W0_Idle:1171838	W0_Scoreboard:18480759	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2627960 {8:328495,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44675320 {136:328495,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 185 
maxdqlatency = 0 
maxmflatency = 732 
averagemflatency = 191 
max_icnt2mem_latency = 251 
max_icnt2sh_latency = 835107 
mrq_lat_table:20744 	2835 	211 	540 	3666 	187 	80 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	476806 	82041 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	370487 	176300 	11289 	765 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59416 	112107 	125598 	31043 	346 	0 	0 	1 	6 	22 	54 	481 	5173 	13913 	67353 	74596 	68879 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1643 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        27        25        32        32        24        26        42        44        62        53        32        32        32        30 
dram[1]:        32        31        30        19        31        32        25        24        32        36        48        31        30        32        32        28 
dram[2]:        32        31        32        18        31        32        32        25        32        32        32        19        32        30        31        30 
dram[3]:        32        32        29        33        34        32        25        23        52        50        52        56        31        31        29        28 
dram[4]:        32        33        22        16        34        31        24        25        31        31        46        30        32        31        28        31 
dram[5]:        31        32        25        28        33        30        27        24        31        31        31        50        32        32        31        31 
maximum service time to same row:
dram[0]:     95412    105596     76033     36366     54444     79148     70826     76548     89293     97863     48593     51703     88009     91414    101002     93384 
dram[1]:     95412     95411     87825     64102     65468     98704     69115     69113     89706     97852     90017     90021     91321     98534    101003     93393 
dram[2]:     95414     95398     75583     57855     55755     90619     70800     69458     89711     89581    134997     68538     98282     91409     98753     93467 
dram[3]:    102284     95395     70920     45675     77922     88183     46719     69110     89713     88914     60819     77672     98283     98535     93019     93469 
dram[4]:    105634     95413     69628     37915     77904    102223     76565     75378     89017     89774     71710     84194     98287     91409     91264     93471 
dram[5]:     94397     95414     64196     57957     92501     79203     76619     70819     91975     89695     90022     95060     91407     91409     91248    100998 
average row accesses per activate:
dram[0]:  5.304348  5.333333  3.090000  2.862385  2.891089  3.357143  3.686047  3.439560  4.125000  4.078948  3.988372  3.390000  3.385542  3.370370  3.461539  4.059701 
dram[1]:  5.140000  4.940000  3.276596  3.081633  3.100000  3.180723  3.890244  3.674419  4.074074  3.766667  3.418367  3.316832  3.443038  3.341463  4.366667  3.417722 
dram[2]:  5.085106  5.020833  3.175258  2.750000  3.089888  3.545455  3.817073  3.935897  4.050633  3.770115  3.479592  3.781609  3.819444  2.978261  4.406780  3.666667 
dram[3]:  5.133333  4.754717  3.517241  3.029126  3.544304  3.853333  4.160000  3.807229  4.642857  3.606061  3.574468  3.688889  3.615385  3.474359  3.481013  3.506849 
dram[4]:  4.648148  4.773585  2.591667  2.678261  3.412500  3.658228  3.655172  3.961039  4.205128  3.681319  3.703297  3.761364  3.269663  3.137931  3.802817  3.560000 
dram[5]:  5.488889  4.641510  2.990909  2.872727  4.212121  3.365854  4.295774  3.358696  4.432433  4.168674  3.627660  4.059524  3.435897  3.586667  3.573333  3.637681 
average row locality = 28286/7748 = 3.650748
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       244       256       259       265       277       270       299       297       295       278       307       301       275       269       270       272 
dram[1]:       257       247       258       261       266       253       298       299       298       304       302       303       268       270       262       270 
dram[2]:       239       241       260       259       262       263       293       291       288       296       305       295       271       269       260       264 
dram[3]:       231       252       262       260       268       279       294       298       291       316       299       292       278       269       275       256 
dram[4]:       251       253       270       263       260       277       302       289       296       301       300       297       287       271       270       267 
dram[5]:       247       246       279       264       266       265       289       293       296       313       307       305       264       267       268       251 
total reads: 26500
bank skew: 316/231 = 1.37
chip skew: 4454/4356 = 1.02
number of total write accesses:
dram[0]:         0         0        50        47        15        12        18        16        35        32        36        38         6         4         0         0 
dram[1]:         0         0        50        41        13        11        21        17        32        35        33        32         4         4         0         0 
dram[2]:         0         0        48        38        13        10        20        16        32        32        36        34         4         5         0         0 
dram[3]:         0         0        44        52        12        10        18        18        34        41        37        40         4         2         0         0 
dram[4]:         0         0        41        45        13        12        16        16        32        34        37        34         4         2         0         0 
dram[5]:         0         0        50        52        12        11        16        16        32        33        34        36         4         2         0         0 
total reads: 1786
min_bank_accesses = 0!
chip skew: 312/286 = 1.09
average mf latency per bank:
dram[0]:        451       418       537       558      8988      9738     12110     12644      2292      2329      2063      2232       769       716       464       456
dram[1]:        413       449       551       565      9222     11532     12191     12573      2223      2044      2137      2150       761       724       465       454
dram[2]:        427       440       604       583      9817     11273     12733     12971      2440      2356      2100      2209       717      1889       479       493
dram[3]:        468       433       551       550      9469     10654     12247     12942      2285      2185      2211      2245       711       601       458       485
dram[4]:        452       424       569       596      9943     10921     12324     13423      2261      2255      2183      2199       755       587       468       474
dram[5]:        413       466       526       570      9967     11325     13027     12951      2265      2237      2288      2317       731       608       467       509
maximum mf latency per bank:
dram[0]:        480       447       527       479       486       460       578       538       456       481       449       459       503       449       604       485
dram[1]:        504       469       601       551       506       510       658       558       439       483       424       493       481       474       613       463
dram[2]:        536       532       477       561       526       533       666       626       464       463       483       481       512       525       638       631
dram[3]:        460       552       461       581       505       547       524       662       466       479       449       513       454       545       538       724
dram[4]:        503       541       481       619       488       596       570       670       437       535       486       479       449       548       541       732
dram[5]:        507       549       561       687       506       634       632       678       427       519       494       445       466       525       555       662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102482 n_nop=1090588 n_act=1316 n_pre=1300 n_req=4743 n_rd=8868 n_write=410 bw_util=0.01683
n_activity=90157 dram_eff=0.2058
bk0: 488a 1100172i bk1: 512a 1100156i bk2: 518a 1098207i bk3: 530a 1097789i bk4: 554a 1098499i bk5: 540a 1098931i bk6: 598a 1098471i bk7: 594a 1098290i bk8: 590a 1098577i bk9: 556a 1098887i bk10: 614a 1098432i bk11: 602a 1098016i bk12: 550a 1098941i bk13: 538a 1099034i bk14: 540a 1099083i bk15: 544a 1099321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0205545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102482 n_nop=1090677 n_act=1303 n_pre=1287 n_req=4709 n_rd=8832 n_write=383 bw_util=0.01672
n_activity=90105 dram_eff=0.2045
bk0: 514a 1099971i bk1: 494a 1100018i bk2: 516a 1098279i bk3: 522a 1098090i bk4: 532a 1098820i bk5: 506a 1098975i bk6: 596a 1098536i bk7: 598a 1098533i bk8: 596a 1098714i bk9: 608a 1098439i bk10: 604a 1098229i bk11: 606a 1098089i bk12: 536a 1099147i bk13: 540a 1099044i bk14: 524a 1099562i bk15: 540a 1099061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.019896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102482 n_nop=1090865 n_act=1272 n_pre=1256 n_req=4644 n_rd=8712 n_write=377 bw_util=0.01649
n_activity=88121 dram_eff=0.2063
bk0: 478a 1100173i bk1: 482a 1100166i bk2: 520a 1098309i bk3: 518a 1097908i bk4: 524a 1098803i bk5: 526a 1099024i bk6: 586a 1098586i bk7: 582a 1098676i bk8: 576a 1098809i bk9: 592a 1098530i bk10: 610a 1097957i bk11: 590a 1098417i bk12: 542a 1099287i bk13: 538a 1098674i bk14: 520a 1099569i bk15: 528a 1099248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0202062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102482 n_nop=1090727 n_act=1261 n_pre=1245 n_req=4732 n_rd=8840 n_write=409 bw_util=0.01678
n_activity=89286 dram_eff=0.2072
bk0: 462a 1100203i bk1: 504a 1099938i bk2: 524a 1098680i bk3: 520a 1097887i bk4: 536a 1099094i bk5: 558a 1098989i bk6: 588a 1098801i bk7: 596a 1098513i bk8: 582a 1098891i bk9: 632a 1098115i bk10: 598a 1098285i bk11: 584a 1098219i bk12: 556a 1099073i bk13: 538a 1099162i bk14: 550a 1099026i bk15: 512a 1099161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0197926
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102482 n_nop=1090538 n_act=1335 n_pre=1319 n_req=4740 n_rd=8908 n_write=382 bw_util=0.01685
n_activity=90979 dram_eff=0.2042
bk0: 502a 1099935i bk1: 506a 1099953i bk2: 540a 1097802i bk3: 526a 1097677i bk4: 520a 1099052i bk5: 554a 1098882i bk6: 604a 1098367i bk7: 578a 1098689i bk8: 592a 1098710i bk9: 602a 1098330i bk10: 600a 1098256i bk11: 594a 1098226i bk12: 574a 1098825i bk13: 542a 1098893i bk14: 540a 1099248i bk15: 534a 1099117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0205772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102482 n_nop=1090744 n_act=1261 n_pre=1245 n_req=4718 n_rd=8840 n_write=392 bw_util=0.01675
n_activity=88518 dram_eff=0.2086
bk0: 494a 1100179i bk1: 492a 1100038i bk2: 558a 1097719i bk3: 528a 1097701i bk4: 532a 1099341i bk5: 530a 1098983i bk6: 578a 1098828i bk7: 586a 1098386i bk8: 592a 1098817i bk9: 626a 1098535i bk10: 614a 1098282i bk11: 610a 1098484i bk12: 528a 1099196i bk13: 534a 1099193i bk14: 536a 1099141i bk15: 502a 1099365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0200928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45340, Miss = 2226, Miss_rate = 0.049, Pending_hits = 15, Reservation_fails = 239
L2_cache_bank[1]: Access = 46236, Miss = 2208, Miss_rate = 0.048, Pending_hits = 9, Reservation_fails = 36
L2_cache_bank[2]: Access = 45312, Miss = 2209, Miss_rate = 0.049, Pending_hits = 14, Reservation_fails = 154
L2_cache_bank[3]: Access = 46591, Miss = 2207, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 46467, Miss = 2178, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 252
L2_cache_bank[5]: Access = 48932, Miss = 2178, Miss_rate = 0.045, Pending_hits = 5, Reservation_fails = 36
L2_cache_bank[6]: Access = 45607, Miss = 2198, Miss_rate = 0.048, Pending_hits = 7, Reservation_fails = 43
L2_cache_bank[7]: Access = 47200, Miss = 2222, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 48
L2_cache_bank[8]: Access = 46057, Miss = 2236, Miss_rate = 0.049, Pending_hits = 5, Reservation_fails = 48
L2_cache_bank[9]: Access = 47249, Miss = 2218, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 46
L2_cache_bank[10]: Access = 46571, Miss = 2216, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 56
L2_cache_bank[11]: Access = 47516, Miss = 2204, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 52
L2_total_cache_accesses = 559078
L2_total_cache_misses = 26500
L2_total_cache_miss_rate = 0.0474
L2_total_cache_pending_hits = 113
L2_total_cache_reservation_fails = 1010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 474
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1127
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1873448
icnt_total_pkts_simt_to_mem=789818
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.4811
	minimum = 6
	maximum = 174
Network latency average = 18.2039
	minimum = 6
	maximum = 155
Slowest packet = 336955
Flit latency average = 18.0297
	minimum = 6
	maximum = 155
Slowest flit = 2396647
Fragmentation average = 9.19592e-05
	minimum = 0
	maximum = 21
Injected packet rate average = 0.062265
	minimum = 0.0527092 (at node 0)
	maximum = 0.0725815 (at node 26)
Accepted packet rate average = 0.062265
	minimum = 0.0527092 (at node 0)
	maximum = 0.0725815 (at node 26)
Injected flit rate average = 0.160052
	minimum = 0.0677546 (at node 0)
	maximum = 0.282817 (at node 26)
Accepted flit rate average= 0.160052
	minimum = 0.0874572 (at node 17)
	maximum = 0.258953 (at node 3)
Injected packet length average = 2.5705
Accepted packet length average = 2.5705
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5926 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61 (9 samples)
Network latency average = 9.7812 (9 samples)
	minimum = 6 (9 samples)
	maximum = 58.1111 (9 samples)
Flit latency average = 9.00847 (9 samples)
	minimum = 6 (9 samples)
	maximum = 56.4444 (9 samples)
Fragmentation average = 1.02177e-05 (9 samples)
	minimum = 0 (9 samples)
	maximum = 2.33333 (9 samples)
Injected packet rate average = 0.0227507 (9 samples)
	minimum = 0.0181349 (9 samples)
	maximum = 0.0492296 (9 samples)
Accepted packet rate average = 0.0227507 (9 samples)
	minimum = 0.0181349 (9 samples)
	maximum = 0.0492296 (9 samples)
Injected flit rate average = 0.0474499 (9 samples)
	minimum = 0.0271057 (9 samples)
	maximum = 0.0933433 (9 samples)
Accepted flit rate average = 0.0474499 (9 samples)
	minimum = 0.0325862 (9 samples)
	maximum = 0.112072 (9 samples)
Injected packet size average = 2.08564 (9 samples)
Accepted packet size average = 2.08564 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 17 sec (257 sec)
gpgpu_simulation_rate = 43057 (inst/sec)
gpgpu_simulation_rate = 3249 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,835218)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,835218)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,835218)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,835218)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(6,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 836718  inst.: 11150182 (ipc=56.3) sim_rate=43217 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:03:59 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(29,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2255,835218), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2256,835218)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2310,835218), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2311,835218)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2313,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2313,835218), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2314,835218)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2314,835218)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2319,835218), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2320,835218)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2322,835218), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2323,835218)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2337,835218), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2338,835218)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2340,835218), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2341,835218)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2346,835218), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2347,835218)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2349,835218), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2350,835218)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2370,835218), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2371,835218)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2379,835218), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2380,835218)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2382,835218), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2383,835218)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2434,835218), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2435,835218)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2440,835218), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2441,835218)
GPGPU-Sim uArch: cycles simulated: 838718  inst.: 11264645 (ipc=56.8) sim_rate=43492 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:04:00 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(20,0,0) tid=(359,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4360,835218), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4361,835218)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4375,835218), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4376,835218)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4407,835218), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4408,835218)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4413,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4416,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4419,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4419,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4434,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4437,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4440,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4452,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4455,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4461,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4541,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4547,835218), 2 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(35,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 841218  inst.: 11408325 (ipc=57.1) sim_rate=43878 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:04:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6457,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6465,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6484,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6487,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6515,835218), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6518,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6518,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6521,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6538,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6541,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6544,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6558,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6567,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6642,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6648,835218), 1 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(51,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 843718  inst.: 11551018 (ipc=57.1) sim_rate=44256 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:04:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8551,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8561,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8582,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8591,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8606,835218), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8615,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8627,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8630,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8642,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8645,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8651,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8658,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8670,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8746,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8752,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(60,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9672,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10684,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10689,835218), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 10690
gpu_sim_insn = 507084
gpu_ipc =      47.4354
gpu_tot_sim_cycle = 845908
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      13.6809
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 38085
gpu_stall_icnt2sh    = 1945483
gpu_total_sim_rate=44340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 72290, Miss = 35448, Miss_rate = 0.490, Pending_hits = 1274, Reservation_fails = 4469
	L1D_cache_core[1]: Access = 72655, Miss = 35458, Miss_rate = 0.488, Pending_hits = 1343, Reservation_fails = 5421
	L1D_cache_core[2]: Access = 74457, Miss = 36708, Miss_rate = 0.493, Pending_hits = 1365, Reservation_fails = 6591
	L1D_cache_core[3]: Access = 85865, Miss = 42075, Miss_rate = 0.490, Pending_hits = 1723, Reservation_fails = 6651
	L1D_cache_core[4]: Access = 72017, Miss = 35203, Miss_rate = 0.489, Pending_hits = 1397, Reservation_fails = 5027
	L1D_cache_core[5]: Access = 73255, Miss = 35989, Miss_rate = 0.491, Pending_hits = 1395, Reservation_fails = 5400
	L1D_cache_core[6]: Access = 76656, Miss = 37556, Miss_rate = 0.490, Pending_hits = 1383, Reservation_fails = 6122
	L1D_cache_core[7]: Access = 74071, Miss = 36468, Miss_rate = 0.492, Pending_hits = 1384, Reservation_fails = 4855
	L1D_cache_core[8]: Access = 73043, Miss = 35974, Miss_rate = 0.493, Pending_hits = 1395, Reservation_fails = 5939
	L1D_cache_core[9]: Access = 84156, Miss = 41090, Miss_rate = 0.488, Pending_hits = 1603, Reservation_fails = 7949
	L1D_cache_core[10]: Access = 78819, Miss = 38467, Miss_rate = 0.488, Pending_hits = 1541, Reservation_fails = 6757
	L1D_cache_core[11]: Access = 74116, Miss = 36109, Miss_rate = 0.487, Pending_hits = 1378, Reservation_fails = 5530
	L1D_cache_core[12]: Access = 75708, Miss = 37520, Miss_rate = 0.496, Pending_hits = 1431, Reservation_fails = 5960
	L1D_cache_core[13]: Access = 77501, Miss = 38311, Miss_rate = 0.494, Pending_hits = 1383, Reservation_fails = 6790
	L1D_cache_core[14]: Access = 74008, Miss = 36450, Miss_rate = 0.493, Pending_hits = 1421, Reservation_fails = 6445
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 558826
	L1D_total_cache_miss_rate = 0.4908
	L1D_total_cache_pending_hits = 21416
	L1D_total_cache_reservation_fails = 89906
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 553757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 328995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87342
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108179
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2584, 2068, 2610, 2139, 2653, 2163, 2167, 2193, 2599, 2180, 2610, 2625, 2090, 2115, 2139, 2599, 1146, 1107, 1131, 1107, 1109, 1107, 1146, 1591, 1113, 1141, 1111, 1085, 1547, 1128, 1504, 1072, 1090, 1118, 1079, 1053, 1496, 1060, 1077, 1079, 1060, 1509, 1537, 1088, 1079, 1064, 1507, 1064, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 945346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 328995
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 945346
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5532	W0_Idle:1190438	W0_Scoreboard:18703785	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2631960 {8:328995,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44743320 {136:328995,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 185 
maxdqlatency = 0 
maxmflatency = 732 
averagemflatency = 191 
max_icnt2mem_latency = 251 
max_icnt2sh_latency = 845907 
mrq_lat_table:20923 	2844 	233 	656 	3796 	264 	80 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	480992 	82331 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	373745 	177172 	11590 	810 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59907 	112115 	125599 	31043 	346 	0 	0 	1 	6 	22 	54 	481 	5173 	13913 	67353 	74596 	72855 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1665 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        27        25        32        32        24        26        42        44        62        53        32        32        32        30 
dram[1]:        32        31        30        19        31        32        25        24        32        36        48        31        30        32        32        28 
dram[2]:        32        31        32        18        31        32        32        29        32        32        32        19        32        30        31        30 
dram[3]:        32        32        29        33        34        32        25        23        52        50        52        56        31        31        29        28 
dram[4]:        32        33        22        16        34        31        24        25        31        31        46        30        32        31        28        31 
dram[5]:        31        32        25        28        33        30        27        29        31        31        31        50        32        32        31        31 
maximum service time to same row:
dram[0]:     95412    105596     76033     36366     54444     79148     70826     76548     89293     97863     48593     51703     88009     91414    101002     93384 
dram[1]:     95412     95411     87825     64102     65468     98704     69115     69113     89706     97852     90017     90021     91321     98534    101003     93393 
dram[2]:     95414     95398     75583     57855     55755     90619     70800     69458     89711     89581    134997     68538     98282     91409     98753     93467 
dram[3]:    102284     95395     70920     45675     77922     88183     46719     69110     89713     88914     60819     77672     98283     98535     93019     93469 
dram[4]:    105634     95413     69628     37915     77904    102223     76565     75378     89017     89774     71710     84194     98287     91409     91264     93471 
dram[5]:     94397     95414     64196     57957     92501     79203     76619     70819     91975     89695     90022     95060     91407     91409     91248    100998 
average row accesses per activate:
dram[0]:  5.304348  5.333333  3.480000  3.211009  2.950495  3.357143  3.686047  3.439560  4.125000  4.078948  3.988372  3.390000  3.385542  3.370370  3.461539  4.059701 
dram[1]:  5.140000  4.940000  3.691489  3.510204  3.200000  3.216867  3.890244  3.674419  4.074074  3.766667  3.418367  3.316832  3.443038  3.341463  4.366667  3.417722 
dram[2]:  5.085106  5.020833  3.597938  3.138889  3.157303  3.545455  3.817073  3.898734  4.050633  3.770115  3.479592  3.781609  3.819444  3.000000  4.406780  3.666667 
dram[3]:  5.133333  4.754717  4.000000  3.466019  3.544304  3.853333  4.160000  3.807229  4.642857  3.606061  3.574468  3.688889  3.615385  3.474359  3.481013  3.506849 
dram[4]:  4.648148  4.773585  2.916667  3.060869  3.412500  3.658228  3.655172  3.961039  4.205128  3.681319  3.703297  3.730337  3.269663  3.137931  3.802817  3.560000 
dram[5]:  5.488889  4.641510  3.372727  3.281818  4.257576  3.365854  4.295774  3.333333  4.432433  4.168674  3.627660  4.059524  3.435897  3.586667  3.573333  3.637681 
average row locality = 28819/7752 = 3.717621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       244       256       272       278       279       270       299       297       295       278       307       301       275       269       270       272 
dram[1]:       257       247       271       275       269       254       298       299       298       304       302       303       268       270       262       270 
dram[2]:       239       241       274       273       264       263       293       291       288       296       305       295       271       270       260       264 
dram[3]:       231       252       276       275       268       279       294       298       291       316       299       292       278       269       275       256 
dram[4]:       251       253       283       278       260       277       302       289       296       301       300       297       287       271       270       267 
dram[5]:       247       246       293       279       267       265       289       293       296       313       307       305       264       267       268       251 
total reads: 26677
bank skew: 316/231 = 1.37
chip skew: 4482/4387 = 1.02
number of total write accesses:
dram[0]:         0         0        76        72        19        12        18        16        35        32        36        38         6         4         0         0 
dram[1]:         0         0        76        69        19        13        21        17        32        35        33        32         4         4         0         0 
dram[2]:         0         0        75        66        17        10        20        17        32        32        36        34         4         9         0         0 
dram[3]:         0         0        72        82        12        10        18        18        34        41        37        40         4         2         0         0 
dram[4]:         0         0        67        74        13        12        16        16        32        34        37        35         4         2         0         0 
dram[5]:         0         0        78        82        14        11        16        17        32        33        34        36         4         2         0         0 
total reads: 2142
min_bank_accesses = 0!
chip skew: 370/342 = 1.08
average mf latency per bank:
dram[0]:        451       418       509       529      8892      9829     12138     12672      2292      2329      2063      2232       769       716       464       456
dram[1]:        413       449       522       529      9023     11496     12219     12602      2223      2044      2137      2150       761       724       465       454
dram[2]:        427       440       565       544      9700     11367     12762     12958      2440      2356      2100      2209       717      2403       479       493
dram[3]:        468       433       518       516      9560     10737     12276     12971      2285      2185      2211      2245       711       601       458       485
dram[4]:        452       424       537       557     10038     11006     12352     13452      2261      2255      2183      2192       755       587       468       474
dram[5]:        413       466       498       535      9953     11415     13056     12938      2265      2237      2288      2317       731       608       467       509
maximum mf latency per bank:
dram[0]:        480       447       527       479       486       460       578       538       456       481       449       459       503       449       604       485
dram[1]:        504       469       601       551       506       510       658       558       439       483       424       493       481       474       613       463
dram[2]:        536       532       477       561       526       533       666       626       464       463       483       481       512       525       638       631
dram[3]:        460       552       461       581       505       547       524       662       466       479       449       513       454       545       538       724
dram[4]:        503       541       481       619       488       596       570       670       437       535       486       479       449       548       541       732
dram[5]:        507       549       561       687       506       634       632       678       427       519       494       445       466       525       555       662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116592 n_nop=1104587 n_act=1316 n_pre=1300 n_req=4826 n_rd=8924 n_write=465 bw_util=0.01682
n_activity=90894 dram_eff=0.2066
bk0: 488a 1114282i bk1: 512a 1114266i bk2: 544a 1111861i bk3: 556a 1111389i bk4: 558a 1112532i bk5: 540a 1113041i bk6: 598a 1112581i bk7: 594a 1112400i bk8: 590a 1112687i bk9: 556a 1112997i bk10: 614a 1112542i bk11: 602a 1112126i bk12: 550a 1113051i bk13: 538a 1113144i bk14: 540a 1113193i bk15: 544a 1113431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0217958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116592 n_nop=1104663 n_act=1303 n_pre=1287 n_req=4802 n_rd=8894 n_write=445 bw_util=0.01673
n_activity=90982 dram_eff=0.2053
bk0: 514a 1114081i bk1: 494a 1114128i bk2: 542a 1111917i bk3: 550a 1111713i bk4: 538a 1112845i bk5: 508a 1113059i bk6: 596a 1112646i bk7: 598a 1112643i bk8: 596a 1112824i bk9: 608a 1112549i bk10: 604a 1112339i bk11: 606a 1112199i bk12: 536a 1113257i bk13: 540a 1113154i bk14: 524a 1113672i bk15: 540a 1113171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0209539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116592 n_nop=1104844 n_act=1274 n_pre=1258 n_req=4739 n_rd=8774 n_write=442 bw_util=0.01651
n_activity=89026 dram_eff=0.207
bk0: 478a 1114282i bk1: 482a 1114276i bk2: 548a 1111911i bk3: 546a 1111539i bk4: 528a 1112853i bk5: 526a 1113135i bk6: 586a 1112697i bk7: 582a 1112757i bk8: 576a 1112918i bk9: 592a 1112640i bk10: 610a 1112067i bk11: 590a 1112527i bk12: 542a 1113397i bk13: 540a 1112731i bk14: 520a 1113677i bk15: 528a 1113357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.021176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116592 n_nop=1104721 n_act=1261 n_pre=1245 n_req=4819 n_rd=8898 n_write=467 bw_util=0.01677
n_activity=90181 dram_eff=0.2077
bk0: 462a 1114313i bk1: 504a 1114048i bk2: 552a 1112378i bk3: 550a 1111553i bk4: 536a 1113204i bk5: 558a 1113099i bk6: 588a 1112911i bk7: 596a 1112623i bk8: 582a 1113001i bk9: 632a 1112225i bk10: 598a 1112395i bk11: 584a 1112329i bk12: 556a 1113183i bk13: 538a 1113272i bk14: 550a 1113136i bk15: 512a 1113271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0210265
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116592 n_nop=1104533 n_act=1336 n_pre=1320 n_req=4824 n_rd=8964 n_write=439 bw_util=0.01684
n_activity=91887 dram_eff=0.2047
bk0: 502a 1114044i bk1: 506a 1114063i bk2: 566a 1111548i bk3: 556a 1111366i bk4: 520a 1113162i bk5: 554a 1112992i bk6: 604a 1112477i bk7: 578a 1112800i bk8: 592a 1112821i bk9: 602a 1112441i bk10: 600a 1112367i bk11: 594a 1112306i bk12: 574a 1112933i bk13: 542a 1113002i bk14: 540a 1113357i bk15: 534a 1113226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.021545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116592 n_nop=1104730 n_act=1262 n_pre=1246 n_req=4809 n_rd=8900 n_write=454 bw_util=0.01675
n_activity=89309 dram_eff=0.2095
bk0: 494a 1114289i bk1: 492a 1114148i bk2: 586a 1111277i bk3: 558a 1111282i bk4: 534a 1113425i bk5: 530a 1113094i bk6: 578a 1112939i bk7: 586a 1112463i bk8: 592a 1112925i bk9: 626a 1112644i bk10: 614a 1112391i bk11: 610a 1112593i bk12: 528a 1113306i bk13: 534a 1113303i bk14: 536a 1113251i bk15: 502a 1113475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0218298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45627, Miss = 2241, Miss_rate = 0.049, Pending_hits = 30, Reservation_fails = 239
L2_cache_bank[1]: Access = 46526, Miss = 2221, Miss_rate = 0.048, Pending_hits = 21, Reservation_fails = 36
L2_cache_bank[2]: Access = 45598, Miss = 2225, Miss_rate = 0.049, Pending_hits = 30, Reservation_fails = 154
L2_cache_bank[3]: Access = 46878, Miss = 2222, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 46758, Miss = 2194, Miss_rate = 0.047, Pending_hits = 30, Reservation_fails = 252
L2_cache_bank[5]: Access = 50210, Miss = 2193, Miss_rate = 0.044, Pending_hits = 22, Reservation_fails = 162
L2_cache_bank[6]: Access = 45896, Miss = 2212, Miss_rate = 0.048, Pending_hits = 21, Reservation_fails = 43
L2_cache_bank[7]: Access = 47496, Miss = 2237, Miss_rate = 0.047, Pending_hits = 28, Reservation_fails = 48
L2_cache_bank[8]: Access = 46348, Miss = 2249, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 48
L2_cache_bank[9]: Access = 47543, Miss = 2233, Miss_rate = 0.047, Pending_hits = 20, Reservation_fails = 46
L2_cache_bank[10]: Access = 46863, Miss = 2231, Miss_rate = 0.048, Pending_hits = 23, Reservation_fails = 56
L2_cache_bank[11]: Access = 47811, Miss = 2219, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 52
L2_total_cache_accesses = 563554
L2_total_cache_misses = 26677
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 1136
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 474
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1879924
icnt_total_pkts_simt_to_mem=798270
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.89276
	minimum = 6
	maximum = 95
Network latency average = 9.60176
	minimum = 6
	maximum = 94
Slowest packet = 1118277
Flit latency average = 9.46235
	minimum = 6
	maximum = 93
Slowest flit = 2663538
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0310155
	minimum = 0.0261927 (at node 8)
	maximum = 0.119551 (at node 20)
Accepted packet rate average = 0.0310155
	minimum = 0.0261927 (at node 8)
	maximum = 0.119551 (at node 20)
Injected flit rate average = 0.0517202
	minimum = 0.0417212 (at node 17)
	maximum = 0.134518 (at node 20)
Accepted flit rate average= 0.0517202
	minimum = 0.0381665 (at node 8)
	maximum = 0.23536 (at node 20)
Injected packet length average = 1.66756
Accepted packet length average = 1.66756
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5226 (10 samples)
	minimum = 6 (10 samples)
	maximum = 64.4 (10 samples)
Network latency average = 9.76326 (10 samples)
	minimum = 6 (10 samples)
	maximum = 61.7 (10 samples)
Flit latency average = 9.05386 (10 samples)
	minimum = 6 (10 samples)
	maximum = 60.1 (10 samples)
Fragmentation average = 9.19592e-06 (10 samples)
	minimum = 0 (10 samples)
	maximum = 2.1 (10 samples)
Injected packet rate average = 0.0235772 (10 samples)
	minimum = 0.0189407 (10 samples)
	maximum = 0.0562617 (10 samples)
Accepted packet rate average = 0.0235772 (10 samples)
	minimum = 0.0189407 (10 samples)
	maximum = 0.0562617 (10 samples)
Injected flit rate average = 0.0478769 (10 samples)
	minimum = 0.0285673 (10 samples)
	maximum = 0.0974608 (10 samples)
Accepted flit rate average = 0.0478769 (10 samples)
	minimum = 0.0331442 (10 samples)
	maximum = 0.124401 (10 samples)
Injected packet size average = 2.03064 (10 samples)
Accepted packet size average = 2.03064 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 21 sec (261 sec)
gpgpu_simulation_rate = 44340 (inst/sec)
gpgpu_simulation_rate = 3241 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,845908)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,845908)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,845908)
GPGPU-Sim uArch: cycles simulated: 847908  inst.: 11593571 (ipc=10.4) sim_rate=44250 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:04:03 2016
GPGPU-Sim uArch: cycles simulated: 851408  inst.: 11625836 (ipc= 9.6) sim_rate=44204 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:04:04 2016
GPGPU-Sim uArch: cycles simulated: 853408  inst.: 11639728 (ipc= 8.9) sim_rate=44089 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:04:05 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(11,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 855408  inst.: 11655782 (ipc= 8.7) sim_rate=43984 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:04:06 2016
GPGPU-Sim uArch: cycles simulated: 857908  inst.: 11679335 (ipc= 8.9) sim_rate=43907 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:04:07 2016
GPGPU-Sim uArch: cycles simulated: 860408  inst.: 11699324 (ipc= 8.7) sim_rate=43817 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:04:08 2016
GPGPU-Sim uArch: cycles simulated: 863408  inst.: 11724476 (ipc= 8.7) sim_rate=43748 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:04:09 2016
GPGPU-Sim uArch: cycles simulated: 865908  inst.: 11744667 (ipc= 8.6) sim_rate=43660 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:04:10 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,0,0) tid=(306,0,0)
GPGPU-Sim uArch: cycles simulated: 868908  inst.: 11768749 (ipc= 8.5) sim_rate=43587 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: cycles simulated: 871908  inst.: 11796136 (ipc= 8.6) sim_rate=43528 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:04:12 2016
GPGPU-Sim uArch: cycles simulated: 874908  inst.: 11819629 (ipc= 8.5) sim_rate=43454 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:04:13 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(10,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 877908  inst.: 11847147 (ipc= 8.6) sim_rate=43396 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:04:14 2016
GPGPU-Sim uArch: cycles simulated: 880908  inst.: 11872904 (ipc= 8.6) sim_rate=43331 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36194,845908), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36195,845908)
GPGPU-Sim uArch: cycles simulated: 883908  inst.: 11895939 (ipc= 8.5) sim_rate=43257 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:04:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38919,845908), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38920,845908)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39329,845908), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39330,845908)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39344,845908), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39345,845908)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39759,845908), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39760,845908)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39810,845908), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39811,845908)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39955,845908), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39956,845908)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40008,845908), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40009,845908)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40020,845908), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40021,845908)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40256,845908), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40257,845908)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40451,845908), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40452,845908)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40457,845908), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40458,845908)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40754,845908), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40755,845908)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40785,845908), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(40786,845908)
GPGPU-Sim uArch: cycles simulated: 886908  inst.: 11923002 (ipc= 8.5) sim_rate=43199 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:04:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41869,845908), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41870,845908)
GPGPU-Sim uArch: cycles simulated: 889408  inst.: 11941653 (ipc= 8.5) sim_rate=43110 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:04:18 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(23,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 891908  inst.: 11964317 (ipc= 8.5) sim_rate=43037 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:04:19 2016
GPGPU-Sim uArch: cycles simulated: 894908  inst.: 11987418 (ipc= 8.5) sim_rate=42965 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:04:20 2016
GPGPU-Sim uArch: cycles simulated: 897408  inst.: 12009481 (ipc= 8.5) sim_rate=42891 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:04:21 2016
GPGPU-Sim uArch: cycles simulated: 900408  inst.: 12034334 (ipc= 8.5) sim_rate=42826 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:04:22 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(28,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 903408  inst.: 12057666 (ipc= 8.4) sim_rate=42757 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:04:23 2016
GPGPU-Sim uArch: cycles simulated: 906408  inst.: 12085876 (ipc= 8.5) sim_rate=42706 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: cycles simulated: 909408  inst.: 12110174 (ipc= 8.5) sim_rate=42641 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:04:25 2016
GPGPU-Sim uArch: cycles simulated: 912408  inst.: 12136357 (ipc= 8.5) sim_rate=42583 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:04:26 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(29,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 915408  inst.: 12161906 (ipc= 8.5) sim_rate=42524 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:04:27 2016
GPGPU-Sim uArch: cycles simulated: 918408  inst.: 12186379 (ipc= 8.5) sim_rate=42461 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:04:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (75249,845908), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(75250,845908)
GPGPU-Sim uArch: cycles simulated: 921408  inst.: 12212902 (ipc= 8.5) sim_rate=42405 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:04:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (77109,845908), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(77110,845908)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (77284,845908), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(77285,845908)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (77949,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (78062,845908), 2 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(34,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (78154,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (78311,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78431,845908), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 924408  inst.: 12237736 (ipc= 8.5) sim_rate=42345 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:04:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78516,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (79777,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79911,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (79944,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80244,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80274,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (80996,845908), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 927408  inst.: 12262082 (ipc= 8.5) sim_rate=42283 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:04:31 2016
GPGPU-Sim uArch: cycles simulated: 930408  inst.: 12288238 (ipc= 8.5) sim_rate=42227 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:04:32 2016
GPGPU-Sim uArch: cycles simulated: 933908  inst.: 12318125 (ipc= 8.5) sim_rate=42185 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:04:33 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(30,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 936908  inst.: 12343474 (ipc= 8.5) sim_rate=42127 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:04:34 2016
GPGPU-Sim uArch: cycles simulated: 940408  inst.: 12373491 (ipc= 8.5) sim_rate=42086 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:04:35 2016
GPGPU-Sim uArch: cycles simulated: 943408  inst.: 12398297 (ipc= 8.5) sim_rate=42028 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:04:36 2016
GPGPU-Sim uArch: cycles simulated: 946408  inst.: 12423379 (ipc= 8.5) sim_rate=41970 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:04:37 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(32,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 949908  inst.: 12453289 (ipc= 8.5) sim_rate=41930 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:04:38 2016
GPGPU-Sim uArch: cycles simulated: 952908  inst.: 12478265 (ipc= 8.5) sim_rate=41873 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:04:39 2016
GPGPU-Sim uArch: cycles simulated: 955908  inst.: 12502122 (ipc= 8.4) sim_rate=41813 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:04:40 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(53,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 958908  inst.: 12526426 (ipc= 8.4) sim_rate=41754 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:04:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (114520,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (114940,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (115075,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (115219,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (115361,845908), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 961408  inst.: 12546610 (ipc= 8.4) sim_rate=41683 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:04:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (116445,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117076,845908), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117729,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (117778,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118287,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118844,845908), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 964908  inst.: 12573224 (ipc= 8.4) sim_rate=41633 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:04:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (119115,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (119357,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (119596,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (121539,845908), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 968408  inst.: 12603339 (ipc= 8.4) sim_rate=41595 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:04:44 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(56,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 972408  inst.: 12637114 (ipc= 8.4) sim_rate=41569 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:04:45 2016
GPGPU-Sim uArch: cycles simulated: 976408  inst.: 12670607 (ipc= 8.4) sim_rate=41542 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:04:46 2016
GPGPU-Sim uArch: cycles simulated: 979908  inst.: 12700733 (ipc= 8.4) sim_rate=41505 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:04:47 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(51,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 983908  inst.: 12734094 (ipc= 8.4) sim_rate=41479 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:04:48 2016
GPGPU-Sim uArch: cycles simulated: 987908  inst.: 12766843 (ipc= 8.4) sim_rate=41450 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:04:49 2016
GPGPU-Sim uArch: cycles simulated: 991908  inst.: 12799693 (ipc= 8.4) sim_rate=41422 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 07:04:50 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(51,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 995908  inst.: 12830885 (ipc= 8.4) sim_rate=41389 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 07:04:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (151124,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (153076,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (153235,845908), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 999908  inst.: 12856115 (ipc= 8.3) sim_rate=41337 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 07:04:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (154294,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (154354,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (155406,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (156031,845908), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (156289,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (156472,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (158137,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (158642,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (158812,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (159025,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159859,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1006408  inst.: 12879116 (ipc= 8.1) sim_rate=41279 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 07:04:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (161570,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1017908  inst.: 12899064 (ipc= 7.7) sim_rate=41211 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 07:04:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (175526,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(61,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 1031408  inst.: 12917470 (ipc= 7.2) sim_rate=41138 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 07:04:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (189936,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (194581,845908), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 194582
gpu_sim_insn = 1348629
gpu_ipc =       6.9309
gpu_tot_sim_cycle = 1040490
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      12.4186
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 38085
gpu_stall_icnt2sh    = 1952660
gpu_total_sim_rate=41151

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 82855, Miss = 39075, Miss_rate = 0.472, Pending_hits = 1332, Reservation_fails = 4469
	L1D_cache_core[1]: Access = 84626, Miss = 39608, Miss_rate = 0.468, Pending_hits = 1399, Reservation_fails = 5421
	L1D_cache_core[2]: Access = 83935, Miss = 39989, Miss_rate = 0.476, Pending_hits = 1408, Reservation_fails = 6591
	L1D_cache_core[3]: Access = 94735, Miss = 45163, Miss_rate = 0.477, Pending_hits = 1760, Reservation_fails = 6651
	L1D_cache_core[4]: Access = 81480, Miss = 38455, Miss_rate = 0.472, Pending_hits = 1459, Reservation_fails = 5027
	L1D_cache_core[5]: Access = 83278, Miss = 39449, Miss_rate = 0.474, Pending_hits = 1458, Reservation_fails = 5400
	L1D_cache_core[6]: Access = 87728, Miss = 41453, Miss_rate = 0.473, Pending_hits = 1432, Reservation_fails = 6122
	L1D_cache_core[7]: Access = 83473, Miss = 39682, Miss_rate = 0.475, Pending_hits = 1435, Reservation_fails = 4955
	L1D_cache_core[8]: Access = 82904, Miss = 39416, Miss_rate = 0.475, Pending_hits = 1445, Reservation_fails = 5939
	L1D_cache_core[9]: Access = 93479, Miss = 44275, Miss_rate = 0.474, Pending_hits = 1649, Reservation_fails = 7949
	L1D_cache_core[10]: Access = 88611, Miss = 41871, Miss_rate = 0.473, Pending_hits = 1593, Reservation_fails = 6757
	L1D_cache_core[11]: Access = 84384, Miss = 39683, Miss_rate = 0.470, Pending_hits = 1427, Reservation_fails = 5530
	L1D_cache_core[12]: Access = 85737, Miss = 40979, Miss_rate = 0.478, Pending_hits = 1474, Reservation_fails = 5960
	L1D_cache_core[13]: Access = 89432, Miss = 42428, Miss_rate = 0.474, Pending_hits = 1440, Reservation_fails = 6790
	L1D_cache_core[14]: Access = 84269, Miss = 40015, Miss_rate = 0.475, Pending_hits = 1467, Reservation_fails = 6445
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 611541
	L1D_total_cache_miss_rate = 0.4737
	L1D_total_cache_pending_hits = 22178
	L1D_total_cache_reservation_fails = 90006
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 651651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87442
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 761690
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3020, 2504, 3046, 2575, 3056, 2599, 2603, 2629, 3035, 2616, 3035, 3061, 2323, 2551, 2575, 3013, 1364, 1325, 1349, 1325, 1327, 1325, 1364, 1809, 1331, 1359, 1329, 1303, 1765, 1346, 1722, 1290, 1308, 1336, 1297, 1271, 1714, 1278, 1295, 1297, 1278, 1727, 1755, 1306, 1297, 1282, 1725, 1271, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 1060355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381654
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1060355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5702	W0_Idle:1425270	W0_Scoreboard:23137440	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3053232 {8:381654,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51904944 {136:381654,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 185 
maxdqlatency = 0 
maxmflatency = 732 
averagemflatency = 189 
max_icnt2mem_latency = 251 
max_icnt2sh_latency = 1036217 
mrq_lat_table:28354 	3281 	280 	710 	4943 	319 	83 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	526762 	90214 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	426920 	177650 	11590 	810 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	84022 	136789 	129441 	31071 	346 	0 	0 	1 	6 	22 	54 	481 	5173 	13913 	67353 	74596 	73849 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2054 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        58        55        32        32        29        29        42        44        62        53        32        32        32        30 
dram[1]:        32        31        57        58        31        32        26        31        32        36        48        31        30        32        32        28 
dram[2]:        32        31        62        59        31        32        32        29        32        32        32        28        32        30        31        30 
dram[3]:        32        32        61        60        34        32        31        30        52        50        52        56        31        31        29        28 
dram[4]:        32        33        57        59        34        31        32        30        32        32        46        30        32        31        28        31 
dram[5]:        31        32        59        60        33        30        32        29        31        31        31        50        32        32        31        31 
maximum service time to same row:
dram[0]:     95412    105596     76033     36366     54444     79148     70826     76548     89293     97863     48593     51703     88009     91414    101002     93384 
dram[1]:     95412     95411     87825     64102     65468     98704     69115     69113     89706     97852     90017     90021     91321     98534    101003     93393 
dram[2]:     95414     95398     75583     57855     55755     90619     70800     69458     89711     89581    134997     68538     98282     91409     98753     93467 
dram[3]:    102284     95395     70920     45675     77922     88183     46719     69110     89713     88914     60819     77672     98283     98535     93019     93469 
dram[4]:    105634     95413     69628     37915     77904    102223     76565     75378     89017     89774     71710     84194     98287     91409     91264     93471 
dram[5]:     94397     95414     64196     57957     92501     79203     76619     70819     91975     89695     90022     95060     91407     91409     91248    100998 
average row accesses per activate:
dram[0]:  4.822581  5.126984  3.164179  3.051095  2.575163  2.737589  3.166667  3.000000  3.068965  3.234848  3.019480  2.682081  3.198276  3.024000  3.173913  3.724490 
dram[1]:  5.062500  4.720588  3.474138  3.482759  2.807407  2.720588  3.333333  3.218750  3.170068  3.190141  2.596591  2.548023  2.975806  3.066116  3.896552  3.485437 
dram[2]:  4.803030  5.032258  3.577586  3.113636  2.724138  2.720280  3.487603  3.336066  3.233577  3.068965  2.772455  2.933333  3.311927  2.875969  4.104651  3.567010 
dram[3]:  4.402985  4.714286  3.495868  3.251852  2.937984  3.110236  3.333333  2.992908  3.264286  2.980892  2.923567  2.893082  3.126050  3.243478  3.327103  3.276191 
dram[4]:  4.364865  4.761194  2.971831  2.970803  2.984000  2.861538  3.529915  3.220472  3.062500  2.980132  2.849057  2.886076  3.081301  3.110169  3.336539  3.289720 
dram[5]:  4.936508  4.742424  3.371212  3.109589  3.398148  2.858268  3.495868  2.881119  3.425197  3.127517  3.000000  3.149660  3.131579  3.367924  3.140351  3.440000 
average row locality = 37993/11800 = 3.219746
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       299       323       340       340       354       349       384       397       380       364       397       395       361       370       365       365 
dram[1]:       324       321       320       333       339       336       395       382       402       389       393       390       361       363       339       359 
dram[2]:       317       312       337       340       352       355       386       375       379       382       397       376       353       359       353       346 
dram[3]:       295       330       342       348       344       363       397       388       393       398       393       389       364       369       356       344 
dram[4]:       323       319       351       328       337       342       382       378       378       387       386       390       371       364       347       352 
dram[5]:       311       313       358       362       334       332       391       381       373       404       405       396       349       353       358       344 
total reads: 34560
bank skew: 405/295 = 1.37
chip skew: 5813/5719 = 1.02
number of total write accesses:
dram[0]:         0         0        84        78        40        37        34        32        65        63        68        69        10         8         0         0 
dram[1]:         0         0        83        71        40        34        35        30        64        64        64        61         8         8         0         0 
dram[2]:         0         0        78        71        43        34        36        32        64        63        66        64         8        12         0         0 
dram[3]:         0         0        81        91        35        32        33        34        64        70        66        71         8         4         0         0 
dram[4]:         0         0        71        79        36        30        31        31        63        63        67        66         8         3         0         0 
dram[5]:         0         0        87        92        33        31        32        31        62        62        66        67         8         4         0         0 
total reads: 3433
min_bank_accesses = 0!
chip skew: 589/548 = 1.07
average mf latency per bank:
dram[0]:        420       388       499       521      7087      7540     10289     10318      1753      1746      1577      1687       646       591       416       410
dram[1]:        385       408       522       529      7213      8808     10105     10749      1636      1581      1624      1651       631       604       423       412
dram[2]:        388       402       554       532      7257      8464     10525     10886      1820      1791      1602      1704       609      1874       426       442
dram[3]:        427       396       506       505      7425      8330      9937     10776      1687      1716      1675      1680       603       511       416       432
dram[4]:        413       393       527       558      7721      9040     10582     11109      1734      1732      1677      1653       641       507       426       426
dram[5]:        385       425       491       514      7973      9197     10481     10823      1757      1715      1714      1761       615       525       419       446
maximum mf latency per bank:
dram[0]:        480       447       527       479       486       460       578       538       456       481       449       459       503       449       604       485
dram[1]:        504       469       601       551       506       510       658       558       439       483       424       493       481       474       613       463
dram[2]:        536       532       477       561       526       533       666       626       464       463       483       481       512       525       638       631
dram[3]:        460       552       461       581       505       547       524       662       466       479       449       513       454       545       538       724
dram[4]:        503       541       481       619       488       596       570       670       437       535       486       479       449       548       541       732
dram[5]:        507       549       561       687       506       634       632       678       427       519       494       445       466       525       555       662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373439 n_nop=1356930 n_act=2023 n_pre=2007 n_req=6371 n_rd=11566 n_write=913 bw_util=0.01817
n_activity=126787 dram_eff=0.1968
bk0: 598a 1370426i bk1: 646a 1370486i bk2: 680a 1367560i bk3: 680a 1367240i bk4: 708a 1367582i bk5: 698a 1367831i bk6: 768a 1367583i bk7: 794a 1367231i bk8: 760a 1367222i bk9: 728a 1367791i bk10: 794a 1366722i bk11: 790a 1366255i bk12: 722a 1368574i bk13: 740a 1368319i bk14: 730a 1368565i bk15: 730a 1368973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0225856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373439 n_nop=1357166 n_act=1969 n_pre=1953 n_req=6308 n_rd=11492 n_write=859 bw_util=0.01799
n_activity=125506 dram_eff=0.1968
bk0: 648a 1370242i bk1: 642a 1370216i bk2: 640a 1367972i bk3: 666a 1367907i bk4: 678a 1368143i bk5: 672a 1368000i bk6: 790a 1367752i bk7: 764a 1367962i bk8: 804a 1367238i bk9: 778a 1367331i bk10: 786a 1366441i bk11: 780a 1366454i bk12: 722a 1368318i bk13: 726a 1368445i bk14: 678a 1369353i bk15: 718a 1368949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0210799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373439 n_nop=1357283 n_act=1927 n_pre=1911 n_req=6290 n_rd=11438 n_write=880 bw_util=0.01794
n_activity=123420 dram_eff=0.1996
bk0: 634a 1370317i bk1: 624a 1370481i bk2: 674a 1368017i bk3: 680a 1367544i bk4: 704a 1367744i bk5: 710a 1367648i bk6: 772a 1367975i bk7: 750a 1367867i bk8: 758a 1367536i bk9: 764a 1367274i bk10: 794a 1366377i bk11: 752a 1367057i bk12: 706a 1368751i bk13: 718a 1368141i bk14: 706a 1369295i bk15: 692a 1369139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0214018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373439 n_nop=1356968 n_act=1978 n_pre=1962 n_req=6402 n_rd=11626 n_write=905 bw_util=0.01825
n_activity=127156 dram_eff=0.1971
bk0: 590a 1370298i bk1: 660a 1370152i bk2: 684a 1368016i bk3: 696a 1367175i bk4: 688a 1368191i bk5: 726a 1368139i bk6: 794a 1367719i bk7: 776a 1367429i bk8: 786a 1367249i bk9: 796a 1366865i bk10: 786a 1366872i bk11: 778a 1366628i bk12: 728a 1368434i bk13: 738a 1368641i bk14: 712a 1368860i bk15: 688a 1368873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0214899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373439 n_nop=1357168 n_act=1983 n_pre=1967 n_req=6283 n_rd=11470 n_write=851 bw_util=0.01794
n_activity=126453 dram_eff=0.1949
bk0: 646a 1370036i bk1: 638a 1370287i bk2: 702a 1367528i bk3: 656a 1367474i bk4: 674a 1368383i bk5: 684a 1368195i bk6: 764a 1368069i bk7: 756a 1367832i bk8: 756a 1367316i bk9: 774a 1367049i bk10: 772a 1366822i bk11: 780a 1366612i bk12: 742a 1368324i bk13: 728a 1368465i bk14: 694a 1368985i bk15: 704a 1368855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0213457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373439 n_nop=1357201 n_act=1920 n_pre=1904 n_req=6339 n_rd=11528 n_write=886 bw_util=0.01808
n_activity=123778 dram_eff=0.2006
bk0: 622a 1370372i bk1: 626a 1370379i bk2: 716a 1367210i bk3: 724a 1366810i bk4: 668a 1368763i bk5: 664a 1368398i bk6: 782a 1367830i bk7: 762a 1367495i bk8: 746a 1367758i bk9: 808a 1367110i bk10: 810a 1366846i bk11: 792a 1367118i bk12: 698a 1368706i bk13: 706a 1368875i bk14: 716a 1368573i bk15: 688a 1369059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.022041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50024, Miss = 2880, Miss_rate = 0.058, Pending_hits = 30, Reservation_fails = 239
L2_cache_bank[1]: Access = 50950, Miss = 2903, Miss_rate = 0.057, Pending_hits = 21, Reservation_fails = 36
L2_cache_bank[2]: Access = 49910, Miss = 2873, Miss_rate = 0.058, Pending_hits = 30, Reservation_fails = 154
L2_cache_bank[3]: Access = 51548, Miss = 2873, Miss_rate = 0.056, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 51115, Miss = 2874, Miss_rate = 0.056, Pending_hits = 30, Reservation_fails = 252
L2_cache_bank[5]: Access = 54811, Miss = 2845, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 162
L2_cache_bank[6]: Access = 50183, Miss = 2884, Miss_rate = 0.057, Pending_hits = 21, Reservation_fails = 43
L2_cache_bank[7]: Access = 52190, Miss = 2929, Miss_rate = 0.056, Pending_hits = 28, Reservation_fails = 48
L2_cache_bank[8]: Access = 50654, Miss = 2875, Miss_rate = 0.057, Pending_hits = 18, Reservation_fails = 48
L2_cache_bank[9]: Access = 52135, Miss = 2860, Miss_rate = 0.055, Pending_hits = 20, Reservation_fails = 46
L2_cache_bank[10]: Access = 51162, Miss = 2879, Miss_rate = 0.056, Pending_hits = 23, Reservation_fails = 56
L2_cache_bank[11]: Access = 52525, Miss = 2885, Miss_rate = 0.055, Pending_hits = 24, Reservation_fails = 52
L2_total_cache_accesses = 617207
L2_total_cache_misses = 34560
L2_total_cache_miss_rate = 0.0560
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 1136
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 348399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 474
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.131
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2144213
icnt_total_pkts_simt_to_mem=852917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7218
	minimum = 6
	maximum = 80
Network latency average = 11.3761
	minimum = 6
	maximum = 75
Slowest packet = 1163932
Flit latency average = 10.6449
	minimum = 6
	maximum = 71
Slowest flit = 2934424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0204248
	minimum = 0.0161885 (at node 3)
	maximum = 0.0242263 (at node 26)
Accepted packet rate average = 0.0204248
	minimum = 0.0161885 (at node 3)
	maximum = 0.0242263 (at node 26)
Injected flit rate average = 0.0607068
	minimum = 0.0165123 (at node 3)
	maximum = 0.119322 (at node 26)
Accepted flit rate average= 0.0607068
	minimum = 0.0224378 (at node 21)
	maximum = 0.106999 (at node 1)
Injected packet length average = 2.97221
Accepted packet length average = 2.97221
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6316 (11 samples)
	minimum = 6 (11 samples)
	maximum = 65.8182 (11 samples)
Network latency average = 9.90989 (11 samples)
	minimum = 6 (11 samples)
	maximum = 62.9091 (11 samples)
Flit latency average = 9.19851 (11 samples)
	minimum = 6 (11 samples)
	maximum = 61.0909 (11 samples)
Fragmentation average = 8.35993e-06 (11 samples)
	minimum = 0 (11 samples)
	maximum = 1.90909 (11 samples)
Injected packet rate average = 0.0232906 (11 samples)
	minimum = 0.0186905 (11 samples)
	maximum = 0.0533494 (11 samples)
Accepted packet rate average = 0.0232906 (11 samples)
	minimum = 0.0186905 (11 samples)
	maximum = 0.0533494 (11 samples)
Injected flit rate average = 0.0490433 (11 samples)
	minimum = 0.0274713 (11 samples)
	maximum = 0.0994483 (11 samples)
Accepted flit rate average = 0.0490433 (11 samples)
	minimum = 0.0321709 (11 samples)
	maximum = 0.122819 (11 samples)
Injected packet size average = 2.10571 (11 samples)
Accepted packet size average = 2.10571 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 14 sec (314 sec)
gpgpu_simulation_rate = 41151 (inst/sec)
gpgpu_simulation_rate = 3313 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1040490)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1040490)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1040490)
GPGPU-Sim uArch: cycles simulated: 1041490  inst.: 12985046 (ipc=63.6) sim_rate=41222 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 07:04:56 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,0,0) tid=(359,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1463,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1464,1040490)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1559,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1560,1040490)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1561,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1562,1040490)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1565,1040490), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1566,1040490)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1566,1040490), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1567,1040490)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1570,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1571,1040490)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1571,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1571,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1572,1040490)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1572,1040490)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1677,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1678,1040490)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1678,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1679,1040490)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1683,1040490), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1684,1040490)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1684,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1685,1040490)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1687,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1688,1040490)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1689,1040490), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1690,1040490)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1698,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1699,1040490)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(28,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2854,1040490), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2855,1040490)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2960,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2961,1040490)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2978,1040490), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2979,1040490)
GPGPU-Sim uArch: cycles simulated: 1043490  inst.: 13124502 (ipc=67.7) sim_rate=41533 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 07:04:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3072,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3089,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3091,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3190,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3191,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3195,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3200,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3201,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3213,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3312,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3313,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3320,1040490), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(35,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4475,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4484,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4609,1040490), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4698,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4702,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4703,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4716,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4719,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4823,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4825,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4827,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4829,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4841,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4940,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4948,1040490), 1 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(59,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5880,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5987,1040490), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1046490  inst.: 13330646 (ipc=68.2) sim_rate=42052 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 07:04:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6097,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6208,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6237,1040490), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6328,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6335,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6341,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6342,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6346,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6449,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6455,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6456,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6457,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6467,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7206,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7390,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7613,1040490), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 7614
gpu_sim_insn = 450048
gpu_ipc =      59.1080
gpu_tot_sim_cycle = 1048104
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      12.7578
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 38085
gpu_stall_icnt2sh    = 1952660
gpu_total_sim_rate=42181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 82919, Miss = 39091, Miss_rate = 0.471, Pending_hits = 1348, Reservation_fails = 4469
	L1D_cache_core[1]: Access = 84690, Miss = 39624, Miss_rate = 0.468, Pending_hits = 1415, Reservation_fails = 5421
	L1D_cache_core[2]: Access = 84015, Miss = 40009, Miss_rate = 0.476, Pending_hits = 1428, Reservation_fails = 6591
	L1D_cache_core[3]: Access = 94799, Miss = 45179, Miss_rate = 0.477, Pending_hits = 1776, Reservation_fails = 6651
	L1D_cache_core[4]: Access = 81544, Miss = 38471, Miss_rate = 0.472, Pending_hits = 1475, Reservation_fails = 5027
	L1D_cache_core[5]: Access = 83350, Miss = 39467, Miss_rate = 0.474, Pending_hits = 1476, Reservation_fails = 5400
	L1D_cache_core[6]: Access = 87792, Miss = 41469, Miss_rate = 0.472, Pending_hits = 1448, Reservation_fails = 6122
	L1D_cache_core[7]: Access = 83537, Miss = 39698, Miss_rate = 0.475, Pending_hits = 1451, Reservation_fails = 4955
	L1D_cache_core[8]: Access = 82968, Miss = 39432, Miss_rate = 0.475, Pending_hits = 1461, Reservation_fails = 5939
	L1D_cache_core[9]: Access = 93543, Miss = 44291, Miss_rate = 0.473, Pending_hits = 1665, Reservation_fails = 7949
	L1D_cache_core[10]: Access = 88675, Miss = 41887, Miss_rate = 0.472, Pending_hits = 1609, Reservation_fails = 6757
	L1D_cache_core[11]: Access = 84464, Miss = 39703, Miss_rate = 0.470, Pending_hits = 1447, Reservation_fails = 5530
	L1D_cache_core[12]: Access = 85801, Miss = 40995, Miss_rate = 0.478, Pending_hits = 1490, Reservation_fails = 5960
	L1D_cache_core[13]: Access = 89496, Miss = 42444, Miss_rate = 0.474, Pending_hits = 1456, Reservation_fails = 6790
	L1D_cache_core[14]: Access = 84333, Miss = 40031, Miss_rate = 0.475, Pending_hits = 1483, Reservation_fails = 6445
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 611791
	L1D_total_cache_miss_rate = 0.4735
	L1D_total_cache_pending_hits = 22428
	L1D_total_cache_reservation_fails = 90006
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 652151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87442
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3050, 2534, 3076, 2605, 3086, 2629, 2633, 2659, 3065, 2646, 3065, 3091, 2353, 2581, 2605, 3043, 1379, 1340, 1364, 1340, 1342, 1340, 1379, 1824, 1346, 1374, 1344, 1318, 1780, 1361, 1737, 1305, 1323, 1351, 1312, 1286, 1729, 1293, 1310, 1312, 1293, 1742, 1770, 1321, 1312, 1297, 1740, 1286, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 1060355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381904
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1060355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5702	W0_Idle:1436397	W0_Scoreboard:23308259	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3055232 {8:381904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51938944 {136:381904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 185 
maxdqlatency = 0 
maxmflatency = 732 
averagemflatency = 189 
max_icnt2mem_latency = 251 
max_icnt2sh_latency = 1036217 
mrq_lat_table:28561 	3284 	281 	712 	4943 	319 	83 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	526799 	90427 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	427170 	177650 	11590 	810 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	84270 	136791 	129441 	31071 	346 	0 	0 	1 	6 	22 	54 	481 	5173 	13913 	67353 	74596 	73849 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2068 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        58        55        32        32        29        29        42        44        62        53        32        32        32        30 
dram[1]:        32        31        57        58        31        32        26        31        32        36        48        31        30        32        32        28 
dram[2]:        32        31        62        59        31        32        32        29        32        32        32        28        32        30        31        30 
dram[3]:        32        32        61        60        34        32        31        30        52        50        52        56        31        31        29        28 
dram[4]:        32        33        57        59        34        31        32        30        32        32        46        30        32        31        28        31 
dram[5]:        31        32        59        60        33        30        32        29        31        31        31        50        32        32        31        31 
maximum service time to same row:
dram[0]:     95412    105596     76033     36366     54444     79148     70826     76548     89293     97863     48593     51703     88009     91414    101002     93384 
dram[1]:     95412     95411     87825     64102     65468     98704     69115     69113     89706     97852     90017     90021     91321     98534    101003     93393 
dram[2]:     95414     95398     75583     57855     55755     90619     70800     69458     89711     89581    134997     68538     98282     91409     98753     93467 
dram[3]:    102284     95395     70920     45675     77922     88183     46719     69110     89713     88914     60819     77672     98283     98535     93019     93469 
dram[4]:    105634     95413     69628     37915     77904    102223     76565     75378     89017     89774     71710     84194     98287     91409     91264     93471 
dram[5]:     94397     95414     64196     57957     92501     79203     76619     70819     91975     89695     90022     95060     91407     91409     91248    100998 
average row accesses per activate:
dram[0]:  4.822581  5.126984  3.164179  3.051095  2.666667  2.872340  3.166667  3.000000  3.068965  3.234848  3.019480  2.682081  3.198276  3.024000  3.173913  3.724490 
dram[1]:  5.062500  4.720588  3.474138  3.482759  2.940741  2.860294  3.333333  3.218750  3.170068  3.190141  2.596591  2.548023  2.975806  3.066116  3.896552  3.485437 
dram[2]:  4.803030  5.032258  3.577586  3.113636  2.868966  2.846154  3.487603  3.336066  3.233577  3.068965  2.772455  2.933333  3.311927  2.875969  4.104651  3.567010 
dram[3]:  4.402985  4.714286  3.495868  3.251852  3.085271  3.259843  3.333333  2.992908  3.264286  2.980892  2.923567  2.893082  3.126050  3.243478  3.327103  3.276191 
dram[4]:  4.364865  4.761194  2.971831  2.970803  3.128000  2.976923  3.529915  3.220472  3.062500  2.980132  2.849057  2.886076  3.081301  3.110169  3.336539  3.289720 
dram[5]:  4.936508  4.742424  3.371212  3.109589  3.522936  2.984252  3.495868  2.881119  3.425197  3.127517  3.000000  3.149660  3.131579  3.367924  3.140351  3.440000 
average row locality = 38206/11801 = 3.237522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       299       323       340       340       368       368       384       397       380       364       397       395       361       370       365       365 
dram[1]:       324       321       320       333       357       355       395       382       402       389       393       390       361       363       339       359 
dram[2]:       317       312       337       340       373       373       386       375       379       382       397       376       353       359       353       346 
dram[3]:       295       330       342       348       363       382       397       388       393       398       393       389       364       369       356       344 
dram[4]:       323       319       351       328       355       357       382       378       378       387       386       390       371       364       347       352 
dram[5]:       311       313       358       362       351       348       391       381       373       404       405       396       349       353       358       344 
total reads: 34773
bank skew: 405/295 = 1.37
chip skew: 5851/5758 = 1.02
number of total write accesses:
dram[0]:         0         0        84        78        40        37        34        32        65        63        68        69        10         8         0         0 
dram[1]:         0         0        83        71        40        34        35        30        64        64        64        61         8         8         0         0 
dram[2]:         0         0        78        71        43        34        36        32        64        63        66        64         8        12         0         0 
dram[3]:         0         0        81        91        35        32        33        34        64        70        66        71         8         4         0         0 
dram[4]:         0         0        71        79        36        30        31        31        63        63        67        66         8         3         0         0 
dram[5]:         0         0        87        92        33        31        32        31        62        62        66        67         8         4         0         0 
total reads: 3433
min_bank_accesses = 0!
chip skew: 589/548 = 1.07
average mf latency per bank:
dram[0]:        420       388       499       521      6855      7199     10289     10318      1753      1746      1577      1687       646       591       416       410
dram[1]:        385       408       522       529      6898      8390     10105     10749      1636      1581      1624      1651       631       604       423       412
dram[2]:        388       402       554       532      6904      8102     10525     10886      1820      1791      1602      1704       609      1874       426       442
dram[3]:        427       396       506       505      7084      7960      9937     10776      1687      1716      1675      1680       603       511       416       432
dram[4]:        413       393       527       558      7379      8702     10582     11109      1734      1732      1677      1653       641       507       426       426
dram[5]:        385       425       491       514      7634      8822     10481     10823      1757      1715      1714      1761       615       525       419       446
maximum mf latency per bank:
dram[0]:        480       447       527       479       486       460       578       538       456       481       449       459       503       449       604       485
dram[1]:        504       469       601       551       506       510       658       558       439       483       424       493       481       474       613       463
dram[2]:        536       532       477       561       526       533       666       626       464       463       483       481       512       525       638       631
dram[3]:        460       552       461       581       505       547       524       662       466       479       449       513       454       545       538       724
dram[4]:        503       541       481       619       488       596       570       670       437       535       486       479       449       548       541       732
dram[5]:        507       549       561       687       506       634       632       678       427       519       494       445       466       525       555       662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383489 n_nop=1366914 n_act=2023 n_pre=2007 n_req=6404 n_rd=11632 n_write=913 bw_util=0.01814
n_activity=127197 dram_eff=0.1973
bk0: 598a 1380476i bk1: 646a 1380536i bk2: 680a 1377610i bk3: 680a 1377290i bk4: 736a 1377574i bk5: 736a 1377788i bk6: 768a 1377633i bk7: 794a 1377281i bk8: 760a 1377272i bk9: 728a 1377841i bk10: 794a 1376772i bk11: 790a 1376305i bk12: 722a 1378624i bk13: 740a 1378369i bk14: 730a 1378615i bk15: 730a 1379023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0224433
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383489 n_nop=1367142 n_act=1969 n_pre=1953 n_req=6345 n_rd=11566 n_write=859 bw_util=0.01796
n_activity=126006 dram_eff=0.1972
bk0: 648a 1380292i bk1: 642a 1380266i bk2: 640a 1378022i bk3: 666a 1377957i bk4: 714a 1378121i bk5: 710a 1377974i bk6: 790a 1377802i bk7: 764a 1378012i bk8: 804a 1377288i bk9: 778a 1377381i bk10: 786a 1376491i bk11: 780a 1376504i bk12: 722a 1378368i bk13: 726a 1378495i bk14: 678a 1379403i bk15: 718a 1378999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0209268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383489 n_nop=1367255 n_act=1927 n_pre=1911 n_req=6329 n_rd=11516 n_write=880 bw_util=0.01792
n_activity=123883 dram_eff=0.2001
bk0: 634a 1380367i bk1: 624a 1380531i bk2: 674a 1378067i bk3: 680a 1377594i bk4: 746a 1377705i bk5: 746a 1377595i bk6: 772a 1378025i bk7: 750a 1377917i bk8: 758a 1377586i bk9: 764a 1377324i bk10: 794a 1376427i bk11: 752a 1377107i bk12: 706a 1378801i bk13: 718a 1378191i bk14: 706a 1379345i bk15: 692a 1379189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0212492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383489 n_nop=1366942 n_act=1978 n_pre=1962 n_req=6440 n_rd=11702 n_write=905 bw_util=0.01822
n_activity=127627 dram_eff=0.1976
bk0: 590a 1380348i bk1: 660a 1380202i bk2: 684a 1378066i bk3: 696a 1377225i bk4: 726a 1378165i bk5: 764a 1378104i bk6: 794a 1377769i bk7: 776a 1377479i bk8: 786a 1377299i bk9: 796a 1376915i bk10: 786a 1376922i bk11: 778a 1376678i bk12: 728a 1378484i bk13: 738a 1378691i bk14: 712a 1378910i bk15: 688a 1378923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0213337
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383489 n_nop=1367152 n_act=1983 n_pre=1967 n_req=6316 n_rd=11536 n_write=851 bw_util=0.01791
n_activity=126896 dram_eff=0.1952
bk0: 646a 1380086i bk1: 638a 1380337i bk2: 702a 1377578i bk3: 656a 1377524i bk4: 710a 1378358i bk5: 714a 1378168i bk6: 764a 1378119i bk7: 756a 1377882i bk8: 756a 1377366i bk9: 774a 1377099i bk10: 772a 1376872i bk11: 780a 1376662i bk12: 742a 1378374i bk13: 728a 1378515i bk14: 694a 1379035i bk15: 704a 1378905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0211935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383489 n_nop=1367183 n_act=1921 n_pre=1905 n_req=6372 n_rd=11594 n_write=886 bw_util=0.01804
n_activity=124272 dram_eff=0.2008
bk0: 622a 1380423i bk1: 626a 1380430i bk2: 716a 1377261i bk3: 724a 1376861i bk4: 702a 1378721i bk5: 696a 1378382i bk6: 782a 1377879i bk7: 762a 1377544i bk8: 746a 1377807i bk9: 808a 1377159i bk10: 810a 1376896i bk11: 792a 1377168i bk12: 698a 1378756i bk13: 706a 1378925i bk14: 716a 1378623i bk15: 688a 1379109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0218809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50044, Miss = 2894, Miss_rate = 0.058, Pending_hits = 30, Reservation_fails = 239
L2_cache_bank[1]: Access = 50972, Miss = 2922, Miss_rate = 0.057, Pending_hits = 21, Reservation_fails = 36
L2_cache_bank[2]: Access = 49930, Miss = 2891, Miss_rate = 0.058, Pending_hits = 30, Reservation_fails = 154
L2_cache_bank[3]: Access = 51568, Miss = 2892, Miss_rate = 0.056, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 51137, Miss = 2895, Miss_rate = 0.057, Pending_hits = 30, Reservation_fails = 252
L2_cache_bank[5]: Access = 54831, Miss = 2863, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 162
L2_cache_bank[6]: Access = 50205, Miss = 2903, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 43
L2_cache_bank[7]: Access = 52210, Miss = 2948, Miss_rate = 0.056, Pending_hits = 28, Reservation_fails = 48
L2_cache_bank[8]: Access = 50676, Miss = 2893, Miss_rate = 0.057, Pending_hits = 18, Reservation_fails = 48
L2_cache_bank[9]: Access = 52155, Miss = 2875, Miss_rate = 0.055, Pending_hits = 20, Reservation_fails = 46
L2_cache_bank[10]: Access = 51184, Miss = 2896, Miss_rate = 0.057, Pending_hits = 23, Reservation_fails = 56
L2_cache_bank[11]: Access = 52545, Miss = 2901, Miss_rate = 0.055, Pending_hits = 24, Reservation_fails = 52
L2_total_cache_accesses = 617457
L2_total_cache_misses = 34773
L2_total_cache_miss_rate = 0.0563
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 1136
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 348436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 474
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2145463
icnt_total_pkts_simt_to_mem=853167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.086
	minimum = 6
	maximum = 15
Network latency average = 8.06
	minimum = 6
	maximum = 12
Slowest packet = 1234435
Flit latency average = 6.04667
	minimum = 6
	maximum = 10
Slowest flit = 2997130
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00243217
	minimum = 0.00210139 (at node 0)
	maximum = 0.00288941 (at node 16)
Accepted packet rate average = 0.00243217
	minimum = 0.00210139 (at node 0)
	maximum = 0.00288941 (at node 16)
Injected flit rate average = 0.0072965
	minimum = 0.00210139 (at node 0)
	maximum = 0.0144471 (at node 16)
Accepted flit rate average= 0.0072965
	minimum = 0.00262674 (at node 15)
	maximum = 0.0131337 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4195 (12 samples)
	minimum = 6 (12 samples)
	maximum = 61.5833 (12 samples)
Network latency average = 9.75573 (12 samples)
	minimum = 6 (12 samples)
	maximum = 58.6667 (12 samples)
Flit latency average = 8.93585 (12 samples)
	minimum = 6 (12 samples)
	maximum = 56.8333 (12 samples)
Fragmentation average = 7.66327e-06 (12 samples)
	minimum = 0 (12 samples)
	maximum = 1.75 (12 samples)
Injected packet rate average = 0.0215524 (12 samples)
	minimum = 0.017308 (12 samples)
	maximum = 0.0491444 (12 samples)
Accepted packet rate average = 0.0215524 (12 samples)
	minimum = 0.017308 (12 samples)
	maximum = 0.0491444 (12 samples)
Injected flit rate average = 0.0455644 (12 samples)
	minimum = 0.0253572 (12 samples)
	maximum = 0.0923648 (12 samples)
Accepted flit rate average = 0.0455644 (12 samples)
	minimum = 0.0297089 (12 samples)
	maximum = 0.113678 (12 samples)
Injected packet size average = 2.11412 (12 samples)
Accepted packet size average = 2.11412 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 17 sec (317 sec)
gpgpu_simulation_rate = 42181 (inst/sec)
gpgpu_simulation_rate = 3306 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
