

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 26 12:52:45 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   51|   51|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    983|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      12|      3|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|     211|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     223|   1087|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordiccart2pol_mucud_U1  |cordiccart2pol_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_anbkb  |        0|  12|   3|    16|   12|     1|          192|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |        0|  12|   3|    16|   12|     1|          192|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_391_p2                     |     +    |      0|  0|  15|           5|           1|
    |p_Val2_10_fu_456_p2             |     +    |      0|  0|  22|          15|          15|
    |p_Val2_17_fu_601_p2             |     +    |      0|  0|  23|          16|          16|
    |p_Val2_18_fu_615_p2             |     +    |      0|  0|  22|          15|          15|
    |p_Val2_21_fu_668_p2             |     +    |      0|  0|  23|          16|          16|
    |p_Val2_22_fu_682_p2             |     +    |      0|  0|  22|          15|          15|
    |p_Val2_5_fu_880_p2              |     +    |      0|  0|  22|          15|          15|
    |p_Val2_9_fu_442_p2              |     +    |      0|  0|  23|          16|          16|
    |p_Val2_12_fu_479_p2             |     -    |      0|  0|  23|          16|          16|
    |p_Val2_15_fu_571_p2             |     -    |      0|  0|  23|          16|          16|
    |p_Val2_23_fu_714_p2             |     -    |      0|  0|  23|          16|          16|
    |p_Val2_2_fu_229_p2              |     -    |      0|  0|  22|           1|          15|
    |p_Val2_s_fu_203_p2              |     -    |      0|  0|  23|           1|          16|
    |brmerge40_demorgan_i_fu_938_p2  |    and   |      0|  0|   8|           1|           1|
    |neg_src_fu_915_p2               |    and   |      0|  0|   8|           1|           1|
    |overflow_fu_932_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp10_fu_281_p2             |    and   |      0|  0|   8|           1|           1|
    |sel_tmp13_fu_293_p2             |    and   |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_790_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp6_fu_809_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp8_fu_275_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp_fu_772_p2               |    and   |      0|  0|   8|           1|           1|
    |r_V_5_fu_470_p2                 |   ashr   |      0|  0|  33|          15|          15|
    |r_V_6_fu_535_p2                 |   ashr   |      0|  0|  33|          15|          15|
    |exitcond_fu_385_p2              |   icmp   |      0|  0|  11|           5|           6|
    |tmp_6_fu_558_p2                 |   icmp   |      0|  0|  13|          15|           1|
    |r_V_4_fu_429_p2                 |   lshr   |      0|  0|  33|          15|          15|
    |brmerge_i2_fu_926_p2            |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_i4_fu_949_p2          |    or    |      0|  0|   8|           1|           1|
    |not_carry_fu_899_p2             |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_307_p2               |    or    |      0|  0|   8|           1|           1|
    |newSel1_fu_313_p3               |  select  |      0|  0|  15|           1|          15|
    |newSel2_fu_321_p3               |  select  |      0|  0|  15|           1|          15|
    |newSel3_fu_329_p3               |  select  |      0|  0|  15|           1|          15|
    |newSel4_fu_337_p3               |  select  |      0|  0|  15|           1|          15|
    |newSel5_fu_345_p3               |  select  |      0|  0|  15|           1|          15|
    |newSel6_fu_353_p3               |  select  |      0|  0|  14|           1|          13|
    |newSel7_fu_361_p3               |  select  |      0|  0|  14|           1|          14|
    |newSel8_fu_369_p3               |  select  |      0|  0|  14|           1|          14|
    |newSel_fu_299_p3                |  select  |      0|  0|  15|           1|          15|
    |r_V                             |  select  |      0|  0|  15|           1|          15|
    |sel_tmp12_fu_830_p3             |  select  |      0|  0|  15|           1|          15|
    |sel_tmp14_fu_846_p3             |  select  |      0|  0|  15|           1|          15|
    |sel_tmp15_fu_854_p3             |  select  |      0|  0|  15|           1|          15|
    |sel_tmp1_fu_778_p3              |  select  |      0|  0|  15|           1|          15|
    |sel_tmp4_fu_796_p3              |  select  |      0|  0|  15|           1|          15|
    |sel_tmp9_fu_822_p3              |  select  |      0|  0|  15|           1|          15|
    |storemerge_fu_862_p3            |  select  |      0|  0|  15|           1|          15|
    |this_assign_6_fu_650_p3         |  select  |      0|  0|  15|           1|          15|
    |this_assign_8_fu_550_p3         |  select  |      0|  0|  15|           1|          15|
    |this_assign_9_fu_706_p3         |  select  |      0|  0|  15|           1|          15|
    |this_assign_fu_527_p3           |  select  |      0|  0|  15|           1|          15|
    |x_V_buf_2_fu_815_p3             |  select  |      0|  0|  15|           1|          15|
    |y_V_buf_2_fu_838_p3             |  select  |      0|  0|  15|           1|          15|
    |brmerge_i_i_fu_243_p2           |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i1_fu_511_p2        |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i2_fu_628_p2        |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i3_fu_634_p2        |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i4_fu_740_p2        |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i5_fu_746_p2        |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i_fu_505_p2         |    xor   |      0|  0|   8|           1|           1|
    |deleted_zeros_fu_905_p2         |    xor   |      0|  0|   8|           1|           1|
    |p_Result_9_not_fu_893_p2        |    xor   |      0|  0|   8|           1|           2|
    |p_not_i_fu_920_p2               |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp11_fu_287_p2             |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp2_fu_784_p2              |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp5_fu_803_p2              |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp7_fu_269_p2              |    xor   |      0|  0|   8|           1|           2|
    |tmp_5_fu_910_p2                 |    xor   |      0|  0|   8|           1|           2|
    |underflow_fu_943_p2             |    xor   |      0|  0|   8|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 983|         280|         617|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  38|          7|    1|          7|
    |p_Val2_14_ph_reg_129  |   9|          2|   15|         30|
    |p_Val2_19_reg_139     |   9|          2|   15|         30|
    |p_Val2_6_reg_150      |   9|          2|   15|         30|
    |p_Val2_7_ph_reg_119   |   9|          2|   15|         30|
    |p_Val2_8_reg_161      |   9|          2|   15|         30|
    |sh_assign_reg_172     |   9|          2|    5|         10|
    |storemerge1_reg_108   |   9|          2|   13|         26|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 101|         21|   94|        193|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |i_reg_1026               |   5|   0|    5|          0|
    |p_Val2_14_ph_reg_129     |  15|   0|   15|          0|
    |p_Val2_19_reg_139        |  15|   0|   15|          0|
    |p_Val2_20_reg_1077       |  12|   0|   12|          0|
    |p_Val2_3_reg_1036        |  28|   0|   28|          0|
    |p_Val2_4_reg_1049        |  15|   0|   15|          0|
    |p_Val2_6_reg_150         |  15|   0|   15|          0|
    |p_Val2_7_ph_reg_119      |  15|   0|   15|          0|
    |p_Val2_8_reg_161         |  15|   0|   15|          0|
    |r_V_6_reg_1065           |  15|   0|   15|          0|
    |sh_assign_cast_reg_1016  |   5|   0|   15|         10|
    |sh_assign_reg_172        |   5|   0|    5|          0|
    |signbit_reg_1041         |   1|   0|    1|          0|
    |storemerge1_reg_108      |  13|   0|   14|          1|
    |this_assign_8_reg_1071   |  15|   0|   15|          0|
    |this_assign_reg_1059     |  15|   0|   15|          0|
    |tmp_22_reg_1054          |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 211|   0|  222|         11|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready        | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V             |  in |   15|   ap_none  |       x_V      |    scalar    |
|y_V             |  in |   15|   ap_none  |       y_V      |    scalar    |
|r_V             | out |   15|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld      | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V         | out |   15|   ap_vld   |     theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |     theta_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

