<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="8" name="CHCFG0" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[0]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG0_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG0_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG0_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG0_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1" width="8" name="CHCFG1" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[1]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG1_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG1_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG1_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG1_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x2" width="8" name="CHCFG2" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[2]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG2_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG2_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG2_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG2_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x3" width="8" name="CHCFG3" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[3]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG3_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG3_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG3_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG3_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x4" width="8" name="CHCFG4" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[4]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG4_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG4_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG4_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG4_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x5" width="8" name="CHCFG5" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[5]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG5_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG5_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG5_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG5_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x6" width="8" name="CHCFG6" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[6]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG6_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG6_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG6_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG6_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x7" width="8" name="CHCFG7" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[7]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG7_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG7_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG7_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG7_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x8" width="8" name="CHCFG8" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[8]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG8_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG8_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG8_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG8_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x9" width="8" name="CHCFG9" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[9]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG9_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG9_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG9_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG9_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xA" width="8" name="CHCFG10" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[10]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG10_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG10_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG10_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG10_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xB" width="8" name="CHCFG11" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[11]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG11_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG11_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG11_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG11_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xC" width="8" name="CHCFG12" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[12]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG12_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG12_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG12_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG12_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xD" width="8" name="CHCFG13" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[13]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG13_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG13_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG13_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG13_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xE" width="8" name="CHCFG14" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[14]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG14_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG14_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG14_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG14_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0xF" width="8" name="CHCFG15" description="Channel Configuration register">
    <alias type="CMSIS" value="CHCFG[15]"/>
    <bit_field offset="0" width="6" name="SOURCE" access="RW" reset_value="0" description="DMA Channel Source (Slot)">
      <alias type="CMSIS" value="DMAMUX_CHCFG_SOURCE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TRIG" access="RW" reset_value="0" description="DMA Channel Trigger Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_TRIG(x)"/>
      <bit_field_value name="CHCFG15_TRIG_0b0" value="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
      <bit_field_value name="CHCFG15_TRIG_0b1" value="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ENBL" access="RW" reset_value="0" description="DMA Channel Enable">
      <alias type="CMSIS" value="DMAMUX_CHCFG_ENBL(x)"/>
      <bit_field_value name="CHCFG15_ENBL_0b0" value="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
      <bit_field_value name="CHCFG15_ENBL_0b1" value="0b1" description="DMA channel is enabled"/>
    </bit_field>
  </register>
</regs:peripheral>