Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 14 01:38:24 2018
| Host         : Arthur running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file StepSynthesizerMain_timing_summary_routed.rpt -rpx StepSynthesizerMain_timing_summary_routed.rpx -warn_on_violation
| Design       : StepSynthesizerMain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 223 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ClockDivider/tmp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Counter2/TFlip0/temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Counter2/TFlip1/temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Counter2/TFlip2/temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Counter2/TFlip3/temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop0/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop0/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop0/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop0/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop1/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop1/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop1/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop1/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop10/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop10/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop10/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop10/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop11/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop11/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop11/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop11/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop12/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop12/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop12/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop12/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop13/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop13/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop13/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop13/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop14/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop14/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop14/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop14/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop15/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop15/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop15/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop15/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop2/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop2/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop2/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop2/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop3/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop3/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop3/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop3/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop4/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop4/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop4/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop4/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop5/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop5/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop5/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop5/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop6/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop6/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop6/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop6/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop7/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop7/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop7/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop7/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop8/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop8/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop8/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop8/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop9/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop9/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop9/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DFlop9/q_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: SpeakerSinePlay/clk_div_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SpeakerSinePlay/clk_sw_tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 604 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


