
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cd8  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08006d90  08006d90  00007d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007174  08007174  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007174  08007174  00008174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800717c  0800717c  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800717c  0800717c  0000817c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007180  08007180  00008180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007184  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000510  2000005c  080071e0  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  080071e0  0000956c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e049  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c88  00000000  00000000  000270cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000e8d7  00000000  00000000  0002ad55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011f0  00000000  00000000  00039630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013cc  00000000  00000000  0003a820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016da0  00000000  00000000  0003bbec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f7c3  00000000  00000000  0005298c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e87e  00000000  00000000  0007214f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001009cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c90  00000000  00000000  00100a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001046a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006d78 	.word	0x08006d78

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000060 	.word	0x20000060
 80000fc:	08006d78 	.word	0x08006d78

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			@ (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	@ 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f8f0 	bl	8000434 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__divsi3>:
 8000260:	4603      	mov	r3, r0
 8000262:	430b      	orrs	r3, r1
 8000264:	d47f      	bmi.n	8000366 <__divsi3+0x106>
 8000266:	2200      	movs	r2, #0
 8000268:	0843      	lsrs	r3, r0, #1
 800026a:	428b      	cmp	r3, r1
 800026c:	d374      	bcc.n	8000358 <__divsi3+0xf8>
 800026e:	0903      	lsrs	r3, r0, #4
 8000270:	428b      	cmp	r3, r1
 8000272:	d35f      	bcc.n	8000334 <__divsi3+0xd4>
 8000274:	0a03      	lsrs	r3, r0, #8
 8000276:	428b      	cmp	r3, r1
 8000278:	d344      	bcc.n	8000304 <__divsi3+0xa4>
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d328      	bcc.n	80002d2 <__divsi3+0x72>
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d30d      	bcc.n	80002a2 <__divsi3+0x42>
 8000286:	22ff      	movs	r2, #255	@ 0xff
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	ba12      	rev	r2, r2
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d302      	bcc.n	8000298 <__divsi3+0x38>
 8000292:	1212      	asrs	r2, r2, #8
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	d065      	beq.n	8000364 <__divsi3+0x104>
 8000298:	0b03      	lsrs	r3, r0, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d319      	bcc.n	80002d2 <__divsi3+0x72>
 800029e:	e000      	b.n	80002a2 <__divsi3+0x42>
 80002a0:	0a09      	lsrs	r1, r1, #8
 80002a2:	0bc3      	lsrs	r3, r0, #15
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x4c>
 80002a8:	03cb      	lsls	r3, r1, #15
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b83      	lsrs	r3, r0, #14
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x58>
 80002b4:	038b      	lsls	r3, r1, #14
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b43      	lsrs	r3, r0, #13
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x64>
 80002c0:	034b      	lsls	r3, r1, #13
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b03      	lsrs	r3, r0, #12
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x70>
 80002cc:	030b      	lsls	r3, r1, #12
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0ac3      	lsrs	r3, r0, #11
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x7c>
 80002d8:	02cb      	lsls	r3, r1, #11
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a83      	lsrs	r3, r0, #10
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x88>
 80002e4:	028b      	lsls	r3, r1, #10
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a43      	lsrs	r3, r0, #9
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x94>
 80002f0:	024b      	lsls	r3, r1, #9
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a03      	lsrs	r3, r0, #8
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0xa0>
 80002fc:	020b      	lsls	r3, r1, #8
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	d2cd      	bcs.n	80002a0 <__divsi3+0x40>
 8000304:	09c3      	lsrs	r3, r0, #7
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xae>
 800030a:	01cb      	lsls	r3, r1, #7
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0983      	lsrs	r3, r0, #6
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xba>
 8000316:	018b      	lsls	r3, r1, #6
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0943      	lsrs	r3, r0, #5
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xc6>
 8000322:	014b      	lsls	r3, r1, #5
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0903      	lsrs	r3, r0, #4
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xd2>
 800032e:	010b      	lsls	r3, r1, #4
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	08c3      	lsrs	r3, r0, #3
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xde>
 800033a:	00cb      	lsls	r3, r1, #3
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0883      	lsrs	r3, r0, #2
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xea>
 8000346:	008b      	lsls	r3, r1, #2
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0843      	lsrs	r3, r0, #1
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xf6>
 8000352:	004b      	lsls	r3, r1, #1
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	1a41      	subs	r1, r0, r1
 800035a:	d200      	bcs.n	800035e <__divsi3+0xfe>
 800035c:	4601      	mov	r1, r0
 800035e:	4152      	adcs	r2, r2
 8000360:	4610      	mov	r0, r2
 8000362:	4770      	bx	lr
 8000364:	e05d      	b.n	8000422 <__divsi3+0x1c2>
 8000366:	0fca      	lsrs	r2, r1, #31
 8000368:	d000      	beq.n	800036c <__divsi3+0x10c>
 800036a:	4249      	negs	r1, r1
 800036c:	1003      	asrs	r3, r0, #32
 800036e:	d300      	bcc.n	8000372 <__divsi3+0x112>
 8000370:	4240      	negs	r0, r0
 8000372:	4053      	eors	r3, r2
 8000374:	2200      	movs	r2, #0
 8000376:	469c      	mov	ip, r3
 8000378:	0903      	lsrs	r3, r0, #4
 800037a:	428b      	cmp	r3, r1
 800037c:	d32d      	bcc.n	80003da <__divsi3+0x17a>
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d312      	bcc.n	80003aa <__divsi3+0x14a>
 8000384:	22fc      	movs	r2, #252	@ 0xfc
 8000386:	0189      	lsls	r1, r1, #6
 8000388:	ba12      	rev	r2, r2
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d30c      	bcc.n	80003aa <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	1192      	asrs	r2, r2, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d308      	bcc.n	80003aa <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d304      	bcc.n	80003aa <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	d03a      	beq.n	800041a <__divsi3+0x1ba>
 80003a4:	1192      	asrs	r2, r2, #6
 80003a6:	e000      	b.n	80003aa <__divsi3+0x14a>
 80003a8:	0989      	lsrs	r1, r1, #6
 80003aa:	09c3      	lsrs	r3, r0, #7
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x154>
 80003b0:	01cb      	lsls	r3, r1, #7
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0983      	lsrs	r3, r0, #6
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x160>
 80003bc:	018b      	lsls	r3, r1, #6
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0943      	lsrs	r3, r0, #5
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x16c>
 80003c8:	014b      	lsls	r3, r1, #5
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0903      	lsrs	r3, r0, #4
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x178>
 80003d4:	010b      	lsls	r3, r1, #4
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	08c3      	lsrs	r3, r0, #3
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x184>
 80003e0:	00cb      	lsls	r3, r1, #3
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	0883      	lsrs	r3, r0, #2
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x190>
 80003ec:	008b      	lsls	r3, r1, #2
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	d2d9      	bcs.n	80003a8 <__divsi3+0x148>
 80003f4:	0843      	lsrs	r3, r0, #1
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d301      	bcc.n	80003fe <__divsi3+0x19e>
 80003fa:	004b      	lsls	r3, r1, #1
 80003fc:	1ac0      	subs	r0, r0, r3
 80003fe:	4152      	adcs	r2, r2
 8000400:	1a41      	subs	r1, r0, r1
 8000402:	d200      	bcs.n	8000406 <__divsi3+0x1a6>
 8000404:	4601      	mov	r1, r0
 8000406:	4663      	mov	r3, ip
 8000408:	4152      	adcs	r2, r2
 800040a:	105b      	asrs	r3, r3, #1
 800040c:	4610      	mov	r0, r2
 800040e:	d301      	bcc.n	8000414 <__divsi3+0x1b4>
 8000410:	4240      	negs	r0, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d500      	bpl.n	8000418 <__divsi3+0x1b8>
 8000416:	4249      	negs	r1, r1
 8000418:	4770      	bx	lr
 800041a:	4663      	mov	r3, ip
 800041c:	105b      	asrs	r3, r3, #1
 800041e:	d300      	bcc.n	8000422 <__divsi3+0x1c2>
 8000420:	4240      	negs	r0, r0
 8000422:	b501      	push	{r0, lr}
 8000424:	2000      	movs	r0, #0
 8000426:	f000 f805 	bl	8000434 <__aeabi_idiv0>
 800042a:	bd02      	pop	{r1, pc}

0800042c <__aeabi_idivmod>:
 800042c:	2900      	cmp	r1, #0
 800042e:	d0f8      	beq.n	8000422 <__divsi3+0x1c2>
 8000430:	e716      	b.n	8000260 <__divsi3>
 8000432:	4770      	bx	lr

08000434 <__aeabi_idiv0>:
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_llsr>:
 8000438:	40d0      	lsrs	r0, r2
 800043a:	000b      	movs	r3, r1
 800043c:	40d1      	lsrs	r1, r2
 800043e:	469c      	mov	ip, r3
 8000440:	3a20      	subs	r2, #32
 8000442:	40d3      	lsrs	r3, r2
 8000444:	4318      	orrs	r0, r3
 8000446:	4252      	negs	r2, r2
 8000448:	4663      	mov	r3, ip
 800044a:	4093      	lsls	r3, r2
 800044c:	4318      	orrs	r0, r3
 800044e:	4770      	bx	lr

08000450 <__aeabi_llsl>:
 8000450:	4091      	lsls	r1, r2
 8000452:	0003      	movs	r3, r0
 8000454:	4090      	lsls	r0, r2
 8000456:	469c      	mov	ip, r3
 8000458:	3a20      	subs	r2, #32
 800045a:	4093      	lsls	r3, r2
 800045c:	4319      	orrs	r1, r3
 800045e:	4252      	negs	r2, r2
 8000460:	4663      	mov	r3, ip
 8000462:	40d3      	lsrs	r3, r2
 8000464:	4319      	orrs	r1, r3
 8000466:	4770      	bx	lr

08000468 <__aeabi_uldivmod>:
 8000468:	2b00      	cmp	r3, #0
 800046a:	d111      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 800046c:	2a00      	cmp	r2, #0
 800046e:	d10f      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 8000470:	2900      	cmp	r1, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_uldivmod+0xe>
 8000474:	2800      	cmp	r0, #0
 8000476:	d002      	beq.n	800047e <__aeabi_uldivmod+0x16>
 8000478:	2100      	movs	r1, #0
 800047a:	43c9      	mvns	r1, r1
 800047c:	0008      	movs	r0, r1
 800047e:	b407      	push	{r0, r1, r2}
 8000480:	4802      	ldr	r0, [pc, #8]	@ (800048c <__aeabi_uldivmod+0x24>)
 8000482:	a102      	add	r1, pc, #8	@ (adr r1, 800048c <__aeabi_uldivmod+0x24>)
 8000484:	1840      	adds	r0, r0, r1
 8000486:	9002      	str	r0, [sp, #8]
 8000488:	bd03      	pop	{r0, r1, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	ffffffa9 	.word	0xffffffa9
 8000490:	b403      	push	{r0, r1}
 8000492:	4668      	mov	r0, sp
 8000494:	b501      	push	{r0, lr}
 8000496:	9802      	ldr	r0, [sp, #8]
 8000498:	f000 f84c 	bl	8000534 <__udivmoddi4>
 800049c:	9b01      	ldr	r3, [sp, #4]
 800049e:	469e      	mov	lr, r3
 80004a0:	b002      	add	sp, #8
 80004a2:	bc0c      	pop	{r2, r3}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_lmul>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	46ce      	mov	lr, r9
 80004ac:	4699      	mov	r9, r3
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	469c      	mov	ip, r3
 80004b2:	0413      	lsls	r3, r2, #16
 80004b4:	4647      	mov	r7, r8
 80004b6:	0c1b      	lsrs	r3, r3, #16
 80004b8:	001d      	movs	r5, r3
 80004ba:	000e      	movs	r6, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	0404      	lsls	r4, r0, #16
 80004c0:	0c24      	lsrs	r4, r4, #16
 80004c2:	b580      	push	{r7, lr}
 80004c4:	0007      	movs	r7, r0
 80004c6:	0c10      	lsrs	r0, r2, #16
 80004c8:	434b      	muls	r3, r1
 80004ca:	4365      	muls	r5, r4
 80004cc:	4341      	muls	r1, r0
 80004ce:	4360      	muls	r0, r4
 80004d0:	0c2c      	lsrs	r4, r5, #16
 80004d2:	18c0      	adds	r0, r0, r3
 80004d4:	1824      	adds	r4, r4, r0
 80004d6:	468c      	mov	ip, r1
 80004d8:	42a3      	cmp	r3, r4
 80004da:	d903      	bls.n	80004e4 <__aeabi_lmul+0x3c>
 80004dc:	2380      	movs	r3, #128	@ 0x80
 80004de:	025b      	lsls	r3, r3, #9
 80004e0:	4698      	mov	r8, r3
 80004e2:	44c4      	add	ip, r8
 80004e4:	4649      	mov	r1, r9
 80004e6:	4379      	muls	r1, r7
 80004e8:	4356      	muls	r6, r2
 80004ea:	0c23      	lsrs	r3, r4, #16
 80004ec:	042d      	lsls	r5, r5, #16
 80004ee:	0c2d      	lsrs	r5, r5, #16
 80004f0:	1989      	adds	r1, r1, r6
 80004f2:	4463      	add	r3, ip
 80004f4:	0424      	lsls	r4, r4, #16
 80004f6:	1960      	adds	r0, r4, r5
 80004f8:	18c9      	adds	r1, r1, r3
 80004fa:	bcc0      	pop	{r6, r7}
 80004fc:	46b9      	mov	r9, r7
 80004fe:	46b0      	mov	r8, r6
 8000500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_f2uiz>:
 8000504:	219e      	movs	r1, #158	@ 0x9e
 8000506:	b510      	push	{r4, lr}
 8000508:	05c9      	lsls	r1, r1, #23
 800050a:	1c04      	adds	r4, r0, #0
 800050c:	f001 fd00 	bl	8001f10 <__aeabi_fcmpge>
 8000510:	2800      	cmp	r0, #0
 8000512:	d103      	bne.n	800051c <__aeabi_f2uiz+0x18>
 8000514:	1c20      	adds	r0, r4, #0
 8000516:	f000 fdad 	bl	8001074 <__aeabi_f2iz>
 800051a:	bd10      	pop	{r4, pc}
 800051c:	219e      	movs	r1, #158	@ 0x9e
 800051e:	1c20      	adds	r0, r4, #0
 8000520:	05c9      	lsls	r1, r1, #23
 8000522:	f000 fb43 	bl	8000bac <__aeabi_fsub>
 8000526:	f000 fda5 	bl	8001074 <__aeabi_f2iz>
 800052a:	2380      	movs	r3, #128	@ 0x80
 800052c:	061b      	lsls	r3, r3, #24
 800052e:	469c      	mov	ip, r3
 8000530:	4460      	add	r0, ip
 8000532:	e7f2      	b.n	800051a <__aeabi_f2uiz+0x16>

08000534 <__udivmoddi4>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	4657      	mov	r7, sl
 8000538:	464e      	mov	r6, r9
 800053a:	4645      	mov	r5, r8
 800053c:	46de      	mov	lr, fp
 800053e:	b5e0      	push	{r5, r6, r7, lr}
 8000540:	0004      	movs	r4, r0
 8000542:	000d      	movs	r5, r1
 8000544:	4692      	mov	sl, r2
 8000546:	4699      	mov	r9, r3
 8000548:	b083      	sub	sp, #12
 800054a:	428b      	cmp	r3, r1
 800054c:	d830      	bhi.n	80005b0 <__udivmoddi4+0x7c>
 800054e:	d02d      	beq.n	80005ac <__udivmoddi4+0x78>
 8000550:	4649      	mov	r1, r9
 8000552:	4650      	mov	r0, sl
 8000554:	f001 fd04 	bl	8001f60 <__clzdi2>
 8000558:	0029      	movs	r1, r5
 800055a:	0006      	movs	r6, r0
 800055c:	0020      	movs	r0, r4
 800055e:	f001 fcff 	bl	8001f60 <__clzdi2>
 8000562:	1a33      	subs	r3, r6, r0
 8000564:	4698      	mov	r8, r3
 8000566:	3b20      	subs	r3, #32
 8000568:	d434      	bmi.n	80005d4 <__udivmoddi4+0xa0>
 800056a:	469b      	mov	fp, r3
 800056c:	4653      	mov	r3, sl
 800056e:	465a      	mov	r2, fp
 8000570:	4093      	lsls	r3, r2
 8000572:	4642      	mov	r2, r8
 8000574:	001f      	movs	r7, r3
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	001e      	movs	r6, r3
 800057c:	42af      	cmp	r7, r5
 800057e:	d83b      	bhi.n	80005f8 <__udivmoddi4+0xc4>
 8000580:	42af      	cmp	r7, r5
 8000582:	d100      	bne.n	8000586 <__udivmoddi4+0x52>
 8000584:	e079      	b.n	800067a <__udivmoddi4+0x146>
 8000586:	465b      	mov	r3, fp
 8000588:	1ba4      	subs	r4, r4, r6
 800058a:	41bd      	sbcs	r5, r7
 800058c:	2b00      	cmp	r3, #0
 800058e:	da00      	bge.n	8000592 <__udivmoddi4+0x5e>
 8000590:	e076      	b.n	8000680 <__udivmoddi4+0x14c>
 8000592:	2200      	movs	r2, #0
 8000594:	2300      	movs	r3, #0
 8000596:	9200      	str	r2, [sp, #0]
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2301      	movs	r3, #1
 800059c:	465a      	mov	r2, fp
 800059e:	4093      	lsls	r3, r2
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	4642      	mov	r2, r8
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	e029      	b.n	8000600 <__udivmoddi4+0xcc>
 80005ac:	4282      	cmp	r2, r0
 80005ae:	d9cf      	bls.n	8000550 <__udivmoddi4+0x1c>
 80005b0:	2200      	movs	r2, #0
 80005b2:	2300      	movs	r3, #0
 80005b4:	9200      	str	r2, [sp, #0]
 80005b6:	9301      	str	r3, [sp, #4]
 80005b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <__udivmoddi4+0x8e>
 80005be:	601c      	str	r4, [r3, #0]
 80005c0:	605d      	str	r5, [r3, #4]
 80005c2:	9800      	ldr	r0, [sp, #0]
 80005c4:	9901      	ldr	r1, [sp, #4]
 80005c6:	b003      	add	sp, #12
 80005c8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ca:	46bb      	mov	fp, r7
 80005cc:	46b2      	mov	sl, r6
 80005ce:	46a9      	mov	r9, r5
 80005d0:	46a0      	mov	r8, r4
 80005d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d4:	4642      	mov	r2, r8
 80005d6:	469b      	mov	fp, r3
 80005d8:	2320      	movs	r3, #32
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	4652      	mov	r2, sl
 80005de:	40da      	lsrs	r2, r3
 80005e0:	4641      	mov	r1, r8
 80005e2:	0013      	movs	r3, r2
 80005e4:	464a      	mov	r2, r9
 80005e6:	408a      	lsls	r2, r1
 80005e8:	0017      	movs	r7, r2
 80005ea:	4642      	mov	r2, r8
 80005ec:	431f      	orrs	r7, r3
 80005ee:	4653      	mov	r3, sl
 80005f0:	4093      	lsls	r3, r2
 80005f2:	001e      	movs	r6, r3
 80005f4:	42af      	cmp	r7, r5
 80005f6:	d9c3      	bls.n	8000580 <__udivmoddi4+0x4c>
 80005f8:	2200      	movs	r2, #0
 80005fa:	2300      	movs	r3, #0
 80005fc:	9200      	str	r2, [sp, #0]
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	4643      	mov	r3, r8
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0d8      	beq.n	80005b8 <__udivmoddi4+0x84>
 8000606:	07fb      	lsls	r3, r7, #31
 8000608:	0872      	lsrs	r2, r6, #1
 800060a:	431a      	orrs	r2, r3
 800060c:	4646      	mov	r6, r8
 800060e:	087b      	lsrs	r3, r7, #1
 8000610:	e00e      	b.n	8000630 <__udivmoddi4+0xfc>
 8000612:	42ab      	cmp	r3, r5
 8000614:	d101      	bne.n	800061a <__udivmoddi4+0xe6>
 8000616:	42a2      	cmp	r2, r4
 8000618:	d80c      	bhi.n	8000634 <__udivmoddi4+0x100>
 800061a:	1aa4      	subs	r4, r4, r2
 800061c:	419d      	sbcs	r5, r3
 800061e:	2001      	movs	r0, #1
 8000620:	1924      	adds	r4, r4, r4
 8000622:	416d      	adcs	r5, r5
 8000624:	2100      	movs	r1, #0
 8000626:	3e01      	subs	r6, #1
 8000628:	1824      	adds	r4, r4, r0
 800062a:	414d      	adcs	r5, r1
 800062c:	2e00      	cmp	r6, #0
 800062e:	d006      	beq.n	800063e <__udivmoddi4+0x10a>
 8000630:	42ab      	cmp	r3, r5
 8000632:	d9ee      	bls.n	8000612 <__udivmoddi4+0xde>
 8000634:	3e01      	subs	r6, #1
 8000636:	1924      	adds	r4, r4, r4
 8000638:	416d      	adcs	r5, r5
 800063a:	2e00      	cmp	r6, #0
 800063c:	d1f8      	bne.n	8000630 <__udivmoddi4+0xfc>
 800063e:	9800      	ldr	r0, [sp, #0]
 8000640:	9901      	ldr	r1, [sp, #4]
 8000642:	465b      	mov	r3, fp
 8000644:	1900      	adds	r0, r0, r4
 8000646:	4169      	adcs	r1, r5
 8000648:	2b00      	cmp	r3, #0
 800064a:	db24      	blt.n	8000696 <__udivmoddi4+0x162>
 800064c:	002b      	movs	r3, r5
 800064e:	465a      	mov	r2, fp
 8000650:	4644      	mov	r4, r8
 8000652:	40d3      	lsrs	r3, r2
 8000654:	002a      	movs	r2, r5
 8000656:	40e2      	lsrs	r2, r4
 8000658:	001c      	movs	r4, r3
 800065a:	465b      	mov	r3, fp
 800065c:	0015      	movs	r5, r2
 800065e:	2b00      	cmp	r3, #0
 8000660:	db2a      	blt.n	80006b8 <__udivmoddi4+0x184>
 8000662:	0026      	movs	r6, r4
 8000664:	409e      	lsls	r6, r3
 8000666:	0033      	movs	r3, r6
 8000668:	0026      	movs	r6, r4
 800066a:	4647      	mov	r7, r8
 800066c:	40be      	lsls	r6, r7
 800066e:	0032      	movs	r2, r6
 8000670:	1a80      	subs	r0, r0, r2
 8000672:	4199      	sbcs	r1, r3
 8000674:	9000      	str	r0, [sp, #0]
 8000676:	9101      	str	r1, [sp, #4]
 8000678:	e79e      	b.n	80005b8 <__udivmoddi4+0x84>
 800067a:	42a3      	cmp	r3, r4
 800067c:	d8bc      	bhi.n	80005f8 <__udivmoddi4+0xc4>
 800067e:	e782      	b.n	8000586 <__udivmoddi4+0x52>
 8000680:	4642      	mov	r2, r8
 8000682:	2320      	movs	r3, #32
 8000684:	2100      	movs	r1, #0
 8000686:	1a9b      	subs	r3, r3, r2
 8000688:	2200      	movs	r2, #0
 800068a:	9100      	str	r1, [sp, #0]
 800068c:	9201      	str	r2, [sp, #4]
 800068e:	2201      	movs	r2, #1
 8000690:	40da      	lsrs	r2, r3
 8000692:	9201      	str	r2, [sp, #4]
 8000694:	e785      	b.n	80005a2 <__udivmoddi4+0x6e>
 8000696:	4642      	mov	r2, r8
 8000698:	2320      	movs	r3, #32
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	002a      	movs	r2, r5
 800069e:	4646      	mov	r6, r8
 80006a0:	409a      	lsls	r2, r3
 80006a2:	0023      	movs	r3, r4
 80006a4:	40f3      	lsrs	r3, r6
 80006a6:	4644      	mov	r4, r8
 80006a8:	4313      	orrs	r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	40e2      	lsrs	r2, r4
 80006ae:	001c      	movs	r4, r3
 80006b0:	465b      	mov	r3, fp
 80006b2:	0015      	movs	r5, r2
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	dad4      	bge.n	8000662 <__udivmoddi4+0x12e>
 80006b8:	4642      	mov	r2, r8
 80006ba:	002f      	movs	r7, r5
 80006bc:	2320      	movs	r3, #32
 80006be:	0026      	movs	r6, r4
 80006c0:	4097      	lsls	r7, r2
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	40de      	lsrs	r6, r3
 80006c6:	003b      	movs	r3, r7
 80006c8:	4333      	orrs	r3, r6
 80006ca:	e7cd      	b.n	8000668 <__udivmoddi4+0x134>

080006cc <__aeabi_fdiv>:
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	4646      	mov	r6, r8
 80006d0:	464f      	mov	r7, r9
 80006d2:	46d6      	mov	lr, sl
 80006d4:	0245      	lsls	r5, r0, #9
 80006d6:	b5c0      	push	{r6, r7, lr}
 80006d8:	0fc3      	lsrs	r3, r0, #31
 80006da:	0047      	lsls	r7, r0, #1
 80006dc:	4698      	mov	r8, r3
 80006de:	1c0e      	adds	r6, r1, #0
 80006e0:	0a6d      	lsrs	r5, r5, #9
 80006e2:	0e3f      	lsrs	r7, r7, #24
 80006e4:	d05b      	beq.n	800079e <__aeabi_fdiv+0xd2>
 80006e6:	2fff      	cmp	r7, #255	@ 0xff
 80006e8:	d021      	beq.n	800072e <__aeabi_fdiv+0x62>
 80006ea:	2380      	movs	r3, #128	@ 0x80
 80006ec:	00ed      	lsls	r5, r5, #3
 80006ee:	04db      	lsls	r3, r3, #19
 80006f0:	431d      	orrs	r5, r3
 80006f2:	2300      	movs	r3, #0
 80006f4:	4699      	mov	r9, r3
 80006f6:	469a      	mov	sl, r3
 80006f8:	3f7f      	subs	r7, #127	@ 0x7f
 80006fa:	0274      	lsls	r4, r6, #9
 80006fc:	0073      	lsls	r3, r6, #1
 80006fe:	0a64      	lsrs	r4, r4, #9
 8000700:	0e1b      	lsrs	r3, r3, #24
 8000702:	0ff6      	lsrs	r6, r6, #31
 8000704:	2b00      	cmp	r3, #0
 8000706:	d020      	beq.n	800074a <__aeabi_fdiv+0x7e>
 8000708:	2bff      	cmp	r3, #255	@ 0xff
 800070a:	d043      	beq.n	8000794 <__aeabi_fdiv+0xc8>
 800070c:	2280      	movs	r2, #128	@ 0x80
 800070e:	2000      	movs	r0, #0
 8000710:	00e4      	lsls	r4, r4, #3
 8000712:	04d2      	lsls	r2, r2, #19
 8000714:	4314      	orrs	r4, r2
 8000716:	3b7f      	subs	r3, #127	@ 0x7f
 8000718:	4642      	mov	r2, r8
 800071a:	1aff      	subs	r7, r7, r3
 800071c:	464b      	mov	r3, r9
 800071e:	4072      	eors	r2, r6
 8000720:	2b0f      	cmp	r3, #15
 8000722:	d900      	bls.n	8000726 <__aeabi_fdiv+0x5a>
 8000724:	e09d      	b.n	8000862 <__aeabi_fdiv+0x196>
 8000726:	4971      	ldr	r1, [pc, #452]	@ (80008ec <__aeabi_fdiv+0x220>)
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	58cb      	ldr	r3, [r1, r3]
 800072c:	469f      	mov	pc, r3
 800072e:	2d00      	cmp	r5, #0
 8000730:	d15a      	bne.n	80007e8 <__aeabi_fdiv+0x11c>
 8000732:	2308      	movs	r3, #8
 8000734:	4699      	mov	r9, r3
 8000736:	3b06      	subs	r3, #6
 8000738:	0274      	lsls	r4, r6, #9
 800073a:	469a      	mov	sl, r3
 800073c:	0073      	lsls	r3, r6, #1
 800073e:	27ff      	movs	r7, #255	@ 0xff
 8000740:	0a64      	lsrs	r4, r4, #9
 8000742:	0e1b      	lsrs	r3, r3, #24
 8000744:	0ff6      	lsrs	r6, r6, #31
 8000746:	2b00      	cmp	r3, #0
 8000748:	d1de      	bne.n	8000708 <__aeabi_fdiv+0x3c>
 800074a:	2c00      	cmp	r4, #0
 800074c:	d13b      	bne.n	80007c6 <__aeabi_fdiv+0xfa>
 800074e:	2301      	movs	r3, #1
 8000750:	4642      	mov	r2, r8
 8000752:	4649      	mov	r1, r9
 8000754:	4072      	eors	r2, r6
 8000756:	4319      	orrs	r1, r3
 8000758:	290e      	cmp	r1, #14
 800075a:	d818      	bhi.n	800078e <__aeabi_fdiv+0xc2>
 800075c:	4864      	ldr	r0, [pc, #400]	@ (80008f0 <__aeabi_fdiv+0x224>)
 800075e:	0089      	lsls	r1, r1, #2
 8000760:	5841      	ldr	r1, [r0, r1]
 8000762:	468f      	mov	pc, r1
 8000764:	4653      	mov	r3, sl
 8000766:	2b02      	cmp	r3, #2
 8000768:	d100      	bne.n	800076c <__aeabi_fdiv+0xa0>
 800076a:	e0b8      	b.n	80008de <__aeabi_fdiv+0x212>
 800076c:	2b03      	cmp	r3, #3
 800076e:	d06e      	beq.n	800084e <__aeabi_fdiv+0x182>
 8000770:	4642      	mov	r2, r8
 8000772:	002c      	movs	r4, r5
 8000774:	2b01      	cmp	r3, #1
 8000776:	d140      	bne.n	80007fa <__aeabi_fdiv+0x12e>
 8000778:	2000      	movs	r0, #0
 800077a:	2400      	movs	r4, #0
 800077c:	05c0      	lsls	r0, r0, #23
 800077e:	4320      	orrs	r0, r4
 8000780:	07d2      	lsls	r2, r2, #31
 8000782:	4310      	orrs	r0, r2
 8000784:	bce0      	pop	{r5, r6, r7}
 8000786:	46ba      	mov	sl, r7
 8000788:	46b1      	mov	r9, r6
 800078a:	46a8      	mov	r8, r5
 800078c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800078e:	20ff      	movs	r0, #255	@ 0xff
 8000790:	2400      	movs	r4, #0
 8000792:	e7f3      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000794:	2c00      	cmp	r4, #0
 8000796:	d120      	bne.n	80007da <__aeabi_fdiv+0x10e>
 8000798:	2302      	movs	r3, #2
 800079a:	3fff      	subs	r7, #255	@ 0xff
 800079c:	e7d8      	b.n	8000750 <__aeabi_fdiv+0x84>
 800079e:	2d00      	cmp	r5, #0
 80007a0:	d105      	bne.n	80007ae <__aeabi_fdiv+0xe2>
 80007a2:	2304      	movs	r3, #4
 80007a4:	4699      	mov	r9, r3
 80007a6:	3b03      	subs	r3, #3
 80007a8:	2700      	movs	r7, #0
 80007aa:	469a      	mov	sl, r3
 80007ac:	e7a5      	b.n	80006fa <__aeabi_fdiv+0x2e>
 80007ae:	0028      	movs	r0, r5
 80007b0:	f001 fbb8 	bl	8001f24 <__clzsi2>
 80007b4:	2776      	movs	r7, #118	@ 0x76
 80007b6:	1f43      	subs	r3, r0, #5
 80007b8:	409d      	lsls	r5, r3
 80007ba:	2300      	movs	r3, #0
 80007bc:	427f      	negs	r7, r7
 80007be:	4699      	mov	r9, r3
 80007c0:	469a      	mov	sl, r3
 80007c2:	1a3f      	subs	r7, r7, r0
 80007c4:	e799      	b.n	80006fa <__aeabi_fdiv+0x2e>
 80007c6:	0020      	movs	r0, r4
 80007c8:	f001 fbac 	bl	8001f24 <__clzsi2>
 80007cc:	1f43      	subs	r3, r0, #5
 80007ce:	409c      	lsls	r4, r3
 80007d0:	2376      	movs	r3, #118	@ 0x76
 80007d2:	425b      	negs	r3, r3
 80007d4:	1a1b      	subs	r3, r3, r0
 80007d6:	2000      	movs	r0, #0
 80007d8:	e79e      	b.n	8000718 <__aeabi_fdiv+0x4c>
 80007da:	2303      	movs	r3, #3
 80007dc:	464a      	mov	r2, r9
 80007de:	431a      	orrs	r2, r3
 80007e0:	4691      	mov	r9, r2
 80007e2:	2003      	movs	r0, #3
 80007e4:	33fc      	adds	r3, #252	@ 0xfc
 80007e6:	e797      	b.n	8000718 <__aeabi_fdiv+0x4c>
 80007e8:	230c      	movs	r3, #12
 80007ea:	4699      	mov	r9, r3
 80007ec:	3b09      	subs	r3, #9
 80007ee:	27ff      	movs	r7, #255	@ 0xff
 80007f0:	469a      	mov	sl, r3
 80007f2:	e782      	b.n	80006fa <__aeabi_fdiv+0x2e>
 80007f4:	2803      	cmp	r0, #3
 80007f6:	d02c      	beq.n	8000852 <__aeabi_fdiv+0x186>
 80007f8:	0032      	movs	r2, r6
 80007fa:	0038      	movs	r0, r7
 80007fc:	307f      	adds	r0, #127	@ 0x7f
 80007fe:	2800      	cmp	r0, #0
 8000800:	dd47      	ble.n	8000892 <__aeabi_fdiv+0x1c6>
 8000802:	0763      	lsls	r3, r4, #29
 8000804:	d004      	beq.n	8000810 <__aeabi_fdiv+0x144>
 8000806:	230f      	movs	r3, #15
 8000808:	4023      	ands	r3, r4
 800080a:	2b04      	cmp	r3, #4
 800080c:	d000      	beq.n	8000810 <__aeabi_fdiv+0x144>
 800080e:	3404      	adds	r4, #4
 8000810:	0123      	lsls	r3, r4, #4
 8000812:	d503      	bpl.n	800081c <__aeabi_fdiv+0x150>
 8000814:	0038      	movs	r0, r7
 8000816:	4b37      	ldr	r3, [pc, #220]	@ (80008f4 <__aeabi_fdiv+0x228>)
 8000818:	3080      	adds	r0, #128	@ 0x80
 800081a:	401c      	ands	r4, r3
 800081c:	28fe      	cmp	r0, #254	@ 0xfe
 800081e:	dcb6      	bgt.n	800078e <__aeabi_fdiv+0xc2>
 8000820:	01a4      	lsls	r4, r4, #6
 8000822:	0a64      	lsrs	r4, r4, #9
 8000824:	b2c0      	uxtb	r0, r0
 8000826:	e7a9      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000828:	2480      	movs	r4, #128	@ 0x80
 800082a:	2200      	movs	r2, #0
 800082c:	20ff      	movs	r0, #255	@ 0xff
 800082e:	03e4      	lsls	r4, r4, #15
 8000830:	e7a4      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000832:	2380      	movs	r3, #128	@ 0x80
 8000834:	03db      	lsls	r3, r3, #15
 8000836:	421d      	tst	r5, r3
 8000838:	d001      	beq.n	800083e <__aeabi_fdiv+0x172>
 800083a:	421c      	tst	r4, r3
 800083c:	d00b      	beq.n	8000856 <__aeabi_fdiv+0x18a>
 800083e:	2480      	movs	r4, #128	@ 0x80
 8000840:	03e4      	lsls	r4, r4, #15
 8000842:	432c      	orrs	r4, r5
 8000844:	0264      	lsls	r4, r4, #9
 8000846:	4642      	mov	r2, r8
 8000848:	20ff      	movs	r0, #255	@ 0xff
 800084a:	0a64      	lsrs	r4, r4, #9
 800084c:	e796      	b.n	800077c <__aeabi_fdiv+0xb0>
 800084e:	4646      	mov	r6, r8
 8000850:	002c      	movs	r4, r5
 8000852:	2380      	movs	r3, #128	@ 0x80
 8000854:	03db      	lsls	r3, r3, #15
 8000856:	431c      	orrs	r4, r3
 8000858:	0264      	lsls	r4, r4, #9
 800085a:	0032      	movs	r2, r6
 800085c:	20ff      	movs	r0, #255	@ 0xff
 800085e:	0a64      	lsrs	r4, r4, #9
 8000860:	e78c      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000862:	016d      	lsls	r5, r5, #5
 8000864:	0160      	lsls	r0, r4, #5
 8000866:	4285      	cmp	r5, r0
 8000868:	d22d      	bcs.n	80008c6 <__aeabi_fdiv+0x1fa>
 800086a:	231b      	movs	r3, #27
 800086c:	2400      	movs	r4, #0
 800086e:	3f01      	subs	r7, #1
 8000870:	2601      	movs	r6, #1
 8000872:	0029      	movs	r1, r5
 8000874:	0064      	lsls	r4, r4, #1
 8000876:	006d      	lsls	r5, r5, #1
 8000878:	2900      	cmp	r1, #0
 800087a:	db01      	blt.n	8000880 <__aeabi_fdiv+0x1b4>
 800087c:	4285      	cmp	r5, r0
 800087e:	d301      	bcc.n	8000884 <__aeabi_fdiv+0x1b8>
 8000880:	1a2d      	subs	r5, r5, r0
 8000882:	4334      	orrs	r4, r6
 8000884:	3b01      	subs	r3, #1
 8000886:	2b00      	cmp	r3, #0
 8000888:	d1f3      	bne.n	8000872 <__aeabi_fdiv+0x1a6>
 800088a:	1e6b      	subs	r3, r5, #1
 800088c:	419d      	sbcs	r5, r3
 800088e:	432c      	orrs	r4, r5
 8000890:	e7b3      	b.n	80007fa <__aeabi_fdiv+0x12e>
 8000892:	2301      	movs	r3, #1
 8000894:	1a1b      	subs	r3, r3, r0
 8000896:	2b1b      	cmp	r3, #27
 8000898:	dd00      	ble.n	800089c <__aeabi_fdiv+0x1d0>
 800089a:	e76d      	b.n	8000778 <__aeabi_fdiv+0xac>
 800089c:	0021      	movs	r1, r4
 800089e:	379e      	adds	r7, #158	@ 0x9e
 80008a0:	40d9      	lsrs	r1, r3
 80008a2:	40bc      	lsls	r4, r7
 80008a4:	000b      	movs	r3, r1
 80008a6:	1e61      	subs	r1, r4, #1
 80008a8:	418c      	sbcs	r4, r1
 80008aa:	4323      	orrs	r3, r4
 80008ac:	0759      	lsls	r1, r3, #29
 80008ae:	d004      	beq.n	80008ba <__aeabi_fdiv+0x1ee>
 80008b0:	210f      	movs	r1, #15
 80008b2:	4019      	ands	r1, r3
 80008b4:	2904      	cmp	r1, #4
 80008b6:	d000      	beq.n	80008ba <__aeabi_fdiv+0x1ee>
 80008b8:	3304      	adds	r3, #4
 80008ba:	0159      	lsls	r1, r3, #5
 80008bc:	d413      	bmi.n	80008e6 <__aeabi_fdiv+0x21a>
 80008be:	019b      	lsls	r3, r3, #6
 80008c0:	2000      	movs	r0, #0
 80008c2:	0a5c      	lsrs	r4, r3, #9
 80008c4:	e75a      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008c6:	231a      	movs	r3, #26
 80008c8:	2401      	movs	r4, #1
 80008ca:	1a2d      	subs	r5, r5, r0
 80008cc:	e7d0      	b.n	8000870 <__aeabi_fdiv+0x1a4>
 80008ce:	1e98      	subs	r0, r3, #2
 80008d0:	4243      	negs	r3, r0
 80008d2:	4158      	adcs	r0, r3
 80008d4:	4240      	negs	r0, r0
 80008d6:	0032      	movs	r2, r6
 80008d8:	2400      	movs	r4, #0
 80008da:	b2c0      	uxtb	r0, r0
 80008dc:	e74e      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008de:	4642      	mov	r2, r8
 80008e0:	20ff      	movs	r0, #255	@ 0xff
 80008e2:	2400      	movs	r4, #0
 80008e4:	e74a      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008e6:	2001      	movs	r0, #1
 80008e8:	2400      	movs	r4, #0
 80008ea:	e747      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008ec:	08006d90 	.word	0x08006d90
 80008f0:	08006dd0 	.word	0x08006dd0
 80008f4:	f7ffffff 	.word	0xf7ffffff

080008f8 <__aeabi_fmul>:
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	464f      	mov	r7, r9
 80008fc:	4646      	mov	r6, r8
 80008fe:	46d6      	mov	lr, sl
 8000900:	0044      	lsls	r4, r0, #1
 8000902:	b5c0      	push	{r6, r7, lr}
 8000904:	0246      	lsls	r6, r0, #9
 8000906:	1c0f      	adds	r7, r1, #0
 8000908:	0a76      	lsrs	r6, r6, #9
 800090a:	0e24      	lsrs	r4, r4, #24
 800090c:	0fc5      	lsrs	r5, r0, #31
 800090e:	2c00      	cmp	r4, #0
 8000910:	d100      	bne.n	8000914 <__aeabi_fmul+0x1c>
 8000912:	e0da      	b.n	8000aca <__aeabi_fmul+0x1d2>
 8000914:	2cff      	cmp	r4, #255	@ 0xff
 8000916:	d074      	beq.n	8000a02 <__aeabi_fmul+0x10a>
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	00f6      	lsls	r6, r6, #3
 800091c:	04db      	lsls	r3, r3, #19
 800091e:	431e      	orrs	r6, r3
 8000920:	2300      	movs	r3, #0
 8000922:	4699      	mov	r9, r3
 8000924:	469a      	mov	sl, r3
 8000926:	3c7f      	subs	r4, #127	@ 0x7f
 8000928:	027b      	lsls	r3, r7, #9
 800092a:	0a5b      	lsrs	r3, r3, #9
 800092c:	4698      	mov	r8, r3
 800092e:	007b      	lsls	r3, r7, #1
 8000930:	0e1b      	lsrs	r3, r3, #24
 8000932:	0fff      	lsrs	r7, r7, #31
 8000934:	2b00      	cmp	r3, #0
 8000936:	d074      	beq.n	8000a22 <__aeabi_fmul+0x12a>
 8000938:	2bff      	cmp	r3, #255	@ 0xff
 800093a:	d100      	bne.n	800093e <__aeabi_fmul+0x46>
 800093c:	e08e      	b.n	8000a5c <__aeabi_fmul+0x164>
 800093e:	4642      	mov	r2, r8
 8000940:	2180      	movs	r1, #128	@ 0x80
 8000942:	00d2      	lsls	r2, r2, #3
 8000944:	04c9      	lsls	r1, r1, #19
 8000946:	4311      	orrs	r1, r2
 8000948:	3b7f      	subs	r3, #127	@ 0x7f
 800094a:	002a      	movs	r2, r5
 800094c:	18e4      	adds	r4, r4, r3
 800094e:	464b      	mov	r3, r9
 8000950:	407a      	eors	r2, r7
 8000952:	4688      	mov	r8, r1
 8000954:	b2d2      	uxtb	r2, r2
 8000956:	2b0a      	cmp	r3, #10
 8000958:	dc75      	bgt.n	8000a46 <__aeabi_fmul+0x14e>
 800095a:	464b      	mov	r3, r9
 800095c:	2000      	movs	r0, #0
 800095e:	2b02      	cmp	r3, #2
 8000960:	dd0f      	ble.n	8000982 <__aeabi_fmul+0x8a>
 8000962:	4649      	mov	r1, r9
 8000964:	2301      	movs	r3, #1
 8000966:	408b      	lsls	r3, r1
 8000968:	21a6      	movs	r1, #166	@ 0xa6
 800096a:	00c9      	lsls	r1, r1, #3
 800096c:	420b      	tst	r3, r1
 800096e:	d169      	bne.n	8000a44 <__aeabi_fmul+0x14c>
 8000970:	2190      	movs	r1, #144	@ 0x90
 8000972:	0089      	lsls	r1, r1, #2
 8000974:	420b      	tst	r3, r1
 8000976:	d000      	beq.n	800097a <__aeabi_fmul+0x82>
 8000978:	e100      	b.n	8000b7c <__aeabi_fmul+0x284>
 800097a:	2188      	movs	r1, #136	@ 0x88
 800097c:	4219      	tst	r1, r3
 800097e:	d000      	beq.n	8000982 <__aeabi_fmul+0x8a>
 8000980:	e0f5      	b.n	8000b6e <__aeabi_fmul+0x276>
 8000982:	4641      	mov	r1, r8
 8000984:	0409      	lsls	r1, r1, #16
 8000986:	0c09      	lsrs	r1, r1, #16
 8000988:	4643      	mov	r3, r8
 800098a:	0008      	movs	r0, r1
 800098c:	0c35      	lsrs	r5, r6, #16
 800098e:	0436      	lsls	r6, r6, #16
 8000990:	0c1b      	lsrs	r3, r3, #16
 8000992:	0c36      	lsrs	r6, r6, #16
 8000994:	4370      	muls	r0, r6
 8000996:	4369      	muls	r1, r5
 8000998:	435e      	muls	r6, r3
 800099a:	435d      	muls	r5, r3
 800099c:	1876      	adds	r6, r6, r1
 800099e:	0c03      	lsrs	r3, r0, #16
 80009a0:	199b      	adds	r3, r3, r6
 80009a2:	4299      	cmp	r1, r3
 80009a4:	d903      	bls.n	80009ae <__aeabi_fmul+0xb6>
 80009a6:	2180      	movs	r1, #128	@ 0x80
 80009a8:	0249      	lsls	r1, r1, #9
 80009aa:	468c      	mov	ip, r1
 80009ac:	4465      	add	r5, ip
 80009ae:	0400      	lsls	r0, r0, #16
 80009b0:	0419      	lsls	r1, r3, #16
 80009b2:	0c00      	lsrs	r0, r0, #16
 80009b4:	1809      	adds	r1, r1, r0
 80009b6:	018e      	lsls	r6, r1, #6
 80009b8:	1e70      	subs	r0, r6, #1
 80009ba:	4186      	sbcs	r6, r0
 80009bc:	0c1b      	lsrs	r3, r3, #16
 80009be:	0e89      	lsrs	r1, r1, #26
 80009c0:	195b      	adds	r3, r3, r5
 80009c2:	430e      	orrs	r6, r1
 80009c4:	019b      	lsls	r3, r3, #6
 80009c6:	431e      	orrs	r6, r3
 80009c8:	011b      	lsls	r3, r3, #4
 80009ca:	d46c      	bmi.n	8000aa6 <__aeabi_fmul+0x1ae>
 80009cc:	0023      	movs	r3, r4
 80009ce:	337f      	adds	r3, #127	@ 0x7f
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	dc00      	bgt.n	80009d6 <__aeabi_fmul+0xde>
 80009d4:	e0b1      	b.n	8000b3a <__aeabi_fmul+0x242>
 80009d6:	0015      	movs	r5, r2
 80009d8:	0771      	lsls	r1, r6, #29
 80009da:	d00b      	beq.n	80009f4 <__aeabi_fmul+0xfc>
 80009dc:	200f      	movs	r0, #15
 80009de:	0021      	movs	r1, r4
 80009e0:	4030      	ands	r0, r6
 80009e2:	2804      	cmp	r0, #4
 80009e4:	d006      	beq.n	80009f4 <__aeabi_fmul+0xfc>
 80009e6:	3604      	adds	r6, #4
 80009e8:	0132      	lsls	r2, r6, #4
 80009ea:	d503      	bpl.n	80009f4 <__aeabi_fmul+0xfc>
 80009ec:	4b6e      	ldr	r3, [pc, #440]	@ (8000ba8 <__aeabi_fmul+0x2b0>)
 80009ee:	401e      	ands	r6, r3
 80009f0:	000b      	movs	r3, r1
 80009f2:	3380      	adds	r3, #128	@ 0x80
 80009f4:	2bfe      	cmp	r3, #254	@ 0xfe
 80009f6:	dd00      	ble.n	80009fa <__aeabi_fmul+0x102>
 80009f8:	e0bd      	b.n	8000b76 <__aeabi_fmul+0x27e>
 80009fa:	01b2      	lsls	r2, r6, #6
 80009fc:	0a52      	lsrs	r2, r2, #9
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	e048      	b.n	8000a94 <__aeabi_fmul+0x19c>
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fmul+0x110>
 8000a06:	e092      	b.n	8000b2e <__aeabi_fmul+0x236>
 8000a08:	2308      	movs	r3, #8
 8000a0a:	4699      	mov	r9, r3
 8000a0c:	3b06      	subs	r3, #6
 8000a0e:	469a      	mov	sl, r3
 8000a10:	027b      	lsls	r3, r7, #9
 8000a12:	0a5b      	lsrs	r3, r3, #9
 8000a14:	4698      	mov	r8, r3
 8000a16:	007b      	lsls	r3, r7, #1
 8000a18:	24ff      	movs	r4, #255	@ 0xff
 8000a1a:	0e1b      	lsrs	r3, r3, #24
 8000a1c:	0fff      	lsrs	r7, r7, #31
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d18a      	bne.n	8000938 <__aeabi_fmul+0x40>
 8000a22:	4642      	mov	r2, r8
 8000a24:	2a00      	cmp	r2, #0
 8000a26:	d164      	bne.n	8000af2 <__aeabi_fmul+0x1fa>
 8000a28:	4649      	mov	r1, r9
 8000a2a:	3201      	adds	r2, #1
 8000a2c:	4311      	orrs	r1, r2
 8000a2e:	4689      	mov	r9, r1
 8000a30:	290a      	cmp	r1, #10
 8000a32:	dc08      	bgt.n	8000a46 <__aeabi_fmul+0x14e>
 8000a34:	407d      	eors	r5, r7
 8000a36:	2001      	movs	r0, #1
 8000a38:	b2ea      	uxtb	r2, r5
 8000a3a:	2902      	cmp	r1, #2
 8000a3c:	dc91      	bgt.n	8000962 <__aeabi_fmul+0x6a>
 8000a3e:	0015      	movs	r5, r2
 8000a40:	2200      	movs	r2, #0
 8000a42:	e027      	b.n	8000a94 <__aeabi_fmul+0x19c>
 8000a44:	0015      	movs	r5, r2
 8000a46:	4653      	mov	r3, sl
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d100      	bne.n	8000a4e <__aeabi_fmul+0x156>
 8000a4c:	e093      	b.n	8000b76 <__aeabi_fmul+0x27e>
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d01a      	beq.n	8000a88 <__aeabi_fmul+0x190>
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d12c      	bne.n	8000ab0 <__aeabi_fmul+0x1b8>
 8000a56:	2300      	movs	r3, #0
 8000a58:	2200      	movs	r2, #0
 8000a5a:	e01b      	b.n	8000a94 <__aeabi_fmul+0x19c>
 8000a5c:	4643      	mov	r3, r8
 8000a5e:	34ff      	adds	r4, #255	@ 0xff
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d055      	beq.n	8000b10 <__aeabi_fmul+0x218>
 8000a64:	2103      	movs	r1, #3
 8000a66:	464b      	mov	r3, r9
 8000a68:	430b      	orrs	r3, r1
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	2b0a      	cmp	r3, #10
 8000a6e:	dc00      	bgt.n	8000a72 <__aeabi_fmul+0x17a>
 8000a70:	e092      	b.n	8000b98 <__aeabi_fmul+0x2a0>
 8000a72:	2b0f      	cmp	r3, #15
 8000a74:	d000      	beq.n	8000a78 <__aeabi_fmul+0x180>
 8000a76:	e08c      	b.n	8000b92 <__aeabi_fmul+0x29a>
 8000a78:	2280      	movs	r2, #128	@ 0x80
 8000a7a:	03d2      	lsls	r2, r2, #15
 8000a7c:	4216      	tst	r6, r2
 8000a7e:	d003      	beq.n	8000a88 <__aeabi_fmul+0x190>
 8000a80:	4643      	mov	r3, r8
 8000a82:	4213      	tst	r3, r2
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fmul+0x190>
 8000a86:	e07d      	b.n	8000b84 <__aeabi_fmul+0x28c>
 8000a88:	2280      	movs	r2, #128	@ 0x80
 8000a8a:	03d2      	lsls	r2, r2, #15
 8000a8c:	4332      	orrs	r2, r6
 8000a8e:	0252      	lsls	r2, r2, #9
 8000a90:	0a52      	lsrs	r2, r2, #9
 8000a92:	23ff      	movs	r3, #255	@ 0xff
 8000a94:	05d8      	lsls	r0, r3, #23
 8000a96:	07ed      	lsls	r5, r5, #31
 8000a98:	4310      	orrs	r0, r2
 8000a9a:	4328      	orrs	r0, r5
 8000a9c:	bce0      	pop	{r5, r6, r7}
 8000a9e:	46ba      	mov	sl, r7
 8000aa0:	46b1      	mov	r9, r6
 8000aa2:	46a8      	mov	r8, r5
 8000aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	0015      	movs	r5, r2
 8000aaa:	0871      	lsrs	r1, r6, #1
 8000aac:	401e      	ands	r6, r3
 8000aae:	430e      	orrs	r6, r1
 8000ab0:	0023      	movs	r3, r4
 8000ab2:	3380      	adds	r3, #128	@ 0x80
 8000ab4:	1c61      	adds	r1, r4, #1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	dd41      	ble.n	8000b3e <__aeabi_fmul+0x246>
 8000aba:	0772      	lsls	r2, r6, #29
 8000abc:	d094      	beq.n	80009e8 <__aeabi_fmul+0xf0>
 8000abe:	220f      	movs	r2, #15
 8000ac0:	4032      	ands	r2, r6
 8000ac2:	2a04      	cmp	r2, #4
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_fmul+0x1d0>
 8000ac6:	e78e      	b.n	80009e6 <__aeabi_fmul+0xee>
 8000ac8:	e78e      	b.n	80009e8 <__aeabi_fmul+0xf0>
 8000aca:	2e00      	cmp	r6, #0
 8000acc:	d105      	bne.n	8000ada <__aeabi_fmul+0x1e2>
 8000ace:	2304      	movs	r3, #4
 8000ad0:	4699      	mov	r9, r3
 8000ad2:	3b03      	subs	r3, #3
 8000ad4:	2400      	movs	r4, #0
 8000ad6:	469a      	mov	sl, r3
 8000ad8:	e726      	b.n	8000928 <__aeabi_fmul+0x30>
 8000ada:	0030      	movs	r0, r6
 8000adc:	f001 fa22 	bl	8001f24 <__clzsi2>
 8000ae0:	2476      	movs	r4, #118	@ 0x76
 8000ae2:	1f43      	subs	r3, r0, #5
 8000ae4:	409e      	lsls	r6, r3
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	4264      	negs	r4, r4
 8000aea:	4699      	mov	r9, r3
 8000aec:	469a      	mov	sl, r3
 8000aee:	1a24      	subs	r4, r4, r0
 8000af0:	e71a      	b.n	8000928 <__aeabi_fmul+0x30>
 8000af2:	4640      	mov	r0, r8
 8000af4:	f001 fa16 	bl	8001f24 <__clzsi2>
 8000af8:	464b      	mov	r3, r9
 8000afa:	1a24      	subs	r4, r4, r0
 8000afc:	3c76      	subs	r4, #118	@ 0x76
 8000afe:	2b0a      	cmp	r3, #10
 8000b00:	dca1      	bgt.n	8000a46 <__aeabi_fmul+0x14e>
 8000b02:	4643      	mov	r3, r8
 8000b04:	3805      	subs	r0, #5
 8000b06:	4083      	lsls	r3, r0
 8000b08:	407d      	eors	r5, r7
 8000b0a:	4698      	mov	r8, r3
 8000b0c:	b2ea      	uxtb	r2, r5
 8000b0e:	e724      	b.n	800095a <__aeabi_fmul+0x62>
 8000b10:	464a      	mov	r2, r9
 8000b12:	3302      	adds	r3, #2
 8000b14:	4313      	orrs	r3, r2
 8000b16:	002a      	movs	r2, r5
 8000b18:	407a      	eors	r2, r7
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	2b0a      	cmp	r3, #10
 8000b1e:	dc92      	bgt.n	8000a46 <__aeabi_fmul+0x14e>
 8000b20:	4649      	mov	r1, r9
 8000b22:	0015      	movs	r5, r2
 8000b24:	2900      	cmp	r1, #0
 8000b26:	d026      	beq.n	8000b76 <__aeabi_fmul+0x27e>
 8000b28:	4699      	mov	r9, r3
 8000b2a:	2002      	movs	r0, #2
 8000b2c:	e719      	b.n	8000962 <__aeabi_fmul+0x6a>
 8000b2e:	230c      	movs	r3, #12
 8000b30:	4699      	mov	r9, r3
 8000b32:	3b09      	subs	r3, #9
 8000b34:	24ff      	movs	r4, #255	@ 0xff
 8000b36:	469a      	mov	sl, r3
 8000b38:	e6f6      	b.n	8000928 <__aeabi_fmul+0x30>
 8000b3a:	0015      	movs	r5, r2
 8000b3c:	0021      	movs	r1, r4
 8000b3e:	2201      	movs	r2, #1
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	2b1b      	cmp	r3, #27
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_fmul+0x250>
 8000b46:	e786      	b.n	8000a56 <__aeabi_fmul+0x15e>
 8000b48:	319e      	adds	r1, #158	@ 0x9e
 8000b4a:	0032      	movs	r2, r6
 8000b4c:	408e      	lsls	r6, r1
 8000b4e:	40da      	lsrs	r2, r3
 8000b50:	1e73      	subs	r3, r6, #1
 8000b52:	419e      	sbcs	r6, r3
 8000b54:	4332      	orrs	r2, r6
 8000b56:	0753      	lsls	r3, r2, #29
 8000b58:	d004      	beq.n	8000b64 <__aeabi_fmul+0x26c>
 8000b5a:	230f      	movs	r3, #15
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	2b04      	cmp	r3, #4
 8000b60:	d000      	beq.n	8000b64 <__aeabi_fmul+0x26c>
 8000b62:	3204      	adds	r2, #4
 8000b64:	0153      	lsls	r3, r2, #5
 8000b66:	d510      	bpl.n	8000b8a <__aeabi_fmul+0x292>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	e792      	b.n	8000a94 <__aeabi_fmul+0x19c>
 8000b6e:	003d      	movs	r5, r7
 8000b70:	4646      	mov	r6, r8
 8000b72:	4682      	mov	sl, r0
 8000b74:	e767      	b.n	8000a46 <__aeabi_fmul+0x14e>
 8000b76:	23ff      	movs	r3, #255	@ 0xff
 8000b78:	2200      	movs	r2, #0
 8000b7a:	e78b      	b.n	8000a94 <__aeabi_fmul+0x19c>
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	2500      	movs	r5, #0
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	e786      	b.n	8000a92 <__aeabi_fmul+0x19a>
 8000b84:	003d      	movs	r5, r7
 8000b86:	431a      	orrs	r2, r3
 8000b88:	e783      	b.n	8000a92 <__aeabi_fmul+0x19a>
 8000b8a:	0192      	lsls	r2, r2, #6
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	0a52      	lsrs	r2, r2, #9
 8000b90:	e780      	b.n	8000a94 <__aeabi_fmul+0x19c>
 8000b92:	003d      	movs	r5, r7
 8000b94:	4646      	mov	r6, r8
 8000b96:	e777      	b.n	8000a88 <__aeabi_fmul+0x190>
 8000b98:	002a      	movs	r2, r5
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	407a      	eors	r2, r7
 8000b9e:	408b      	lsls	r3, r1
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	b2d2      	uxtb	r2, r2
 8000ba4:	e6e9      	b.n	800097a <__aeabi_fmul+0x82>
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	f7ffffff 	.word	0xf7ffffff

08000bac <__aeabi_fsub>:
 8000bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bae:	4647      	mov	r7, r8
 8000bb0:	46ce      	mov	lr, r9
 8000bb2:	0243      	lsls	r3, r0, #9
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	0a5f      	lsrs	r7, r3, #9
 8000bb8:	099b      	lsrs	r3, r3, #6
 8000bba:	0045      	lsls	r5, r0, #1
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	469c      	mov	ip, r3
 8000bc0:	024b      	lsls	r3, r1, #9
 8000bc2:	0fc4      	lsrs	r4, r0, #31
 8000bc4:	0fce      	lsrs	r6, r1, #31
 8000bc6:	0e2d      	lsrs	r5, r5, #24
 8000bc8:	0a58      	lsrs	r0, r3, #9
 8000bca:	0e12      	lsrs	r2, r2, #24
 8000bcc:	0999      	lsrs	r1, r3, #6
 8000bce:	2aff      	cmp	r2, #255	@ 0xff
 8000bd0:	d06b      	beq.n	8000caa <__aeabi_fsub+0xfe>
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	405e      	eors	r6, r3
 8000bd6:	1aab      	subs	r3, r5, r2
 8000bd8:	42b4      	cmp	r4, r6
 8000bda:	d04b      	beq.n	8000c74 <__aeabi_fsub+0xc8>
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	dc00      	bgt.n	8000be2 <__aeabi_fsub+0x36>
 8000be0:	e0ff      	b.n	8000de2 <__aeabi_fsub+0x236>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d100      	bne.n	8000be8 <__aeabi_fsub+0x3c>
 8000be6:	e088      	b.n	8000cfa <__aeabi_fsub+0x14e>
 8000be8:	2dff      	cmp	r5, #255	@ 0xff
 8000bea:	d100      	bne.n	8000bee <__aeabi_fsub+0x42>
 8000bec:	e0ef      	b.n	8000dce <__aeabi_fsub+0x222>
 8000bee:	2280      	movs	r2, #128	@ 0x80
 8000bf0:	04d2      	lsls	r2, r2, #19
 8000bf2:	4311      	orrs	r1, r2
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	2b1b      	cmp	r3, #27
 8000bf8:	dc08      	bgt.n	8000c0c <__aeabi_fsub+0x60>
 8000bfa:	0008      	movs	r0, r1
 8000bfc:	2220      	movs	r2, #32
 8000bfe:	40d8      	lsrs	r0, r3
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	4099      	lsls	r1, r3
 8000c04:	000b      	movs	r3, r1
 8000c06:	1e5a      	subs	r2, r3, #1
 8000c08:	4193      	sbcs	r3, r2
 8000c0a:	4318      	orrs	r0, r3
 8000c0c:	4663      	mov	r3, ip
 8000c0e:	1a1b      	subs	r3, r3, r0
 8000c10:	469c      	mov	ip, r3
 8000c12:	4663      	mov	r3, ip
 8000c14:	015b      	lsls	r3, r3, #5
 8000c16:	d400      	bmi.n	8000c1a <__aeabi_fsub+0x6e>
 8000c18:	e0cd      	b.n	8000db6 <__aeabi_fsub+0x20a>
 8000c1a:	4663      	mov	r3, ip
 8000c1c:	019f      	lsls	r7, r3, #6
 8000c1e:	09bf      	lsrs	r7, r7, #6
 8000c20:	0038      	movs	r0, r7
 8000c22:	f001 f97f 	bl	8001f24 <__clzsi2>
 8000c26:	003b      	movs	r3, r7
 8000c28:	3805      	subs	r0, #5
 8000c2a:	4083      	lsls	r3, r0
 8000c2c:	4285      	cmp	r5, r0
 8000c2e:	dc00      	bgt.n	8000c32 <__aeabi_fsub+0x86>
 8000c30:	e0a2      	b.n	8000d78 <__aeabi_fsub+0x1cc>
 8000c32:	4ab7      	ldr	r2, [pc, #732]	@ (8000f10 <__aeabi_fsub+0x364>)
 8000c34:	1a2d      	subs	r5, r5, r0
 8000c36:	401a      	ands	r2, r3
 8000c38:	4694      	mov	ip, r2
 8000c3a:	075a      	lsls	r2, r3, #29
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_fsub+0x94>
 8000c3e:	e0c3      	b.n	8000dc8 <__aeabi_fsub+0x21c>
 8000c40:	220f      	movs	r2, #15
 8000c42:	4013      	ands	r3, r2
 8000c44:	2b04      	cmp	r3, #4
 8000c46:	d100      	bne.n	8000c4a <__aeabi_fsub+0x9e>
 8000c48:	e0be      	b.n	8000dc8 <__aeabi_fsub+0x21c>
 8000c4a:	2304      	movs	r3, #4
 8000c4c:	4698      	mov	r8, r3
 8000c4e:	44c4      	add	ip, r8
 8000c50:	4663      	mov	r3, ip
 8000c52:	015b      	lsls	r3, r3, #5
 8000c54:	d400      	bmi.n	8000c58 <__aeabi_fsub+0xac>
 8000c56:	e0b7      	b.n	8000dc8 <__aeabi_fsub+0x21c>
 8000c58:	1c68      	adds	r0, r5, #1
 8000c5a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000c5c:	d000      	beq.n	8000c60 <__aeabi_fsub+0xb4>
 8000c5e:	e0a5      	b.n	8000dac <__aeabi_fsub+0x200>
 8000c60:	20ff      	movs	r0, #255	@ 0xff
 8000c62:	2200      	movs	r2, #0
 8000c64:	05c0      	lsls	r0, r0, #23
 8000c66:	4310      	orrs	r0, r2
 8000c68:	07e4      	lsls	r4, r4, #31
 8000c6a:	4320      	orrs	r0, r4
 8000c6c:	bcc0      	pop	{r6, r7}
 8000c6e:	46b9      	mov	r9, r7
 8000c70:	46b0      	mov	r8, r6
 8000c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	dc00      	bgt.n	8000c7a <__aeabi_fsub+0xce>
 8000c78:	e1eb      	b.n	8001052 <__aeabi_fsub+0x4a6>
 8000c7a:	2a00      	cmp	r2, #0
 8000c7c:	d046      	beq.n	8000d0c <__aeabi_fsub+0x160>
 8000c7e:	2dff      	cmp	r5, #255	@ 0xff
 8000c80:	d100      	bne.n	8000c84 <__aeabi_fsub+0xd8>
 8000c82:	e0a4      	b.n	8000dce <__aeabi_fsub+0x222>
 8000c84:	2280      	movs	r2, #128	@ 0x80
 8000c86:	04d2      	lsls	r2, r2, #19
 8000c88:	4311      	orrs	r1, r2
 8000c8a:	2b1b      	cmp	r3, #27
 8000c8c:	dc00      	bgt.n	8000c90 <__aeabi_fsub+0xe4>
 8000c8e:	e0fb      	b.n	8000e88 <__aeabi_fsub+0x2dc>
 8000c90:	2305      	movs	r3, #5
 8000c92:	4698      	mov	r8, r3
 8000c94:	002b      	movs	r3, r5
 8000c96:	44c4      	add	ip, r8
 8000c98:	4662      	mov	r2, ip
 8000c9a:	08d7      	lsrs	r7, r2, #3
 8000c9c:	2bff      	cmp	r3, #255	@ 0xff
 8000c9e:	d100      	bne.n	8000ca2 <__aeabi_fsub+0xf6>
 8000ca0:	e095      	b.n	8000dce <__aeabi_fsub+0x222>
 8000ca2:	027a      	lsls	r2, r7, #9
 8000ca4:	0a52      	lsrs	r2, r2, #9
 8000ca6:	b2d8      	uxtb	r0, r3
 8000ca8:	e7dc      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000caa:	002b      	movs	r3, r5
 8000cac:	3bff      	subs	r3, #255	@ 0xff
 8000cae:	4699      	mov	r9, r3
 8000cb0:	2900      	cmp	r1, #0
 8000cb2:	d118      	bne.n	8000ce6 <__aeabi_fsub+0x13a>
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	405e      	eors	r6, r3
 8000cb8:	42b4      	cmp	r4, r6
 8000cba:	d100      	bne.n	8000cbe <__aeabi_fsub+0x112>
 8000cbc:	e0ca      	b.n	8000e54 <__aeabi_fsub+0x2a8>
 8000cbe:	464b      	mov	r3, r9
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d02d      	beq.n	8000d20 <__aeabi_fsub+0x174>
 8000cc4:	2d00      	cmp	r5, #0
 8000cc6:	d000      	beq.n	8000cca <__aeabi_fsub+0x11e>
 8000cc8:	e13c      	b.n	8000f44 <__aeabi_fsub+0x398>
 8000cca:	23ff      	movs	r3, #255	@ 0xff
 8000ccc:	4664      	mov	r4, ip
 8000cce:	2c00      	cmp	r4, #0
 8000cd0:	d100      	bne.n	8000cd4 <__aeabi_fsub+0x128>
 8000cd2:	e15f      	b.n	8000f94 <__aeabi_fsub+0x3e8>
 8000cd4:	1e5d      	subs	r5, r3, #1
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d100      	bne.n	8000cdc <__aeabi_fsub+0x130>
 8000cda:	e174      	b.n	8000fc6 <__aeabi_fsub+0x41a>
 8000cdc:	0034      	movs	r4, r6
 8000cde:	2bff      	cmp	r3, #255	@ 0xff
 8000ce0:	d074      	beq.n	8000dcc <__aeabi_fsub+0x220>
 8000ce2:	002b      	movs	r3, r5
 8000ce4:	e103      	b.n	8000eee <__aeabi_fsub+0x342>
 8000ce6:	42b4      	cmp	r4, r6
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fsub+0x140>
 8000cea:	e09c      	b.n	8000e26 <__aeabi_fsub+0x27a>
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d017      	beq.n	8000d20 <__aeabi_fsub+0x174>
 8000cf0:	2d00      	cmp	r5, #0
 8000cf2:	d0ea      	beq.n	8000cca <__aeabi_fsub+0x11e>
 8000cf4:	0007      	movs	r7, r0
 8000cf6:	0034      	movs	r4, r6
 8000cf8:	e06c      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	d0cc      	beq.n	8000c98 <__aeabi_fsub+0xec>
 8000cfe:	1e5a      	subs	r2, r3, #1
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d02b      	beq.n	8000d5c <__aeabi_fsub+0x1b0>
 8000d04:	2bff      	cmp	r3, #255	@ 0xff
 8000d06:	d062      	beq.n	8000dce <__aeabi_fsub+0x222>
 8000d08:	0013      	movs	r3, r2
 8000d0a:	e773      	b.n	8000bf4 <__aeabi_fsub+0x48>
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	d0c3      	beq.n	8000c98 <__aeabi_fsub+0xec>
 8000d10:	1e5a      	subs	r2, r3, #1
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d100      	bne.n	8000d18 <__aeabi_fsub+0x16c>
 8000d16:	e11e      	b.n	8000f56 <__aeabi_fsub+0x3aa>
 8000d18:	2bff      	cmp	r3, #255	@ 0xff
 8000d1a:	d058      	beq.n	8000dce <__aeabi_fsub+0x222>
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	e7b4      	b.n	8000c8a <__aeabi_fsub+0xde>
 8000d20:	22fe      	movs	r2, #254	@ 0xfe
 8000d22:	1c6b      	adds	r3, r5, #1
 8000d24:	421a      	tst	r2, r3
 8000d26:	d10d      	bne.n	8000d44 <__aeabi_fsub+0x198>
 8000d28:	2d00      	cmp	r5, #0
 8000d2a:	d060      	beq.n	8000dee <__aeabi_fsub+0x242>
 8000d2c:	4663      	mov	r3, ip
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d000      	beq.n	8000d34 <__aeabi_fsub+0x188>
 8000d32:	e120      	b.n	8000f76 <__aeabi_fsub+0x3ca>
 8000d34:	2900      	cmp	r1, #0
 8000d36:	d000      	beq.n	8000d3a <__aeabi_fsub+0x18e>
 8000d38:	e128      	b.n	8000f8c <__aeabi_fsub+0x3e0>
 8000d3a:	2280      	movs	r2, #128	@ 0x80
 8000d3c:	2400      	movs	r4, #0
 8000d3e:	20ff      	movs	r0, #255	@ 0xff
 8000d40:	03d2      	lsls	r2, r2, #15
 8000d42:	e78f      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000d44:	4663      	mov	r3, ip
 8000d46:	1a5f      	subs	r7, r3, r1
 8000d48:	017b      	lsls	r3, r7, #5
 8000d4a:	d500      	bpl.n	8000d4e <__aeabi_fsub+0x1a2>
 8000d4c:	e0fe      	b.n	8000f4c <__aeabi_fsub+0x3a0>
 8000d4e:	2f00      	cmp	r7, #0
 8000d50:	d000      	beq.n	8000d54 <__aeabi_fsub+0x1a8>
 8000d52:	e765      	b.n	8000c20 <__aeabi_fsub+0x74>
 8000d54:	2400      	movs	r4, #0
 8000d56:	2000      	movs	r0, #0
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e783      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000d5c:	4663      	mov	r3, ip
 8000d5e:	1a59      	subs	r1, r3, r1
 8000d60:	014b      	lsls	r3, r1, #5
 8000d62:	d400      	bmi.n	8000d66 <__aeabi_fsub+0x1ba>
 8000d64:	e119      	b.n	8000f9a <__aeabi_fsub+0x3ee>
 8000d66:	018f      	lsls	r7, r1, #6
 8000d68:	09bf      	lsrs	r7, r7, #6
 8000d6a:	0038      	movs	r0, r7
 8000d6c:	f001 f8da 	bl	8001f24 <__clzsi2>
 8000d70:	003b      	movs	r3, r7
 8000d72:	3805      	subs	r0, #5
 8000d74:	4083      	lsls	r3, r0
 8000d76:	2501      	movs	r5, #1
 8000d78:	2220      	movs	r2, #32
 8000d7a:	1b40      	subs	r0, r0, r5
 8000d7c:	3001      	adds	r0, #1
 8000d7e:	1a12      	subs	r2, r2, r0
 8000d80:	0019      	movs	r1, r3
 8000d82:	4093      	lsls	r3, r2
 8000d84:	40c1      	lsrs	r1, r0
 8000d86:	1e5a      	subs	r2, r3, #1
 8000d88:	4193      	sbcs	r3, r2
 8000d8a:	4319      	orrs	r1, r3
 8000d8c:	468c      	mov	ip, r1
 8000d8e:	1e0b      	subs	r3, r1, #0
 8000d90:	d0e1      	beq.n	8000d56 <__aeabi_fsub+0x1aa>
 8000d92:	075b      	lsls	r3, r3, #29
 8000d94:	d100      	bne.n	8000d98 <__aeabi_fsub+0x1ec>
 8000d96:	e152      	b.n	800103e <__aeabi_fsub+0x492>
 8000d98:	230f      	movs	r3, #15
 8000d9a:	2500      	movs	r5, #0
 8000d9c:	400b      	ands	r3, r1
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	d000      	beq.n	8000da4 <__aeabi_fsub+0x1f8>
 8000da2:	e752      	b.n	8000c4a <__aeabi_fsub+0x9e>
 8000da4:	2001      	movs	r0, #1
 8000da6:	014a      	lsls	r2, r1, #5
 8000da8:	d400      	bmi.n	8000dac <__aeabi_fsub+0x200>
 8000daa:	e092      	b.n	8000ed2 <__aeabi_fsub+0x326>
 8000dac:	b2c0      	uxtb	r0, r0
 8000dae:	4663      	mov	r3, ip
 8000db0:	019a      	lsls	r2, r3, #6
 8000db2:	0a52      	lsrs	r2, r2, #9
 8000db4:	e756      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000db6:	4663      	mov	r3, ip
 8000db8:	075b      	lsls	r3, r3, #29
 8000dba:	d005      	beq.n	8000dc8 <__aeabi_fsub+0x21c>
 8000dbc:	230f      	movs	r3, #15
 8000dbe:	4662      	mov	r2, ip
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	2b04      	cmp	r3, #4
 8000dc4:	d000      	beq.n	8000dc8 <__aeabi_fsub+0x21c>
 8000dc6:	e740      	b.n	8000c4a <__aeabi_fsub+0x9e>
 8000dc8:	002b      	movs	r3, r5
 8000dca:	e765      	b.n	8000c98 <__aeabi_fsub+0xec>
 8000dcc:	0007      	movs	r7, r0
 8000dce:	2f00      	cmp	r7, #0
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_fsub+0x228>
 8000dd2:	e745      	b.n	8000c60 <__aeabi_fsub+0xb4>
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	03d2      	lsls	r2, r2, #15
 8000dd8:	433a      	orrs	r2, r7
 8000dda:	0252      	lsls	r2, r2, #9
 8000ddc:	20ff      	movs	r0, #255	@ 0xff
 8000dde:	0a52      	lsrs	r2, r2, #9
 8000de0:	e740      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d179      	bne.n	8000eda <__aeabi_fsub+0x32e>
 8000de6:	22fe      	movs	r2, #254	@ 0xfe
 8000de8:	1c6b      	adds	r3, r5, #1
 8000dea:	421a      	tst	r2, r3
 8000dec:	d1aa      	bne.n	8000d44 <__aeabi_fsub+0x198>
 8000dee:	4663      	mov	r3, ip
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d100      	bne.n	8000df6 <__aeabi_fsub+0x24a>
 8000df4:	e0f5      	b.n	8000fe2 <__aeabi_fsub+0x436>
 8000df6:	2900      	cmp	r1, #0
 8000df8:	d100      	bne.n	8000dfc <__aeabi_fsub+0x250>
 8000dfa:	e0d1      	b.n	8000fa0 <__aeabi_fsub+0x3f4>
 8000dfc:	1a5f      	subs	r7, r3, r1
 8000dfe:	2380      	movs	r3, #128	@ 0x80
 8000e00:	04db      	lsls	r3, r3, #19
 8000e02:	421f      	tst	r7, r3
 8000e04:	d100      	bne.n	8000e08 <__aeabi_fsub+0x25c>
 8000e06:	e10e      	b.n	8001026 <__aeabi_fsub+0x47a>
 8000e08:	4662      	mov	r2, ip
 8000e0a:	2401      	movs	r4, #1
 8000e0c:	1a8a      	subs	r2, r1, r2
 8000e0e:	4694      	mov	ip, r2
 8000e10:	2000      	movs	r0, #0
 8000e12:	4034      	ands	r4, r6
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	d100      	bne.n	8000e1a <__aeabi_fsub+0x26e>
 8000e18:	e724      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	421a      	tst	r2, r3
 8000e1e:	d1c6      	bne.n	8000dae <__aeabi_fsub+0x202>
 8000e20:	2300      	movs	r3, #0
 8000e22:	08d7      	lsrs	r7, r2, #3
 8000e24:	e73d      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d017      	beq.n	8000e5a <__aeabi_fsub+0x2ae>
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_fsub+0x284>
 8000e2e:	e0af      	b.n	8000f90 <__aeabi_fsub+0x3e4>
 8000e30:	23ff      	movs	r3, #255	@ 0xff
 8000e32:	4665      	mov	r5, ip
 8000e34:	2d00      	cmp	r5, #0
 8000e36:	d100      	bne.n	8000e3a <__aeabi_fsub+0x28e>
 8000e38:	e0ad      	b.n	8000f96 <__aeabi_fsub+0x3ea>
 8000e3a:	1e5e      	subs	r6, r3, #1
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_fsub+0x296>
 8000e40:	e089      	b.n	8000f56 <__aeabi_fsub+0x3aa>
 8000e42:	2bff      	cmp	r3, #255	@ 0xff
 8000e44:	d0c2      	beq.n	8000dcc <__aeabi_fsub+0x220>
 8000e46:	2e1b      	cmp	r6, #27
 8000e48:	dc00      	bgt.n	8000e4c <__aeabi_fsub+0x2a0>
 8000e4a:	e0ab      	b.n	8000fa4 <__aeabi_fsub+0x3f8>
 8000e4c:	1d4b      	adds	r3, r1, #5
 8000e4e:	469c      	mov	ip, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	e721      	b.n	8000c98 <__aeabi_fsub+0xec>
 8000e54:	464b      	mov	r3, r9
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d170      	bne.n	8000f3c <__aeabi_fsub+0x390>
 8000e5a:	22fe      	movs	r2, #254	@ 0xfe
 8000e5c:	1c6b      	adds	r3, r5, #1
 8000e5e:	421a      	tst	r2, r3
 8000e60:	d15e      	bne.n	8000f20 <__aeabi_fsub+0x374>
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d000      	beq.n	8000e68 <__aeabi_fsub+0x2bc>
 8000e66:	e0c3      	b.n	8000ff0 <__aeabi_fsub+0x444>
 8000e68:	4663      	mov	r3, ip
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_fsub+0x2c4>
 8000e6e:	e0d0      	b.n	8001012 <__aeabi_fsub+0x466>
 8000e70:	2900      	cmp	r1, #0
 8000e72:	d100      	bne.n	8000e76 <__aeabi_fsub+0x2ca>
 8000e74:	e094      	b.n	8000fa0 <__aeabi_fsub+0x3f4>
 8000e76:	000a      	movs	r2, r1
 8000e78:	4462      	add	r2, ip
 8000e7a:	0153      	lsls	r3, r2, #5
 8000e7c:	d400      	bmi.n	8000e80 <__aeabi_fsub+0x2d4>
 8000e7e:	e0d8      	b.n	8001032 <__aeabi_fsub+0x486>
 8000e80:	0192      	lsls	r2, r2, #6
 8000e82:	2001      	movs	r0, #1
 8000e84:	0a52      	lsrs	r2, r2, #9
 8000e86:	e6ed      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000e88:	0008      	movs	r0, r1
 8000e8a:	2220      	movs	r2, #32
 8000e8c:	40d8      	lsrs	r0, r3
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	4099      	lsls	r1, r3
 8000e92:	000b      	movs	r3, r1
 8000e94:	1e5a      	subs	r2, r3, #1
 8000e96:	4193      	sbcs	r3, r2
 8000e98:	4303      	orrs	r3, r0
 8000e9a:	449c      	add	ip, r3
 8000e9c:	4663      	mov	r3, ip
 8000e9e:	015b      	lsls	r3, r3, #5
 8000ea0:	d589      	bpl.n	8000db6 <__aeabi_fsub+0x20a>
 8000ea2:	3501      	adds	r5, #1
 8000ea4:	2dff      	cmp	r5, #255	@ 0xff
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_fsub+0x2fe>
 8000ea8:	e6da      	b.n	8000c60 <__aeabi_fsub+0xb4>
 8000eaa:	4662      	mov	r2, ip
 8000eac:	2301      	movs	r3, #1
 8000eae:	4919      	ldr	r1, [pc, #100]	@ (8000f14 <__aeabi_fsub+0x368>)
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	0852      	lsrs	r2, r2, #1
 8000eb4:	400a      	ands	r2, r1
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	0013      	movs	r3, r2
 8000eba:	4694      	mov	ip, r2
 8000ebc:	075b      	lsls	r3, r3, #29
 8000ebe:	d004      	beq.n	8000eca <__aeabi_fsub+0x31e>
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	2b04      	cmp	r3, #4
 8000ec6:	d000      	beq.n	8000eca <__aeabi_fsub+0x31e>
 8000ec8:	e6bf      	b.n	8000c4a <__aeabi_fsub+0x9e>
 8000eca:	4663      	mov	r3, ip
 8000ecc:	015b      	lsls	r3, r3, #5
 8000ece:	d500      	bpl.n	8000ed2 <__aeabi_fsub+0x326>
 8000ed0:	e6c2      	b.n	8000c58 <__aeabi_fsub+0xac>
 8000ed2:	4663      	mov	r3, ip
 8000ed4:	08df      	lsrs	r7, r3, #3
 8000ed6:	002b      	movs	r3, r5
 8000ed8:	e6e3      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8000eda:	1b53      	subs	r3, r2, r5
 8000edc:	2d00      	cmp	r5, #0
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_fsub+0x336>
 8000ee0:	e6f4      	b.n	8000ccc <__aeabi_fsub+0x120>
 8000ee2:	2080      	movs	r0, #128	@ 0x80
 8000ee4:	4664      	mov	r4, ip
 8000ee6:	04c0      	lsls	r0, r0, #19
 8000ee8:	4304      	orrs	r4, r0
 8000eea:	46a4      	mov	ip, r4
 8000eec:	0034      	movs	r4, r6
 8000eee:	2001      	movs	r0, #1
 8000ef0:	2b1b      	cmp	r3, #27
 8000ef2:	dc09      	bgt.n	8000f08 <__aeabi_fsub+0x35c>
 8000ef4:	2520      	movs	r5, #32
 8000ef6:	4660      	mov	r0, ip
 8000ef8:	40d8      	lsrs	r0, r3
 8000efa:	1aeb      	subs	r3, r5, r3
 8000efc:	4665      	mov	r5, ip
 8000efe:	409d      	lsls	r5, r3
 8000f00:	002b      	movs	r3, r5
 8000f02:	1e5d      	subs	r5, r3, #1
 8000f04:	41ab      	sbcs	r3, r5
 8000f06:	4318      	orrs	r0, r3
 8000f08:	1a0b      	subs	r3, r1, r0
 8000f0a:	469c      	mov	ip, r3
 8000f0c:	0015      	movs	r5, r2
 8000f0e:	e680      	b.n	8000c12 <__aeabi_fsub+0x66>
 8000f10:	fbffffff 	.word	0xfbffffff
 8000f14:	7dffffff 	.word	0x7dffffff
 8000f18:	22fe      	movs	r2, #254	@ 0xfe
 8000f1a:	1c6b      	adds	r3, r5, #1
 8000f1c:	4213      	tst	r3, r2
 8000f1e:	d0a3      	beq.n	8000e68 <__aeabi_fsub+0x2bc>
 8000f20:	2bff      	cmp	r3, #255	@ 0xff
 8000f22:	d100      	bne.n	8000f26 <__aeabi_fsub+0x37a>
 8000f24:	e69c      	b.n	8000c60 <__aeabi_fsub+0xb4>
 8000f26:	4461      	add	r1, ip
 8000f28:	0849      	lsrs	r1, r1, #1
 8000f2a:	074a      	lsls	r2, r1, #29
 8000f2c:	d049      	beq.n	8000fc2 <__aeabi_fsub+0x416>
 8000f2e:	220f      	movs	r2, #15
 8000f30:	400a      	ands	r2, r1
 8000f32:	2a04      	cmp	r2, #4
 8000f34:	d045      	beq.n	8000fc2 <__aeabi_fsub+0x416>
 8000f36:	1d0a      	adds	r2, r1, #4
 8000f38:	4694      	mov	ip, r2
 8000f3a:	e6ad      	b.n	8000c98 <__aeabi_fsub+0xec>
 8000f3c:	2d00      	cmp	r5, #0
 8000f3e:	d100      	bne.n	8000f42 <__aeabi_fsub+0x396>
 8000f40:	e776      	b.n	8000e30 <__aeabi_fsub+0x284>
 8000f42:	e68d      	b.n	8000c60 <__aeabi_fsub+0xb4>
 8000f44:	0034      	movs	r4, r6
 8000f46:	20ff      	movs	r0, #255	@ 0xff
 8000f48:	2200      	movs	r2, #0
 8000f4a:	e68b      	b.n	8000c64 <__aeabi_fsub+0xb8>
 8000f4c:	4663      	mov	r3, ip
 8000f4e:	2401      	movs	r4, #1
 8000f50:	1acf      	subs	r7, r1, r3
 8000f52:	4034      	ands	r4, r6
 8000f54:	e664      	b.n	8000c20 <__aeabi_fsub+0x74>
 8000f56:	4461      	add	r1, ip
 8000f58:	014b      	lsls	r3, r1, #5
 8000f5a:	d56d      	bpl.n	8001038 <__aeabi_fsub+0x48c>
 8000f5c:	0848      	lsrs	r0, r1, #1
 8000f5e:	4944      	ldr	r1, [pc, #272]	@ (8001070 <__aeabi_fsub+0x4c4>)
 8000f60:	4001      	ands	r1, r0
 8000f62:	0743      	lsls	r3, r0, #29
 8000f64:	d02c      	beq.n	8000fc0 <__aeabi_fsub+0x414>
 8000f66:	230f      	movs	r3, #15
 8000f68:	4003      	ands	r3, r0
 8000f6a:	2b04      	cmp	r3, #4
 8000f6c:	d028      	beq.n	8000fc0 <__aeabi_fsub+0x414>
 8000f6e:	1d0b      	adds	r3, r1, #4
 8000f70:	469c      	mov	ip, r3
 8000f72:	2302      	movs	r3, #2
 8000f74:	e690      	b.n	8000c98 <__aeabi_fsub+0xec>
 8000f76:	2900      	cmp	r1, #0
 8000f78:	d100      	bne.n	8000f7c <__aeabi_fsub+0x3d0>
 8000f7a:	e72b      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8000f7c:	2380      	movs	r3, #128	@ 0x80
 8000f7e:	03db      	lsls	r3, r3, #15
 8000f80:	429f      	cmp	r7, r3
 8000f82:	d200      	bcs.n	8000f86 <__aeabi_fsub+0x3da>
 8000f84:	e726      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8000f86:	4298      	cmp	r0, r3
 8000f88:	d300      	bcc.n	8000f8c <__aeabi_fsub+0x3e0>
 8000f8a:	e723      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8000f8c:	2401      	movs	r4, #1
 8000f8e:	4034      	ands	r4, r6
 8000f90:	0007      	movs	r7, r0
 8000f92:	e71f      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8000f94:	0034      	movs	r4, r6
 8000f96:	468c      	mov	ip, r1
 8000f98:	e67e      	b.n	8000c98 <__aeabi_fsub+0xec>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	08cf      	lsrs	r7, r1, #3
 8000f9e:	e680      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e67e      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8000fa4:	2020      	movs	r0, #32
 8000fa6:	4665      	mov	r5, ip
 8000fa8:	1b80      	subs	r0, r0, r6
 8000faa:	4085      	lsls	r5, r0
 8000fac:	4663      	mov	r3, ip
 8000fae:	0028      	movs	r0, r5
 8000fb0:	40f3      	lsrs	r3, r6
 8000fb2:	1e45      	subs	r5, r0, #1
 8000fb4:	41a8      	sbcs	r0, r5
 8000fb6:	4303      	orrs	r3, r0
 8000fb8:	469c      	mov	ip, r3
 8000fba:	0015      	movs	r5, r2
 8000fbc:	448c      	add	ip, r1
 8000fbe:	e76d      	b.n	8000e9c <__aeabi_fsub+0x2f0>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	08cf      	lsrs	r7, r1, #3
 8000fc4:	e66d      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8000fc6:	1b0f      	subs	r7, r1, r4
 8000fc8:	017b      	lsls	r3, r7, #5
 8000fca:	d528      	bpl.n	800101e <__aeabi_fsub+0x472>
 8000fcc:	01bf      	lsls	r7, r7, #6
 8000fce:	09bf      	lsrs	r7, r7, #6
 8000fd0:	0038      	movs	r0, r7
 8000fd2:	f000 ffa7 	bl	8001f24 <__clzsi2>
 8000fd6:	003b      	movs	r3, r7
 8000fd8:	3805      	subs	r0, #5
 8000fda:	4083      	lsls	r3, r0
 8000fdc:	0034      	movs	r4, r6
 8000fde:	2501      	movs	r5, #1
 8000fe0:	e6ca      	b.n	8000d78 <__aeabi_fsub+0x1cc>
 8000fe2:	2900      	cmp	r1, #0
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_fsub+0x43c>
 8000fe6:	e6b5      	b.n	8000d54 <__aeabi_fsub+0x1a8>
 8000fe8:	2401      	movs	r4, #1
 8000fea:	0007      	movs	r7, r0
 8000fec:	4034      	ands	r4, r6
 8000fee:	e658      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8000ff0:	4663      	mov	r3, ip
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_fsub+0x44c>
 8000ff6:	e6e9      	b.n	8000dcc <__aeabi_fsub+0x220>
 8000ff8:	2900      	cmp	r1, #0
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_fsub+0x452>
 8000ffc:	e6ea      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8000ffe:	2380      	movs	r3, #128	@ 0x80
 8001000:	03db      	lsls	r3, r3, #15
 8001002:	429f      	cmp	r7, r3
 8001004:	d200      	bcs.n	8001008 <__aeabi_fsub+0x45c>
 8001006:	e6e5      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8001008:	4298      	cmp	r0, r3
 800100a:	d300      	bcc.n	800100e <__aeabi_fsub+0x462>
 800100c:	e6e2      	b.n	8000dd4 <__aeabi_fsub+0x228>
 800100e:	0007      	movs	r7, r0
 8001010:	e6e0      	b.n	8000dd4 <__aeabi_fsub+0x228>
 8001012:	2900      	cmp	r1, #0
 8001014:	d100      	bne.n	8001018 <__aeabi_fsub+0x46c>
 8001016:	e69e      	b.n	8000d56 <__aeabi_fsub+0x1aa>
 8001018:	2300      	movs	r3, #0
 800101a:	08cf      	lsrs	r7, r1, #3
 800101c:	e641      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 800101e:	0034      	movs	r4, r6
 8001020:	2301      	movs	r3, #1
 8001022:	08ff      	lsrs	r7, r7, #3
 8001024:	e63d      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8001026:	2f00      	cmp	r7, #0
 8001028:	d100      	bne.n	800102c <__aeabi_fsub+0x480>
 800102a:	e693      	b.n	8000d54 <__aeabi_fsub+0x1a8>
 800102c:	2300      	movs	r3, #0
 800102e:	08ff      	lsrs	r7, r7, #3
 8001030:	e637      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8001032:	2300      	movs	r3, #0
 8001034:	08d7      	lsrs	r7, r2, #3
 8001036:	e634      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8001038:	2301      	movs	r3, #1
 800103a:	08cf      	lsrs	r7, r1, #3
 800103c:	e631      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 800103e:	2280      	movs	r2, #128	@ 0x80
 8001040:	000b      	movs	r3, r1
 8001042:	04d2      	lsls	r2, r2, #19
 8001044:	2001      	movs	r0, #1
 8001046:	4013      	ands	r3, r2
 8001048:	4211      	tst	r1, r2
 800104a:	d000      	beq.n	800104e <__aeabi_fsub+0x4a2>
 800104c:	e6ae      	b.n	8000dac <__aeabi_fsub+0x200>
 800104e:	08cf      	lsrs	r7, r1, #3
 8001050:	e627      	b.n	8000ca2 <__aeabi_fsub+0xf6>
 8001052:	2b00      	cmp	r3, #0
 8001054:	d100      	bne.n	8001058 <__aeabi_fsub+0x4ac>
 8001056:	e75f      	b.n	8000f18 <__aeabi_fsub+0x36c>
 8001058:	1b56      	subs	r6, r2, r5
 800105a:	2d00      	cmp	r5, #0
 800105c:	d101      	bne.n	8001062 <__aeabi_fsub+0x4b6>
 800105e:	0033      	movs	r3, r6
 8001060:	e6e7      	b.n	8000e32 <__aeabi_fsub+0x286>
 8001062:	2380      	movs	r3, #128	@ 0x80
 8001064:	4660      	mov	r0, ip
 8001066:	04db      	lsls	r3, r3, #19
 8001068:	4318      	orrs	r0, r3
 800106a:	4684      	mov	ip, r0
 800106c:	e6eb      	b.n	8000e46 <__aeabi_fsub+0x29a>
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	7dffffff 	.word	0x7dffffff

08001074 <__aeabi_f2iz>:
 8001074:	0241      	lsls	r1, r0, #9
 8001076:	0042      	lsls	r2, r0, #1
 8001078:	0fc3      	lsrs	r3, r0, #31
 800107a:	0a49      	lsrs	r1, r1, #9
 800107c:	2000      	movs	r0, #0
 800107e:	0e12      	lsrs	r2, r2, #24
 8001080:	2a7e      	cmp	r2, #126	@ 0x7e
 8001082:	dd03      	ble.n	800108c <__aeabi_f2iz+0x18>
 8001084:	2a9d      	cmp	r2, #157	@ 0x9d
 8001086:	dd02      	ble.n	800108e <__aeabi_f2iz+0x1a>
 8001088:	4a09      	ldr	r2, [pc, #36]	@ (80010b0 <__aeabi_f2iz+0x3c>)
 800108a:	1898      	adds	r0, r3, r2
 800108c:	4770      	bx	lr
 800108e:	2080      	movs	r0, #128	@ 0x80
 8001090:	0400      	lsls	r0, r0, #16
 8001092:	4301      	orrs	r1, r0
 8001094:	2a95      	cmp	r2, #149	@ 0x95
 8001096:	dc07      	bgt.n	80010a8 <__aeabi_f2iz+0x34>
 8001098:	2096      	movs	r0, #150	@ 0x96
 800109a:	1a82      	subs	r2, r0, r2
 800109c:	40d1      	lsrs	r1, r2
 800109e:	4248      	negs	r0, r1
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1f3      	bne.n	800108c <__aeabi_f2iz+0x18>
 80010a4:	0008      	movs	r0, r1
 80010a6:	e7f1      	b.n	800108c <__aeabi_f2iz+0x18>
 80010a8:	3a96      	subs	r2, #150	@ 0x96
 80010aa:	4091      	lsls	r1, r2
 80010ac:	e7f7      	b.n	800109e <__aeabi_f2iz+0x2a>
 80010ae:	46c0      	nop			@ (mov r8, r8)
 80010b0:	7fffffff 	.word	0x7fffffff

080010b4 <__aeabi_i2f>:
 80010b4:	b570      	push	{r4, r5, r6, lr}
 80010b6:	2800      	cmp	r0, #0
 80010b8:	d012      	beq.n	80010e0 <__aeabi_i2f+0x2c>
 80010ba:	17c3      	asrs	r3, r0, #31
 80010bc:	18c5      	adds	r5, r0, r3
 80010be:	405d      	eors	r5, r3
 80010c0:	0fc4      	lsrs	r4, r0, #31
 80010c2:	0028      	movs	r0, r5
 80010c4:	f000 ff2e 	bl	8001f24 <__clzsi2>
 80010c8:	239e      	movs	r3, #158	@ 0x9e
 80010ca:	1a1b      	subs	r3, r3, r0
 80010cc:	2b96      	cmp	r3, #150	@ 0x96
 80010ce:	dc0f      	bgt.n	80010f0 <__aeabi_i2f+0x3c>
 80010d0:	2808      	cmp	r0, #8
 80010d2:	d038      	beq.n	8001146 <__aeabi_i2f+0x92>
 80010d4:	3808      	subs	r0, #8
 80010d6:	4085      	lsls	r5, r0
 80010d8:	026d      	lsls	r5, r5, #9
 80010da:	0a6d      	lsrs	r5, r5, #9
 80010dc:	b2d8      	uxtb	r0, r3
 80010de:	e002      	b.n	80010e6 <__aeabi_i2f+0x32>
 80010e0:	2400      	movs	r4, #0
 80010e2:	2000      	movs	r0, #0
 80010e4:	2500      	movs	r5, #0
 80010e6:	05c0      	lsls	r0, r0, #23
 80010e8:	4328      	orrs	r0, r5
 80010ea:	07e4      	lsls	r4, r4, #31
 80010ec:	4320      	orrs	r0, r4
 80010ee:	bd70      	pop	{r4, r5, r6, pc}
 80010f0:	2b99      	cmp	r3, #153	@ 0x99
 80010f2:	dc14      	bgt.n	800111e <__aeabi_i2f+0x6a>
 80010f4:	1f42      	subs	r2, r0, #5
 80010f6:	4095      	lsls	r5, r2
 80010f8:	002a      	movs	r2, r5
 80010fa:	4915      	ldr	r1, [pc, #84]	@ (8001150 <__aeabi_i2f+0x9c>)
 80010fc:	4011      	ands	r1, r2
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	d01c      	beq.n	800113c <__aeabi_i2f+0x88>
 8001102:	250f      	movs	r5, #15
 8001104:	402a      	ands	r2, r5
 8001106:	2a04      	cmp	r2, #4
 8001108:	d018      	beq.n	800113c <__aeabi_i2f+0x88>
 800110a:	3104      	adds	r1, #4
 800110c:	08ca      	lsrs	r2, r1, #3
 800110e:	0149      	lsls	r1, r1, #5
 8001110:	d515      	bpl.n	800113e <__aeabi_i2f+0x8a>
 8001112:	239f      	movs	r3, #159	@ 0x9f
 8001114:	0252      	lsls	r2, r2, #9
 8001116:	1a18      	subs	r0, r3, r0
 8001118:	0a55      	lsrs	r5, r2, #9
 800111a:	b2c0      	uxtb	r0, r0
 800111c:	e7e3      	b.n	80010e6 <__aeabi_i2f+0x32>
 800111e:	2205      	movs	r2, #5
 8001120:	0029      	movs	r1, r5
 8001122:	1a12      	subs	r2, r2, r0
 8001124:	40d1      	lsrs	r1, r2
 8001126:	0002      	movs	r2, r0
 8001128:	321b      	adds	r2, #27
 800112a:	4095      	lsls	r5, r2
 800112c:	002a      	movs	r2, r5
 800112e:	1e55      	subs	r5, r2, #1
 8001130:	41aa      	sbcs	r2, r5
 8001132:	430a      	orrs	r2, r1
 8001134:	4906      	ldr	r1, [pc, #24]	@ (8001150 <__aeabi_i2f+0x9c>)
 8001136:	4011      	ands	r1, r2
 8001138:	0755      	lsls	r5, r2, #29
 800113a:	d1e2      	bne.n	8001102 <__aeabi_i2f+0x4e>
 800113c:	08ca      	lsrs	r2, r1, #3
 800113e:	0252      	lsls	r2, r2, #9
 8001140:	0a55      	lsrs	r5, r2, #9
 8001142:	b2d8      	uxtb	r0, r3
 8001144:	e7cf      	b.n	80010e6 <__aeabi_i2f+0x32>
 8001146:	026d      	lsls	r5, r5, #9
 8001148:	0a6d      	lsrs	r5, r5, #9
 800114a:	308e      	adds	r0, #142	@ 0x8e
 800114c:	e7cb      	b.n	80010e6 <__aeabi_i2f+0x32>
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	fbffffff 	.word	0xfbffffff

08001154 <__aeabi_ddiv>:
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001156:	46de      	mov	lr, fp
 8001158:	4645      	mov	r5, r8
 800115a:	4657      	mov	r7, sl
 800115c:	464e      	mov	r6, r9
 800115e:	b5e0      	push	{r5, r6, r7, lr}
 8001160:	b087      	sub	sp, #28
 8001162:	9200      	str	r2, [sp, #0]
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	030b      	lsls	r3, r1, #12
 8001168:	0b1b      	lsrs	r3, r3, #12
 800116a:	469b      	mov	fp, r3
 800116c:	0fca      	lsrs	r2, r1, #31
 800116e:	004b      	lsls	r3, r1, #1
 8001170:	0004      	movs	r4, r0
 8001172:	4680      	mov	r8, r0
 8001174:	0d5b      	lsrs	r3, r3, #21
 8001176:	9202      	str	r2, [sp, #8]
 8001178:	d100      	bne.n	800117c <__aeabi_ddiv+0x28>
 800117a:	e098      	b.n	80012ae <__aeabi_ddiv+0x15a>
 800117c:	4a7c      	ldr	r2, [pc, #496]	@ (8001370 <__aeabi_ddiv+0x21c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d037      	beq.n	80011f2 <__aeabi_ddiv+0x9e>
 8001182:	4659      	mov	r1, fp
 8001184:	0f42      	lsrs	r2, r0, #29
 8001186:	00c9      	lsls	r1, r1, #3
 8001188:	430a      	orrs	r2, r1
 800118a:	2180      	movs	r1, #128	@ 0x80
 800118c:	0409      	lsls	r1, r1, #16
 800118e:	4311      	orrs	r1, r2
 8001190:	00c2      	lsls	r2, r0, #3
 8001192:	4690      	mov	r8, r2
 8001194:	4a77      	ldr	r2, [pc, #476]	@ (8001374 <__aeabi_ddiv+0x220>)
 8001196:	4689      	mov	r9, r1
 8001198:	4692      	mov	sl, r2
 800119a:	449a      	add	sl, r3
 800119c:	2300      	movs	r3, #0
 800119e:	2400      	movs	r4, #0
 80011a0:	9303      	str	r3, [sp, #12]
 80011a2:	9e00      	ldr	r6, [sp, #0]
 80011a4:	9f01      	ldr	r7, [sp, #4]
 80011a6:	033b      	lsls	r3, r7, #12
 80011a8:	0b1b      	lsrs	r3, r3, #12
 80011aa:	469b      	mov	fp, r3
 80011ac:	007b      	lsls	r3, r7, #1
 80011ae:	0030      	movs	r0, r6
 80011b0:	0d5b      	lsrs	r3, r3, #21
 80011b2:	0ffd      	lsrs	r5, r7, #31
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d059      	beq.n	800126c <__aeabi_ddiv+0x118>
 80011b8:	4a6d      	ldr	r2, [pc, #436]	@ (8001370 <__aeabi_ddiv+0x21c>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d048      	beq.n	8001250 <__aeabi_ddiv+0xfc>
 80011be:	4659      	mov	r1, fp
 80011c0:	0f72      	lsrs	r2, r6, #29
 80011c2:	00c9      	lsls	r1, r1, #3
 80011c4:	430a      	orrs	r2, r1
 80011c6:	2180      	movs	r1, #128	@ 0x80
 80011c8:	0409      	lsls	r1, r1, #16
 80011ca:	4311      	orrs	r1, r2
 80011cc:	468b      	mov	fp, r1
 80011ce:	4969      	ldr	r1, [pc, #420]	@ (8001374 <__aeabi_ddiv+0x220>)
 80011d0:	00f2      	lsls	r2, r6, #3
 80011d2:	468c      	mov	ip, r1
 80011d4:	4651      	mov	r1, sl
 80011d6:	4463      	add	r3, ip
 80011d8:	1acb      	subs	r3, r1, r3
 80011da:	469a      	mov	sl, r3
 80011dc:	2100      	movs	r1, #0
 80011de:	9e02      	ldr	r6, [sp, #8]
 80011e0:	406e      	eors	r6, r5
 80011e2:	b2f6      	uxtb	r6, r6
 80011e4:	2c0f      	cmp	r4, #15
 80011e6:	d900      	bls.n	80011ea <__aeabi_ddiv+0x96>
 80011e8:	e0ce      	b.n	8001388 <__aeabi_ddiv+0x234>
 80011ea:	4b63      	ldr	r3, [pc, #396]	@ (8001378 <__aeabi_ddiv+0x224>)
 80011ec:	00a4      	lsls	r4, r4, #2
 80011ee:	591b      	ldr	r3, [r3, r4]
 80011f0:	469f      	mov	pc, r3
 80011f2:	465a      	mov	r2, fp
 80011f4:	4302      	orrs	r2, r0
 80011f6:	4691      	mov	r9, r2
 80011f8:	d000      	beq.n	80011fc <__aeabi_ddiv+0xa8>
 80011fa:	e090      	b.n	800131e <__aeabi_ddiv+0x1ca>
 80011fc:	469a      	mov	sl, r3
 80011fe:	2302      	movs	r3, #2
 8001200:	4690      	mov	r8, r2
 8001202:	2408      	movs	r4, #8
 8001204:	9303      	str	r3, [sp, #12]
 8001206:	e7cc      	b.n	80011a2 <__aeabi_ddiv+0x4e>
 8001208:	46cb      	mov	fp, r9
 800120a:	4642      	mov	r2, r8
 800120c:	9d02      	ldr	r5, [sp, #8]
 800120e:	9903      	ldr	r1, [sp, #12]
 8001210:	2902      	cmp	r1, #2
 8001212:	d100      	bne.n	8001216 <__aeabi_ddiv+0xc2>
 8001214:	e1de      	b.n	80015d4 <__aeabi_ddiv+0x480>
 8001216:	2903      	cmp	r1, #3
 8001218:	d100      	bne.n	800121c <__aeabi_ddiv+0xc8>
 800121a:	e08d      	b.n	8001338 <__aeabi_ddiv+0x1e4>
 800121c:	2901      	cmp	r1, #1
 800121e:	d000      	beq.n	8001222 <__aeabi_ddiv+0xce>
 8001220:	e179      	b.n	8001516 <__aeabi_ddiv+0x3c2>
 8001222:	002e      	movs	r6, r5
 8001224:	2200      	movs	r2, #0
 8001226:	2300      	movs	r3, #0
 8001228:	2400      	movs	r4, #0
 800122a:	4690      	mov	r8, r2
 800122c:	051b      	lsls	r3, r3, #20
 800122e:	4323      	orrs	r3, r4
 8001230:	07f6      	lsls	r6, r6, #31
 8001232:	4333      	orrs	r3, r6
 8001234:	4640      	mov	r0, r8
 8001236:	0019      	movs	r1, r3
 8001238:	b007      	add	sp, #28
 800123a:	bcf0      	pop	{r4, r5, r6, r7}
 800123c:	46bb      	mov	fp, r7
 800123e:	46b2      	mov	sl, r6
 8001240:	46a9      	mov	r9, r5
 8001242:	46a0      	mov	r8, r4
 8001244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001246:	2200      	movs	r2, #0
 8001248:	2400      	movs	r4, #0
 800124a:	4690      	mov	r8, r2
 800124c:	4b48      	ldr	r3, [pc, #288]	@ (8001370 <__aeabi_ddiv+0x21c>)
 800124e:	e7ed      	b.n	800122c <__aeabi_ddiv+0xd8>
 8001250:	465a      	mov	r2, fp
 8001252:	9b00      	ldr	r3, [sp, #0]
 8001254:	431a      	orrs	r2, r3
 8001256:	4b49      	ldr	r3, [pc, #292]	@ (800137c <__aeabi_ddiv+0x228>)
 8001258:	469c      	mov	ip, r3
 800125a:	44e2      	add	sl, ip
 800125c:	2a00      	cmp	r2, #0
 800125e:	d159      	bne.n	8001314 <__aeabi_ddiv+0x1c0>
 8001260:	2302      	movs	r3, #2
 8001262:	431c      	orrs	r4, r3
 8001264:	2300      	movs	r3, #0
 8001266:	2102      	movs	r1, #2
 8001268:	469b      	mov	fp, r3
 800126a:	e7b8      	b.n	80011de <__aeabi_ddiv+0x8a>
 800126c:	465a      	mov	r2, fp
 800126e:	9b00      	ldr	r3, [sp, #0]
 8001270:	431a      	orrs	r2, r3
 8001272:	d049      	beq.n	8001308 <__aeabi_ddiv+0x1b4>
 8001274:	465b      	mov	r3, fp
 8001276:	2b00      	cmp	r3, #0
 8001278:	d100      	bne.n	800127c <__aeabi_ddiv+0x128>
 800127a:	e19c      	b.n	80015b6 <__aeabi_ddiv+0x462>
 800127c:	4658      	mov	r0, fp
 800127e:	f000 fe51 	bl	8001f24 <__clzsi2>
 8001282:	0002      	movs	r2, r0
 8001284:	0003      	movs	r3, r0
 8001286:	3a0b      	subs	r2, #11
 8001288:	271d      	movs	r7, #29
 800128a:	9e00      	ldr	r6, [sp, #0]
 800128c:	1aba      	subs	r2, r7, r2
 800128e:	0019      	movs	r1, r3
 8001290:	4658      	mov	r0, fp
 8001292:	40d6      	lsrs	r6, r2
 8001294:	3908      	subs	r1, #8
 8001296:	4088      	lsls	r0, r1
 8001298:	0032      	movs	r2, r6
 800129a:	4302      	orrs	r2, r0
 800129c:	4693      	mov	fp, r2
 800129e:	9a00      	ldr	r2, [sp, #0]
 80012a0:	408a      	lsls	r2, r1
 80012a2:	4937      	ldr	r1, [pc, #220]	@ (8001380 <__aeabi_ddiv+0x22c>)
 80012a4:	4453      	add	r3, sl
 80012a6:	468a      	mov	sl, r1
 80012a8:	2100      	movs	r1, #0
 80012aa:	449a      	add	sl, r3
 80012ac:	e797      	b.n	80011de <__aeabi_ddiv+0x8a>
 80012ae:	465b      	mov	r3, fp
 80012b0:	4303      	orrs	r3, r0
 80012b2:	4699      	mov	r9, r3
 80012b4:	d021      	beq.n	80012fa <__aeabi_ddiv+0x1a6>
 80012b6:	465b      	mov	r3, fp
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d100      	bne.n	80012be <__aeabi_ddiv+0x16a>
 80012bc:	e169      	b.n	8001592 <__aeabi_ddiv+0x43e>
 80012be:	4658      	mov	r0, fp
 80012c0:	f000 fe30 	bl	8001f24 <__clzsi2>
 80012c4:	230b      	movs	r3, #11
 80012c6:	425b      	negs	r3, r3
 80012c8:	469c      	mov	ip, r3
 80012ca:	0002      	movs	r2, r0
 80012cc:	4484      	add	ip, r0
 80012ce:	4666      	mov	r6, ip
 80012d0:	231d      	movs	r3, #29
 80012d2:	1b9b      	subs	r3, r3, r6
 80012d4:	0026      	movs	r6, r4
 80012d6:	0011      	movs	r1, r2
 80012d8:	4658      	mov	r0, fp
 80012da:	40de      	lsrs	r6, r3
 80012dc:	3908      	subs	r1, #8
 80012de:	4088      	lsls	r0, r1
 80012e0:	0033      	movs	r3, r6
 80012e2:	4303      	orrs	r3, r0
 80012e4:	4699      	mov	r9, r3
 80012e6:	0023      	movs	r3, r4
 80012e8:	408b      	lsls	r3, r1
 80012ea:	4698      	mov	r8, r3
 80012ec:	4b25      	ldr	r3, [pc, #148]	@ (8001384 <__aeabi_ddiv+0x230>)
 80012ee:	2400      	movs	r4, #0
 80012f0:	1a9b      	subs	r3, r3, r2
 80012f2:	469a      	mov	sl, r3
 80012f4:	2300      	movs	r3, #0
 80012f6:	9303      	str	r3, [sp, #12]
 80012f8:	e753      	b.n	80011a2 <__aeabi_ddiv+0x4e>
 80012fa:	2300      	movs	r3, #0
 80012fc:	4698      	mov	r8, r3
 80012fe:	469a      	mov	sl, r3
 8001300:	3301      	adds	r3, #1
 8001302:	2404      	movs	r4, #4
 8001304:	9303      	str	r3, [sp, #12]
 8001306:	e74c      	b.n	80011a2 <__aeabi_ddiv+0x4e>
 8001308:	2301      	movs	r3, #1
 800130a:	431c      	orrs	r4, r3
 800130c:	2300      	movs	r3, #0
 800130e:	2101      	movs	r1, #1
 8001310:	469b      	mov	fp, r3
 8001312:	e764      	b.n	80011de <__aeabi_ddiv+0x8a>
 8001314:	2303      	movs	r3, #3
 8001316:	0032      	movs	r2, r6
 8001318:	2103      	movs	r1, #3
 800131a:	431c      	orrs	r4, r3
 800131c:	e75f      	b.n	80011de <__aeabi_ddiv+0x8a>
 800131e:	469a      	mov	sl, r3
 8001320:	2303      	movs	r3, #3
 8001322:	46d9      	mov	r9, fp
 8001324:	240c      	movs	r4, #12
 8001326:	9303      	str	r3, [sp, #12]
 8001328:	e73b      	b.n	80011a2 <__aeabi_ddiv+0x4e>
 800132a:	2300      	movs	r3, #0
 800132c:	2480      	movs	r4, #128	@ 0x80
 800132e:	4698      	mov	r8, r3
 8001330:	2600      	movs	r6, #0
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <__aeabi_ddiv+0x21c>)
 8001334:	0324      	lsls	r4, r4, #12
 8001336:	e779      	b.n	800122c <__aeabi_ddiv+0xd8>
 8001338:	2480      	movs	r4, #128	@ 0x80
 800133a:	465b      	mov	r3, fp
 800133c:	0324      	lsls	r4, r4, #12
 800133e:	431c      	orrs	r4, r3
 8001340:	0324      	lsls	r4, r4, #12
 8001342:	002e      	movs	r6, r5
 8001344:	4690      	mov	r8, r2
 8001346:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <__aeabi_ddiv+0x21c>)
 8001348:	0b24      	lsrs	r4, r4, #12
 800134a:	e76f      	b.n	800122c <__aeabi_ddiv+0xd8>
 800134c:	2480      	movs	r4, #128	@ 0x80
 800134e:	464b      	mov	r3, r9
 8001350:	0324      	lsls	r4, r4, #12
 8001352:	4223      	tst	r3, r4
 8001354:	d002      	beq.n	800135c <__aeabi_ddiv+0x208>
 8001356:	465b      	mov	r3, fp
 8001358:	4223      	tst	r3, r4
 800135a:	d0f0      	beq.n	800133e <__aeabi_ddiv+0x1ea>
 800135c:	2480      	movs	r4, #128	@ 0x80
 800135e:	464b      	mov	r3, r9
 8001360:	0324      	lsls	r4, r4, #12
 8001362:	431c      	orrs	r4, r3
 8001364:	0324      	lsls	r4, r4, #12
 8001366:	9e02      	ldr	r6, [sp, #8]
 8001368:	4b01      	ldr	r3, [pc, #4]	@ (8001370 <__aeabi_ddiv+0x21c>)
 800136a:	0b24      	lsrs	r4, r4, #12
 800136c:	e75e      	b.n	800122c <__aeabi_ddiv+0xd8>
 800136e:	46c0      	nop			@ (mov r8, r8)
 8001370:	000007ff 	.word	0x000007ff
 8001374:	fffffc01 	.word	0xfffffc01
 8001378:	08006e0c 	.word	0x08006e0c
 800137c:	fffff801 	.word	0xfffff801
 8001380:	000003f3 	.word	0x000003f3
 8001384:	fffffc0d 	.word	0xfffffc0d
 8001388:	45cb      	cmp	fp, r9
 800138a:	d200      	bcs.n	800138e <__aeabi_ddiv+0x23a>
 800138c:	e0f8      	b.n	8001580 <__aeabi_ddiv+0x42c>
 800138e:	d100      	bne.n	8001392 <__aeabi_ddiv+0x23e>
 8001390:	e0f3      	b.n	800157a <__aeabi_ddiv+0x426>
 8001392:	2301      	movs	r3, #1
 8001394:	425b      	negs	r3, r3
 8001396:	469c      	mov	ip, r3
 8001398:	4644      	mov	r4, r8
 800139a:	4648      	mov	r0, r9
 800139c:	2500      	movs	r5, #0
 800139e:	44e2      	add	sl, ip
 80013a0:	465b      	mov	r3, fp
 80013a2:	0e17      	lsrs	r7, r2, #24
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	431f      	orrs	r7, r3
 80013a8:	0c19      	lsrs	r1, r3, #16
 80013aa:	043b      	lsls	r3, r7, #16
 80013ac:	0212      	lsls	r2, r2, #8
 80013ae:	9700      	str	r7, [sp, #0]
 80013b0:	0c1f      	lsrs	r7, r3, #16
 80013b2:	4691      	mov	r9, r2
 80013b4:	9102      	str	r1, [sp, #8]
 80013b6:	9703      	str	r7, [sp, #12]
 80013b8:	f7fe ff4e 	bl	8000258 <__aeabi_uidivmod>
 80013bc:	0002      	movs	r2, r0
 80013be:	437a      	muls	r2, r7
 80013c0:	040b      	lsls	r3, r1, #16
 80013c2:	0c21      	lsrs	r1, r4, #16
 80013c4:	4680      	mov	r8, r0
 80013c6:	4319      	orrs	r1, r3
 80013c8:	428a      	cmp	r2, r1
 80013ca:	d909      	bls.n	80013e0 <__aeabi_ddiv+0x28c>
 80013cc:	9f00      	ldr	r7, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	46bc      	mov	ip, r7
 80013d2:	425b      	negs	r3, r3
 80013d4:	4461      	add	r1, ip
 80013d6:	469c      	mov	ip, r3
 80013d8:	44e0      	add	r8, ip
 80013da:	428f      	cmp	r7, r1
 80013dc:	d800      	bhi.n	80013e0 <__aeabi_ddiv+0x28c>
 80013de:	e15c      	b.n	800169a <__aeabi_ddiv+0x546>
 80013e0:	1a88      	subs	r0, r1, r2
 80013e2:	9902      	ldr	r1, [sp, #8]
 80013e4:	f7fe ff38 	bl	8000258 <__aeabi_uidivmod>
 80013e8:	9a03      	ldr	r2, [sp, #12]
 80013ea:	0424      	lsls	r4, r4, #16
 80013ec:	4342      	muls	r2, r0
 80013ee:	0409      	lsls	r1, r1, #16
 80013f0:	0c24      	lsrs	r4, r4, #16
 80013f2:	0003      	movs	r3, r0
 80013f4:	430c      	orrs	r4, r1
 80013f6:	42a2      	cmp	r2, r4
 80013f8:	d906      	bls.n	8001408 <__aeabi_ddiv+0x2b4>
 80013fa:	9900      	ldr	r1, [sp, #0]
 80013fc:	3b01      	subs	r3, #1
 80013fe:	468c      	mov	ip, r1
 8001400:	4464      	add	r4, ip
 8001402:	42a1      	cmp	r1, r4
 8001404:	d800      	bhi.n	8001408 <__aeabi_ddiv+0x2b4>
 8001406:	e142      	b.n	800168e <__aeabi_ddiv+0x53a>
 8001408:	1aa0      	subs	r0, r4, r2
 800140a:	4642      	mov	r2, r8
 800140c:	0412      	lsls	r2, r2, #16
 800140e:	431a      	orrs	r2, r3
 8001410:	4693      	mov	fp, r2
 8001412:	464b      	mov	r3, r9
 8001414:	4659      	mov	r1, fp
 8001416:	0c1b      	lsrs	r3, r3, #16
 8001418:	001f      	movs	r7, r3
 800141a:	9304      	str	r3, [sp, #16]
 800141c:	040b      	lsls	r3, r1, #16
 800141e:	4649      	mov	r1, r9
 8001420:	0409      	lsls	r1, r1, #16
 8001422:	0c09      	lsrs	r1, r1, #16
 8001424:	000c      	movs	r4, r1
 8001426:	0c1b      	lsrs	r3, r3, #16
 8001428:	435c      	muls	r4, r3
 800142a:	0c12      	lsrs	r2, r2, #16
 800142c:	437b      	muls	r3, r7
 800142e:	4688      	mov	r8, r1
 8001430:	4351      	muls	r1, r2
 8001432:	437a      	muls	r2, r7
 8001434:	0c27      	lsrs	r7, r4, #16
 8001436:	46bc      	mov	ip, r7
 8001438:	185b      	adds	r3, r3, r1
 800143a:	4463      	add	r3, ip
 800143c:	4299      	cmp	r1, r3
 800143e:	d903      	bls.n	8001448 <__aeabi_ddiv+0x2f4>
 8001440:	2180      	movs	r1, #128	@ 0x80
 8001442:	0249      	lsls	r1, r1, #9
 8001444:	468c      	mov	ip, r1
 8001446:	4462      	add	r2, ip
 8001448:	0c19      	lsrs	r1, r3, #16
 800144a:	0424      	lsls	r4, r4, #16
 800144c:	041b      	lsls	r3, r3, #16
 800144e:	0c24      	lsrs	r4, r4, #16
 8001450:	188a      	adds	r2, r1, r2
 8001452:	191c      	adds	r4, r3, r4
 8001454:	4290      	cmp	r0, r2
 8001456:	d302      	bcc.n	800145e <__aeabi_ddiv+0x30a>
 8001458:	d116      	bne.n	8001488 <__aeabi_ddiv+0x334>
 800145a:	42a5      	cmp	r5, r4
 800145c:	d214      	bcs.n	8001488 <__aeabi_ddiv+0x334>
 800145e:	465b      	mov	r3, fp
 8001460:	9f00      	ldr	r7, [sp, #0]
 8001462:	3b01      	subs	r3, #1
 8001464:	444d      	add	r5, r9
 8001466:	9305      	str	r3, [sp, #20]
 8001468:	454d      	cmp	r5, r9
 800146a:	419b      	sbcs	r3, r3
 800146c:	46bc      	mov	ip, r7
 800146e:	425b      	negs	r3, r3
 8001470:	4463      	add	r3, ip
 8001472:	18c0      	adds	r0, r0, r3
 8001474:	4287      	cmp	r7, r0
 8001476:	d300      	bcc.n	800147a <__aeabi_ddiv+0x326>
 8001478:	e102      	b.n	8001680 <__aeabi_ddiv+0x52c>
 800147a:	4282      	cmp	r2, r0
 800147c:	d900      	bls.n	8001480 <__aeabi_ddiv+0x32c>
 800147e:	e129      	b.n	80016d4 <__aeabi_ddiv+0x580>
 8001480:	d100      	bne.n	8001484 <__aeabi_ddiv+0x330>
 8001482:	e124      	b.n	80016ce <__aeabi_ddiv+0x57a>
 8001484:	9b05      	ldr	r3, [sp, #20]
 8001486:	469b      	mov	fp, r3
 8001488:	1b2c      	subs	r4, r5, r4
 800148a:	42a5      	cmp	r5, r4
 800148c:	41ad      	sbcs	r5, r5
 800148e:	9b00      	ldr	r3, [sp, #0]
 8001490:	1a80      	subs	r0, r0, r2
 8001492:	426d      	negs	r5, r5
 8001494:	1b40      	subs	r0, r0, r5
 8001496:	4283      	cmp	r3, r0
 8001498:	d100      	bne.n	800149c <__aeabi_ddiv+0x348>
 800149a:	e10f      	b.n	80016bc <__aeabi_ddiv+0x568>
 800149c:	9902      	ldr	r1, [sp, #8]
 800149e:	f7fe fedb 	bl	8000258 <__aeabi_uidivmod>
 80014a2:	9a03      	ldr	r2, [sp, #12]
 80014a4:	040b      	lsls	r3, r1, #16
 80014a6:	4342      	muls	r2, r0
 80014a8:	0c21      	lsrs	r1, r4, #16
 80014aa:	0005      	movs	r5, r0
 80014ac:	4319      	orrs	r1, r3
 80014ae:	428a      	cmp	r2, r1
 80014b0:	d900      	bls.n	80014b4 <__aeabi_ddiv+0x360>
 80014b2:	e0cb      	b.n	800164c <__aeabi_ddiv+0x4f8>
 80014b4:	1a88      	subs	r0, r1, r2
 80014b6:	9902      	ldr	r1, [sp, #8]
 80014b8:	f7fe fece 	bl	8000258 <__aeabi_uidivmod>
 80014bc:	9a03      	ldr	r2, [sp, #12]
 80014be:	0424      	lsls	r4, r4, #16
 80014c0:	4342      	muls	r2, r0
 80014c2:	0409      	lsls	r1, r1, #16
 80014c4:	0c24      	lsrs	r4, r4, #16
 80014c6:	0003      	movs	r3, r0
 80014c8:	430c      	orrs	r4, r1
 80014ca:	42a2      	cmp	r2, r4
 80014cc:	d900      	bls.n	80014d0 <__aeabi_ddiv+0x37c>
 80014ce:	e0ca      	b.n	8001666 <__aeabi_ddiv+0x512>
 80014d0:	4641      	mov	r1, r8
 80014d2:	1aa4      	subs	r4, r4, r2
 80014d4:	042a      	lsls	r2, r5, #16
 80014d6:	431a      	orrs	r2, r3
 80014d8:	9f04      	ldr	r7, [sp, #16]
 80014da:	0413      	lsls	r3, r2, #16
 80014dc:	0c1b      	lsrs	r3, r3, #16
 80014de:	4359      	muls	r1, r3
 80014e0:	4640      	mov	r0, r8
 80014e2:	437b      	muls	r3, r7
 80014e4:	469c      	mov	ip, r3
 80014e6:	0c15      	lsrs	r5, r2, #16
 80014e8:	4368      	muls	r0, r5
 80014ea:	0c0b      	lsrs	r3, r1, #16
 80014ec:	4484      	add	ip, r0
 80014ee:	4463      	add	r3, ip
 80014f0:	437d      	muls	r5, r7
 80014f2:	4298      	cmp	r0, r3
 80014f4:	d903      	bls.n	80014fe <__aeabi_ddiv+0x3aa>
 80014f6:	2080      	movs	r0, #128	@ 0x80
 80014f8:	0240      	lsls	r0, r0, #9
 80014fa:	4684      	mov	ip, r0
 80014fc:	4465      	add	r5, ip
 80014fe:	0c18      	lsrs	r0, r3, #16
 8001500:	0409      	lsls	r1, r1, #16
 8001502:	041b      	lsls	r3, r3, #16
 8001504:	0c09      	lsrs	r1, r1, #16
 8001506:	1940      	adds	r0, r0, r5
 8001508:	185b      	adds	r3, r3, r1
 800150a:	4284      	cmp	r4, r0
 800150c:	d327      	bcc.n	800155e <__aeabi_ddiv+0x40a>
 800150e:	d023      	beq.n	8001558 <__aeabi_ddiv+0x404>
 8001510:	2301      	movs	r3, #1
 8001512:	0035      	movs	r5, r6
 8001514:	431a      	orrs	r2, r3
 8001516:	4b94      	ldr	r3, [pc, #592]	@ (8001768 <__aeabi_ddiv+0x614>)
 8001518:	4453      	add	r3, sl
 800151a:	2b00      	cmp	r3, #0
 800151c:	dd60      	ble.n	80015e0 <__aeabi_ddiv+0x48c>
 800151e:	0751      	lsls	r1, r2, #29
 8001520:	d000      	beq.n	8001524 <__aeabi_ddiv+0x3d0>
 8001522:	e086      	b.n	8001632 <__aeabi_ddiv+0x4de>
 8001524:	002e      	movs	r6, r5
 8001526:	08d1      	lsrs	r1, r2, #3
 8001528:	465a      	mov	r2, fp
 800152a:	01d2      	lsls	r2, r2, #7
 800152c:	d506      	bpl.n	800153c <__aeabi_ddiv+0x3e8>
 800152e:	465a      	mov	r2, fp
 8001530:	4b8e      	ldr	r3, [pc, #568]	@ (800176c <__aeabi_ddiv+0x618>)
 8001532:	401a      	ands	r2, r3
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	4693      	mov	fp, r2
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4453      	add	r3, sl
 800153c:	4a8c      	ldr	r2, [pc, #560]	@ (8001770 <__aeabi_ddiv+0x61c>)
 800153e:	4293      	cmp	r3, r2
 8001540:	dd00      	ble.n	8001544 <__aeabi_ddiv+0x3f0>
 8001542:	e680      	b.n	8001246 <__aeabi_ddiv+0xf2>
 8001544:	465a      	mov	r2, fp
 8001546:	0752      	lsls	r2, r2, #29
 8001548:	430a      	orrs	r2, r1
 800154a:	4690      	mov	r8, r2
 800154c:	465a      	mov	r2, fp
 800154e:	055b      	lsls	r3, r3, #21
 8001550:	0254      	lsls	r4, r2, #9
 8001552:	0b24      	lsrs	r4, r4, #12
 8001554:	0d5b      	lsrs	r3, r3, #21
 8001556:	e669      	b.n	800122c <__aeabi_ddiv+0xd8>
 8001558:	0035      	movs	r5, r6
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0db      	beq.n	8001516 <__aeabi_ddiv+0x3c2>
 800155e:	9d00      	ldr	r5, [sp, #0]
 8001560:	1e51      	subs	r1, r2, #1
 8001562:	46ac      	mov	ip, r5
 8001564:	4464      	add	r4, ip
 8001566:	42ac      	cmp	r4, r5
 8001568:	d200      	bcs.n	800156c <__aeabi_ddiv+0x418>
 800156a:	e09e      	b.n	80016aa <__aeabi_ddiv+0x556>
 800156c:	4284      	cmp	r4, r0
 800156e:	d200      	bcs.n	8001572 <__aeabi_ddiv+0x41e>
 8001570:	e0e1      	b.n	8001736 <__aeabi_ddiv+0x5e2>
 8001572:	d100      	bne.n	8001576 <__aeabi_ddiv+0x422>
 8001574:	e0ee      	b.n	8001754 <__aeabi_ddiv+0x600>
 8001576:	000a      	movs	r2, r1
 8001578:	e7ca      	b.n	8001510 <__aeabi_ddiv+0x3bc>
 800157a:	4542      	cmp	r2, r8
 800157c:	d900      	bls.n	8001580 <__aeabi_ddiv+0x42c>
 800157e:	e708      	b.n	8001392 <__aeabi_ddiv+0x23e>
 8001580:	464b      	mov	r3, r9
 8001582:	07dc      	lsls	r4, r3, #31
 8001584:	0858      	lsrs	r0, r3, #1
 8001586:	4643      	mov	r3, r8
 8001588:	085b      	lsrs	r3, r3, #1
 800158a:	431c      	orrs	r4, r3
 800158c:	4643      	mov	r3, r8
 800158e:	07dd      	lsls	r5, r3, #31
 8001590:	e706      	b.n	80013a0 <__aeabi_ddiv+0x24c>
 8001592:	f000 fcc7 	bl	8001f24 <__clzsi2>
 8001596:	2315      	movs	r3, #21
 8001598:	469c      	mov	ip, r3
 800159a:	4484      	add	ip, r0
 800159c:	0002      	movs	r2, r0
 800159e:	4663      	mov	r3, ip
 80015a0:	3220      	adds	r2, #32
 80015a2:	2b1c      	cmp	r3, #28
 80015a4:	dc00      	bgt.n	80015a8 <__aeabi_ddiv+0x454>
 80015a6:	e692      	b.n	80012ce <__aeabi_ddiv+0x17a>
 80015a8:	0023      	movs	r3, r4
 80015aa:	3808      	subs	r0, #8
 80015ac:	4083      	lsls	r3, r0
 80015ae:	4699      	mov	r9, r3
 80015b0:	2300      	movs	r3, #0
 80015b2:	4698      	mov	r8, r3
 80015b4:	e69a      	b.n	80012ec <__aeabi_ddiv+0x198>
 80015b6:	f000 fcb5 	bl	8001f24 <__clzsi2>
 80015ba:	0002      	movs	r2, r0
 80015bc:	0003      	movs	r3, r0
 80015be:	3215      	adds	r2, #21
 80015c0:	3320      	adds	r3, #32
 80015c2:	2a1c      	cmp	r2, #28
 80015c4:	dc00      	bgt.n	80015c8 <__aeabi_ddiv+0x474>
 80015c6:	e65f      	b.n	8001288 <__aeabi_ddiv+0x134>
 80015c8:	9900      	ldr	r1, [sp, #0]
 80015ca:	3808      	subs	r0, #8
 80015cc:	4081      	lsls	r1, r0
 80015ce:	2200      	movs	r2, #0
 80015d0:	468b      	mov	fp, r1
 80015d2:	e666      	b.n	80012a2 <__aeabi_ddiv+0x14e>
 80015d4:	2200      	movs	r2, #0
 80015d6:	002e      	movs	r6, r5
 80015d8:	2400      	movs	r4, #0
 80015da:	4690      	mov	r8, r2
 80015dc:	4b65      	ldr	r3, [pc, #404]	@ (8001774 <__aeabi_ddiv+0x620>)
 80015de:	e625      	b.n	800122c <__aeabi_ddiv+0xd8>
 80015e0:	002e      	movs	r6, r5
 80015e2:	2101      	movs	r1, #1
 80015e4:	1ac9      	subs	r1, r1, r3
 80015e6:	2938      	cmp	r1, #56	@ 0x38
 80015e8:	dd00      	ble.n	80015ec <__aeabi_ddiv+0x498>
 80015ea:	e61b      	b.n	8001224 <__aeabi_ddiv+0xd0>
 80015ec:	291f      	cmp	r1, #31
 80015ee:	dc7e      	bgt.n	80016ee <__aeabi_ddiv+0x59a>
 80015f0:	4861      	ldr	r0, [pc, #388]	@ (8001778 <__aeabi_ddiv+0x624>)
 80015f2:	0014      	movs	r4, r2
 80015f4:	4450      	add	r0, sl
 80015f6:	465b      	mov	r3, fp
 80015f8:	4082      	lsls	r2, r0
 80015fa:	4083      	lsls	r3, r0
 80015fc:	40cc      	lsrs	r4, r1
 80015fe:	1e50      	subs	r0, r2, #1
 8001600:	4182      	sbcs	r2, r0
 8001602:	4323      	orrs	r3, r4
 8001604:	431a      	orrs	r2, r3
 8001606:	465b      	mov	r3, fp
 8001608:	40cb      	lsrs	r3, r1
 800160a:	0751      	lsls	r1, r2, #29
 800160c:	d009      	beq.n	8001622 <__aeabi_ddiv+0x4ce>
 800160e:	210f      	movs	r1, #15
 8001610:	4011      	ands	r1, r2
 8001612:	2904      	cmp	r1, #4
 8001614:	d005      	beq.n	8001622 <__aeabi_ddiv+0x4ce>
 8001616:	1d11      	adds	r1, r2, #4
 8001618:	4291      	cmp	r1, r2
 800161a:	4192      	sbcs	r2, r2
 800161c:	4252      	negs	r2, r2
 800161e:	189b      	adds	r3, r3, r2
 8001620:	000a      	movs	r2, r1
 8001622:	0219      	lsls	r1, r3, #8
 8001624:	d400      	bmi.n	8001628 <__aeabi_ddiv+0x4d4>
 8001626:	e09b      	b.n	8001760 <__aeabi_ddiv+0x60c>
 8001628:	2200      	movs	r2, #0
 800162a:	2301      	movs	r3, #1
 800162c:	2400      	movs	r4, #0
 800162e:	4690      	mov	r8, r2
 8001630:	e5fc      	b.n	800122c <__aeabi_ddiv+0xd8>
 8001632:	210f      	movs	r1, #15
 8001634:	4011      	ands	r1, r2
 8001636:	2904      	cmp	r1, #4
 8001638:	d100      	bne.n	800163c <__aeabi_ddiv+0x4e8>
 800163a:	e773      	b.n	8001524 <__aeabi_ddiv+0x3d0>
 800163c:	1d11      	adds	r1, r2, #4
 800163e:	4291      	cmp	r1, r2
 8001640:	4192      	sbcs	r2, r2
 8001642:	4252      	negs	r2, r2
 8001644:	002e      	movs	r6, r5
 8001646:	08c9      	lsrs	r1, r1, #3
 8001648:	4493      	add	fp, r2
 800164a:	e76d      	b.n	8001528 <__aeabi_ddiv+0x3d4>
 800164c:	9b00      	ldr	r3, [sp, #0]
 800164e:	3d01      	subs	r5, #1
 8001650:	469c      	mov	ip, r3
 8001652:	4461      	add	r1, ip
 8001654:	428b      	cmp	r3, r1
 8001656:	d900      	bls.n	800165a <__aeabi_ddiv+0x506>
 8001658:	e72c      	b.n	80014b4 <__aeabi_ddiv+0x360>
 800165a:	428a      	cmp	r2, r1
 800165c:	d800      	bhi.n	8001660 <__aeabi_ddiv+0x50c>
 800165e:	e729      	b.n	80014b4 <__aeabi_ddiv+0x360>
 8001660:	1e85      	subs	r5, r0, #2
 8001662:	4461      	add	r1, ip
 8001664:	e726      	b.n	80014b4 <__aeabi_ddiv+0x360>
 8001666:	9900      	ldr	r1, [sp, #0]
 8001668:	3b01      	subs	r3, #1
 800166a:	468c      	mov	ip, r1
 800166c:	4464      	add	r4, ip
 800166e:	42a1      	cmp	r1, r4
 8001670:	d900      	bls.n	8001674 <__aeabi_ddiv+0x520>
 8001672:	e72d      	b.n	80014d0 <__aeabi_ddiv+0x37c>
 8001674:	42a2      	cmp	r2, r4
 8001676:	d800      	bhi.n	800167a <__aeabi_ddiv+0x526>
 8001678:	e72a      	b.n	80014d0 <__aeabi_ddiv+0x37c>
 800167a:	1e83      	subs	r3, r0, #2
 800167c:	4464      	add	r4, ip
 800167e:	e727      	b.n	80014d0 <__aeabi_ddiv+0x37c>
 8001680:	4287      	cmp	r7, r0
 8001682:	d000      	beq.n	8001686 <__aeabi_ddiv+0x532>
 8001684:	e6fe      	b.n	8001484 <__aeabi_ddiv+0x330>
 8001686:	45a9      	cmp	r9, r5
 8001688:	d900      	bls.n	800168c <__aeabi_ddiv+0x538>
 800168a:	e6fb      	b.n	8001484 <__aeabi_ddiv+0x330>
 800168c:	e6f5      	b.n	800147a <__aeabi_ddiv+0x326>
 800168e:	42a2      	cmp	r2, r4
 8001690:	d800      	bhi.n	8001694 <__aeabi_ddiv+0x540>
 8001692:	e6b9      	b.n	8001408 <__aeabi_ddiv+0x2b4>
 8001694:	1e83      	subs	r3, r0, #2
 8001696:	4464      	add	r4, ip
 8001698:	e6b6      	b.n	8001408 <__aeabi_ddiv+0x2b4>
 800169a:	428a      	cmp	r2, r1
 800169c:	d800      	bhi.n	80016a0 <__aeabi_ddiv+0x54c>
 800169e:	e69f      	b.n	80013e0 <__aeabi_ddiv+0x28c>
 80016a0:	46bc      	mov	ip, r7
 80016a2:	1e83      	subs	r3, r0, #2
 80016a4:	4698      	mov	r8, r3
 80016a6:	4461      	add	r1, ip
 80016a8:	e69a      	b.n	80013e0 <__aeabi_ddiv+0x28c>
 80016aa:	000a      	movs	r2, r1
 80016ac:	4284      	cmp	r4, r0
 80016ae:	d000      	beq.n	80016b2 <__aeabi_ddiv+0x55e>
 80016b0:	e72e      	b.n	8001510 <__aeabi_ddiv+0x3bc>
 80016b2:	454b      	cmp	r3, r9
 80016b4:	d000      	beq.n	80016b8 <__aeabi_ddiv+0x564>
 80016b6:	e72b      	b.n	8001510 <__aeabi_ddiv+0x3bc>
 80016b8:	0035      	movs	r5, r6
 80016ba:	e72c      	b.n	8001516 <__aeabi_ddiv+0x3c2>
 80016bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001768 <__aeabi_ddiv+0x614>)
 80016be:	4a2f      	ldr	r2, [pc, #188]	@ (800177c <__aeabi_ddiv+0x628>)
 80016c0:	4453      	add	r3, sl
 80016c2:	4592      	cmp	sl, r2
 80016c4:	db43      	blt.n	800174e <__aeabi_ddiv+0x5fa>
 80016c6:	2201      	movs	r2, #1
 80016c8:	2100      	movs	r1, #0
 80016ca:	4493      	add	fp, r2
 80016cc:	e72c      	b.n	8001528 <__aeabi_ddiv+0x3d4>
 80016ce:	42ac      	cmp	r4, r5
 80016d0:	d800      	bhi.n	80016d4 <__aeabi_ddiv+0x580>
 80016d2:	e6d7      	b.n	8001484 <__aeabi_ddiv+0x330>
 80016d4:	2302      	movs	r3, #2
 80016d6:	425b      	negs	r3, r3
 80016d8:	469c      	mov	ip, r3
 80016da:	9900      	ldr	r1, [sp, #0]
 80016dc:	444d      	add	r5, r9
 80016de:	454d      	cmp	r5, r9
 80016e0:	419b      	sbcs	r3, r3
 80016e2:	44e3      	add	fp, ip
 80016e4:	468c      	mov	ip, r1
 80016e6:	425b      	negs	r3, r3
 80016e8:	4463      	add	r3, ip
 80016ea:	18c0      	adds	r0, r0, r3
 80016ec:	e6cc      	b.n	8001488 <__aeabi_ddiv+0x334>
 80016ee:	201f      	movs	r0, #31
 80016f0:	4240      	negs	r0, r0
 80016f2:	1ac3      	subs	r3, r0, r3
 80016f4:	4658      	mov	r0, fp
 80016f6:	40d8      	lsrs	r0, r3
 80016f8:	2920      	cmp	r1, #32
 80016fa:	d004      	beq.n	8001706 <__aeabi_ddiv+0x5b2>
 80016fc:	4659      	mov	r1, fp
 80016fe:	4b20      	ldr	r3, [pc, #128]	@ (8001780 <__aeabi_ddiv+0x62c>)
 8001700:	4453      	add	r3, sl
 8001702:	4099      	lsls	r1, r3
 8001704:	430a      	orrs	r2, r1
 8001706:	1e53      	subs	r3, r2, #1
 8001708:	419a      	sbcs	r2, r3
 800170a:	2307      	movs	r3, #7
 800170c:	0019      	movs	r1, r3
 800170e:	4302      	orrs	r2, r0
 8001710:	2400      	movs	r4, #0
 8001712:	4011      	ands	r1, r2
 8001714:	4213      	tst	r3, r2
 8001716:	d009      	beq.n	800172c <__aeabi_ddiv+0x5d8>
 8001718:	3308      	adds	r3, #8
 800171a:	4013      	ands	r3, r2
 800171c:	2b04      	cmp	r3, #4
 800171e:	d01d      	beq.n	800175c <__aeabi_ddiv+0x608>
 8001720:	1d13      	adds	r3, r2, #4
 8001722:	4293      	cmp	r3, r2
 8001724:	4189      	sbcs	r1, r1
 8001726:	001a      	movs	r2, r3
 8001728:	4249      	negs	r1, r1
 800172a:	0749      	lsls	r1, r1, #29
 800172c:	08d2      	lsrs	r2, r2, #3
 800172e:	430a      	orrs	r2, r1
 8001730:	4690      	mov	r8, r2
 8001732:	2300      	movs	r3, #0
 8001734:	e57a      	b.n	800122c <__aeabi_ddiv+0xd8>
 8001736:	4649      	mov	r1, r9
 8001738:	9f00      	ldr	r7, [sp, #0]
 800173a:	004d      	lsls	r5, r1, #1
 800173c:	454d      	cmp	r5, r9
 800173e:	4189      	sbcs	r1, r1
 8001740:	46bc      	mov	ip, r7
 8001742:	4249      	negs	r1, r1
 8001744:	4461      	add	r1, ip
 8001746:	46a9      	mov	r9, r5
 8001748:	3a02      	subs	r2, #2
 800174a:	1864      	adds	r4, r4, r1
 800174c:	e7ae      	b.n	80016ac <__aeabi_ddiv+0x558>
 800174e:	2201      	movs	r2, #1
 8001750:	4252      	negs	r2, r2
 8001752:	e746      	b.n	80015e2 <__aeabi_ddiv+0x48e>
 8001754:	4599      	cmp	r9, r3
 8001756:	d3ee      	bcc.n	8001736 <__aeabi_ddiv+0x5e2>
 8001758:	000a      	movs	r2, r1
 800175a:	e7aa      	b.n	80016b2 <__aeabi_ddiv+0x55e>
 800175c:	2100      	movs	r1, #0
 800175e:	e7e5      	b.n	800172c <__aeabi_ddiv+0x5d8>
 8001760:	0759      	lsls	r1, r3, #29
 8001762:	025b      	lsls	r3, r3, #9
 8001764:	0b1c      	lsrs	r4, r3, #12
 8001766:	e7e1      	b.n	800172c <__aeabi_ddiv+0x5d8>
 8001768:	000003ff 	.word	0x000003ff
 800176c:	feffffff 	.word	0xfeffffff
 8001770:	000007fe 	.word	0x000007fe
 8001774:	000007ff 	.word	0x000007ff
 8001778:	0000041e 	.word	0x0000041e
 800177c:	fffffc02 	.word	0xfffffc02
 8001780:	0000043e 	.word	0x0000043e

08001784 <__aeabi_dmul>:
 8001784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001786:	4657      	mov	r7, sl
 8001788:	464e      	mov	r6, r9
 800178a:	46de      	mov	lr, fp
 800178c:	4645      	mov	r5, r8
 800178e:	b5e0      	push	{r5, r6, r7, lr}
 8001790:	001f      	movs	r7, r3
 8001792:	030b      	lsls	r3, r1, #12
 8001794:	0b1b      	lsrs	r3, r3, #12
 8001796:	0016      	movs	r6, r2
 8001798:	469a      	mov	sl, r3
 800179a:	0fca      	lsrs	r2, r1, #31
 800179c:	004b      	lsls	r3, r1, #1
 800179e:	0004      	movs	r4, r0
 80017a0:	4691      	mov	r9, r2
 80017a2:	b085      	sub	sp, #20
 80017a4:	0d5b      	lsrs	r3, r3, #21
 80017a6:	d100      	bne.n	80017aa <__aeabi_dmul+0x26>
 80017a8:	e1cf      	b.n	8001b4a <__aeabi_dmul+0x3c6>
 80017aa:	4acd      	ldr	r2, [pc, #820]	@ (8001ae0 <__aeabi_dmul+0x35c>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d055      	beq.n	800185c <__aeabi_dmul+0xd8>
 80017b0:	4651      	mov	r1, sl
 80017b2:	0f42      	lsrs	r2, r0, #29
 80017b4:	00c9      	lsls	r1, r1, #3
 80017b6:	430a      	orrs	r2, r1
 80017b8:	2180      	movs	r1, #128	@ 0x80
 80017ba:	0409      	lsls	r1, r1, #16
 80017bc:	4311      	orrs	r1, r2
 80017be:	00c2      	lsls	r2, r0, #3
 80017c0:	4690      	mov	r8, r2
 80017c2:	4ac8      	ldr	r2, [pc, #800]	@ (8001ae4 <__aeabi_dmul+0x360>)
 80017c4:	468a      	mov	sl, r1
 80017c6:	4693      	mov	fp, r2
 80017c8:	449b      	add	fp, r3
 80017ca:	2300      	movs	r3, #0
 80017cc:	2500      	movs	r5, #0
 80017ce:	9302      	str	r3, [sp, #8]
 80017d0:	033c      	lsls	r4, r7, #12
 80017d2:	007b      	lsls	r3, r7, #1
 80017d4:	0ffa      	lsrs	r2, r7, #31
 80017d6:	9601      	str	r6, [sp, #4]
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	0d5b      	lsrs	r3, r3, #21
 80017dc:	9200      	str	r2, [sp, #0]
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x5e>
 80017e0:	e188      	b.n	8001af4 <__aeabi_dmul+0x370>
 80017e2:	4abf      	ldr	r2, [pc, #764]	@ (8001ae0 <__aeabi_dmul+0x35c>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d100      	bne.n	80017ea <__aeabi_dmul+0x66>
 80017e8:	e092      	b.n	8001910 <__aeabi_dmul+0x18c>
 80017ea:	4abe      	ldr	r2, [pc, #760]	@ (8001ae4 <__aeabi_dmul+0x360>)
 80017ec:	4694      	mov	ip, r2
 80017ee:	4463      	add	r3, ip
 80017f0:	449b      	add	fp, r3
 80017f2:	2d0a      	cmp	r5, #10
 80017f4:	dc42      	bgt.n	800187c <__aeabi_dmul+0xf8>
 80017f6:	00e4      	lsls	r4, r4, #3
 80017f8:	0f73      	lsrs	r3, r6, #29
 80017fa:	4323      	orrs	r3, r4
 80017fc:	2480      	movs	r4, #128	@ 0x80
 80017fe:	4649      	mov	r1, r9
 8001800:	0424      	lsls	r4, r4, #16
 8001802:	431c      	orrs	r4, r3
 8001804:	00f3      	lsls	r3, r6, #3
 8001806:	9301      	str	r3, [sp, #4]
 8001808:	9b00      	ldr	r3, [sp, #0]
 800180a:	2000      	movs	r0, #0
 800180c:	4059      	eors	r1, r3
 800180e:	b2cb      	uxtb	r3, r1
 8001810:	9303      	str	r3, [sp, #12]
 8001812:	2d02      	cmp	r5, #2
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dmul+0x94>
 8001816:	e094      	b.n	8001942 <__aeabi_dmul+0x1be>
 8001818:	2301      	movs	r3, #1
 800181a:	40ab      	lsls	r3, r5
 800181c:	001d      	movs	r5, r3
 800181e:	23a6      	movs	r3, #166	@ 0xa6
 8001820:	002a      	movs	r2, r5
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	401a      	ands	r2, r3
 8001826:	421d      	tst	r5, r3
 8001828:	d000      	beq.n	800182c <__aeabi_dmul+0xa8>
 800182a:	e229      	b.n	8001c80 <__aeabi_dmul+0x4fc>
 800182c:	2390      	movs	r3, #144	@ 0x90
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	421d      	tst	r5, r3
 8001832:	d100      	bne.n	8001836 <__aeabi_dmul+0xb2>
 8001834:	e24d      	b.n	8001cd2 <__aeabi_dmul+0x54e>
 8001836:	2300      	movs	r3, #0
 8001838:	2480      	movs	r4, #128	@ 0x80
 800183a:	4699      	mov	r9, r3
 800183c:	0324      	lsls	r4, r4, #12
 800183e:	4ba8      	ldr	r3, [pc, #672]	@ (8001ae0 <__aeabi_dmul+0x35c>)
 8001840:	0010      	movs	r0, r2
 8001842:	464a      	mov	r2, r9
 8001844:	051b      	lsls	r3, r3, #20
 8001846:	4323      	orrs	r3, r4
 8001848:	07d2      	lsls	r2, r2, #31
 800184a:	4313      	orrs	r3, r2
 800184c:	0019      	movs	r1, r3
 800184e:	b005      	add	sp, #20
 8001850:	bcf0      	pop	{r4, r5, r6, r7}
 8001852:	46bb      	mov	fp, r7
 8001854:	46b2      	mov	sl, r6
 8001856:	46a9      	mov	r9, r5
 8001858:	46a0      	mov	r8, r4
 800185a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800185c:	4652      	mov	r2, sl
 800185e:	4302      	orrs	r2, r0
 8001860:	4690      	mov	r8, r2
 8001862:	d000      	beq.n	8001866 <__aeabi_dmul+0xe2>
 8001864:	e1ac      	b.n	8001bc0 <__aeabi_dmul+0x43c>
 8001866:	469b      	mov	fp, r3
 8001868:	2302      	movs	r3, #2
 800186a:	4692      	mov	sl, r2
 800186c:	2508      	movs	r5, #8
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	e7ae      	b.n	80017d0 <__aeabi_dmul+0x4c>
 8001872:	9b00      	ldr	r3, [sp, #0]
 8001874:	46a2      	mov	sl, r4
 8001876:	4699      	mov	r9, r3
 8001878:	9b01      	ldr	r3, [sp, #4]
 800187a:	4698      	mov	r8, r3
 800187c:	9b02      	ldr	r3, [sp, #8]
 800187e:	2b02      	cmp	r3, #2
 8001880:	d100      	bne.n	8001884 <__aeabi_dmul+0x100>
 8001882:	e1ca      	b.n	8001c1a <__aeabi_dmul+0x496>
 8001884:	2b03      	cmp	r3, #3
 8001886:	d100      	bne.n	800188a <__aeabi_dmul+0x106>
 8001888:	e192      	b.n	8001bb0 <__aeabi_dmul+0x42c>
 800188a:	2b01      	cmp	r3, #1
 800188c:	d110      	bne.n	80018b0 <__aeabi_dmul+0x12c>
 800188e:	2300      	movs	r3, #0
 8001890:	2400      	movs	r4, #0
 8001892:	2200      	movs	r2, #0
 8001894:	e7d4      	b.n	8001840 <__aeabi_dmul+0xbc>
 8001896:	2201      	movs	r2, #1
 8001898:	087b      	lsrs	r3, r7, #1
 800189a:	403a      	ands	r2, r7
 800189c:	4313      	orrs	r3, r2
 800189e:	4652      	mov	r2, sl
 80018a0:	07d2      	lsls	r2, r2, #31
 80018a2:	4313      	orrs	r3, r2
 80018a4:	4698      	mov	r8, r3
 80018a6:	4653      	mov	r3, sl
 80018a8:	085b      	lsrs	r3, r3, #1
 80018aa:	469a      	mov	sl, r3
 80018ac:	9b03      	ldr	r3, [sp, #12]
 80018ae:	4699      	mov	r9, r3
 80018b0:	465b      	mov	r3, fp
 80018b2:	1c58      	adds	r0, r3, #1
 80018b4:	2380      	movs	r3, #128	@ 0x80
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	445b      	add	r3, fp
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	dc00      	bgt.n	80018c0 <__aeabi_dmul+0x13c>
 80018be:	e1b1      	b.n	8001c24 <__aeabi_dmul+0x4a0>
 80018c0:	4642      	mov	r2, r8
 80018c2:	0752      	lsls	r2, r2, #29
 80018c4:	d00b      	beq.n	80018de <__aeabi_dmul+0x15a>
 80018c6:	220f      	movs	r2, #15
 80018c8:	4641      	mov	r1, r8
 80018ca:	400a      	ands	r2, r1
 80018cc:	2a04      	cmp	r2, #4
 80018ce:	d006      	beq.n	80018de <__aeabi_dmul+0x15a>
 80018d0:	4642      	mov	r2, r8
 80018d2:	1d11      	adds	r1, r2, #4
 80018d4:	4541      	cmp	r1, r8
 80018d6:	4192      	sbcs	r2, r2
 80018d8:	4688      	mov	r8, r1
 80018da:	4252      	negs	r2, r2
 80018dc:	4492      	add	sl, r2
 80018de:	4652      	mov	r2, sl
 80018e0:	01d2      	lsls	r2, r2, #7
 80018e2:	d506      	bpl.n	80018f2 <__aeabi_dmul+0x16e>
 80018e4:	4652      	mov	r2, sl
 80018e6:	4b80      	ldr	r3, [pc, #512]	@ (8001ae8 <__aeabi_dmul+0x364>)
 80018e8:	401a      	ands	r2, r3
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	4692      	mov	sl, r2
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	18c3      	adds	r3, r0, r3
 80018f2:	4a7e      	ldr	r2, [pc, #504]	@ (8001aec <__aeabi_dmul+0x368>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	dd00      	ble.n	80018fa <__aeabi_dmul+0x176>
 80018f8:	e18f      	b.n	8001c1a <__aeabi_dmul+0x496>
 80018fa:	4642      	mov	r2, r8
 80018fc:	08d1      	lsrs	r1, r2, #3
 80018fe:	4652      	mov	r2, sl
 8001900:	0752      	lsls	r2, r2, #29
 8001902:	430a      	orrs	r2, r1
 8001904:	4651      	mov	r1, sl
 8001906:	055b      	lsls	r3, r3, #21
 8001908:	024c      	lsls	r4, r1, #9
 800190a:	0b24      	lsrs	r4, r4, #12
 800190c:	0d5b      	lsrs	r3, r3, #21
 800190e:	e797      	b.n	8001840 <__aeabi_dmul+0xbc>
 8001910:	4b73      	ldr	r3, [pc, #460]	@ (8001ae0 <__aeabi_dmul+0x35c>)
 8001912:	4326      	orrs	r6, r4
 8001914:	469c      	mov	ip, r3
 8001916:	44e3      	add	fp, ip
 8001918:	2e00      	cmp	r6, #0
 800191a:	d100      	bne.n	800191e <__aeabi_dmul+0x19a>
 800191c:	e16f      	b.n	8001bfe <__aeabi_dmul+0x47a>
 800191e:	2303      	movs	r3, #3
 8001920:	4649      	mov	r1, r9
 8001922:	431d      	orrs	r5, r3
 8001924:	9b00      	ldr	r3, [sp, #0]
 8001926:	4059      	eors	r1, r3
 8001928:	b2cb      	uxtb	r3, r1
 800192a:	9303      	str	r3, [sp, #12]
 800192c:	2d0a      	cmp	r5, #10
 800192e:	dd00      	ble.n	8001932 <__aeabi_dmul+0x1ae>
 8001930:	e133      	b.n	8001b9a <__aeabi_dmul+0x416>
 8001932:	2301      	movs	r3, #1
 8001934:	40ab      	lsls	r3, r5
 8001936:	001d      	movs	r5, r3
 8001938:	2303      	movs	r3, #3
 800193a:	9302      	str	r3, [sp, #8]
 800193c:	2288      	movs	r2, #136	@ 0x88
 800193e:	422a      	tst	r2, r5
 8001940:	d197      	bne.n	8001872 <__aeabi_dmul+0xee>
 8001942:	4642      	mov	r2, r8
 8001944:	4643      	mov	r3, r8
 8001946:	0412      	lsls	r2, r2, #16
 8001948:	0c12      	lsrs	r2, r2, #16
 800194a:	0016      	movs	r6, r2
 800194c:	9801      	ldr	r0, [sp, #4]
 800194e:	0c1d      	lsrs	r5, r3, #16
 8001950:	0c03      	lsrs	r3, r0, #16
 8001952:	0400      	lsls	r0, r0, #16
 8001954:	0c00      	lsrs	r0, r0, #16
 8001956:	4346      	muls	r6, r0
 8001958:	46b4      	mov	ip, r6
 800195a:	001e      	movs	r6, r3
 800195c:	436e      	muls	r6, r5
 800195e:	9600      	str	r6, [sp, #0]
 8001960:	0016      	movs	r6, r2
 8001962:	0007      	movs	r7, r0
 8001964:	435e      	muls	r6, r3
 8001966:	4661      	mov	r1, ip
 8001968:	46b0      	mov	r8, r6
 800196a:	436f      	muls	r7, r5
 800196c:	0c0e      	lsrs	r6, r1, #16
 800196e:	44b8      	add	r8, r7
 8001970:	4446      	add	r6, r8
 8001972:	42b7      	cmp	r7, r6
 8001974:	d905      	bls.n	8001982 <__aeabi_dmul+0x1fe>
 8001976:	2180      	movs	r1, #128	@ 0x80
 8001978:	0249      	lsls	r1, r1, #9
 800197a:	4688      	mov	r8, r1
 800197c:	9f00      	ldr	r7, [sp, #0]
 800197e:	4447      	add	r7, r8
 8001980:	9700      	str	r7, [sp, #0]
 8001982:	4661      	mov	r1, ip
 8001984:	0409      	lsls	r1, r1, #16
 8001986:	0c09      	lsrs	r1, r1, #16
 8001988:	0c37      	lsrs	r7, r6, #16
 800198a:	0436      	lsls	r6, r6, #16
 800198c:	468c      	mov	ip, r1
 800198e:	0031      	movs	r1, r6
 8001990:	4461      	add	r1, ip
 8001992:	9101      	str	r1, [sp, #4]
 8001994:	0011      	movs	r1, r2
 8001996:	0c26      	lsrs	r6, r4, #16
 8001998:	0424      	lsls	r4, r4, #16
 800199a:	0c24      	lsrs	r4, r4, #16
 800199c:	4361      	muls	r1, r4
 800199e:	468c      	mov	ip, r1
 80019a0:	0021      	movs	r1, r4
 80019a2:	4369      	muls	r1, r5
 80019a4:	4689      	mov	r9, r1
 80019a6:	4661      	mov	r1, ip
 80019a8:	0c09      	lsrs	r1, r1, #16
 80019aa:	4688      	mov	r8, r1
 80019ac:	4372      	muls	r2, r6
 80019ae:	444a      	add	r2, r9
 80019b0:	4442      	add	r2, r8
 80019b2:	4375      	muls	r5, r6
 80019b4:	4591      	cmp	r9, r2
 80019b6:	d903      	bls.n	80019c0 <__aeabi_dmul+0x23c>
 80019b8:	2180      	movs	r1, #128	@ 0x80
 80019ba:	0249      	lsls	r1, r1, #9
 80019bc:	4688      	mov	r8, r1
 80019be:	4445      	add	r5, r8
 80019c0:	0c11      	lsrs	r1, r2, #16
 80019c2:	4688      	mov	r8, r1
 80019c4:	4661      	mov	r1, ip
 80019c6:	0409      	lsls	r1, r1, #16
 80019c8:	0c09      	lsrs	r1, r1, #16
 80019ca:	468c      	mov	ip, r1
 80019cc:	0412      	lsls	r2, r2, #16
 80019ce:	4462      	add	r2, ip
 80019d0:	18b9      	adds	r1, r7, r2
 80019d2:	9102      	str	r1, [sp, #8]
 80019d4:	4651      	mov	r1, sl
 80019d6:	0c09      	lsrs	r1, r1, #16
 80019d8:	468c      	mov	ip, r1
 80019da:	4651      	mov	r1, sl
 80019dc:	040f      	lsls	r7, r1, #16
 80019de:	0c3f      	lsrs	r7, r7, #16
 80019e0:	0039      	movs	r1, r7
 80019e2:	4341      	muls	r1, r0
 80019e4:	4445      	add	r5, r8
 80019e6:	4688      	mov	r8, r1
 80019e8:	4661      	mov	r1, ip
 80019ea:	4341      	muls	r1, r0
 80019ec:	468a      	mov	sl, r1
 80019ee:	4641      	mov	r1, r8
 80019f0:	4660      	mov	r0, ip
 80019f2:	0c09      	lsrs	r1, r1, #16
 80019f4:	4689      	mov	r9, r1
 80019f6:	4358      	muls	r0, r3
 80019f8:	437b      	muls	r3, r7
 80019fa:	4453      	add	r3, sl
 80019fc:	444b      	add	r3, r9
 80019fe:	459a      	cmp	sl, r3
 8001a00:	d903      	bls.n	8001a0a <__aeabi_dmul+0x286>
 8001a02:	2180      	movs	r1, #128	@ 0x80
 8001a04:	0249      	lsls	r1, r1, #9
 8001a06:	4689      	mov	r9, r1
 8001a08:	4448      	add	r0, r9
 8001a0a:	0c19      	lsrs	r1, r3, #16
 8001a0c:	4689      	mov	r9, r1
 8001a0e:	4641      	mov	r1, r8
 8001a10:	0409      	lsls	r1, r1, #16
 8001a12:	0c09      	lsrs	r1, r1, #16
 8001a14:	4688      	mov	r8, r1
 8001a16:	0039      	movs	r1, r7
 8001a18:	4361      	muls	r1, r4
 8001a1a:	041b      	lsls	r3, r3, #16
 8001a1c:	4443      	add	r3, r8
 8001a1e:	4688      	mov	r8, r1
 8001a20:	4661      	mov	r1, ip
 8001a22:	434c      	muls	r4, r1
 8001a24:	4371      	muls	r1, r6
 8001a26:	468c      	mov	ip, r1
 8001a28:	4641      	mov	r1, r8
 8001a2a:	4377      	muls	r7, r6
 8001a2c:	0c0e      	lsrs	r6, r1, #16
 8001a2e:	193f      	adds	r7, r7, r4
 8001a30:	19f6      	adds	r6, r6, r7
 8001a32:	4448      	add	r0, r9
 8001a34:	42b4      	cmp	r4, r6
 8001a36:	d903      	bls.n	8001a40 <__aeabi_dmul+0x2bc>
 8001a38:	2180      	movs	r1, #128	@ 0x80
 8001a3a:	0249      	lsls	r1, r1, #9
 8001a3c:	4689      	mov	r9, r1
 8001a3e:	44cc      	add	ip, r9
 8001a40:	9902      	ldr	r1, [sp, #8]
 8001a42:	9f00      	ldr	r7, [sp, #0]
 8001a44:	4689      	mov	r9, r1
 8001a46:	0431      	lsls	r1, r6, #16
 8001a48:	444f      	add	r7, r9
 8001a4a:	4689      	mov	r9, r1
 8001a4c:	4641      	mov	r1, r8
 8001a4e:	4297      	cmp	r7, r2
 8001a50:	4192      	sbcs	r2, r2
 8001a52:	040c      	lsls	r4, r1, #16
 8001a54:	0c24      	lsrs	r4, r4, #16
 8001a56:	444c      	add	r4, r9
 8001a58:	18ff      	adds	r7, r7, r3
 8001a5a:	4252      	negs	r2, r2
 8001a5c:	1964      	adds	r4, r4, r5
 8001a5e:	18a1      	adds	r1, r4, r2
 8001a60:	429f      	cmp	r7, r3
 8001a62:	419b      	sbcs	r3, r3
 8001a64:	4688      	mov	r8, r1
 8001a66:	4682      	mov	sl, r0
 8001a68:	425b      	negs	r3, r3
 8001a6a:	4699      	mov	r9, r3
 8001a6c:	4590      	cmp	r8, r2
 8001a6e:	4192      	sbcs	r2, r2
 8001a70:	42ac      	cmp	r4, r5
 8001a72:	41a4      	sbcs	r4, r4
 8001a74:	44c2      	add	sl, r8
 8001a76:	44d1      	add	r9, sl
 8001a78:	4252      	negs	r2, r2
 8001a7a:	4264      	negs	r4, r4
 8001a7c:	4314      	orrs	r4, r2
 8001a7e:	4599      	cmp	r9, r3
 8001a80:	419b      	sbcs	r3, r3
 8001a82:	4582      	cmp	sl, r0
 8001a84:	4192      	sbcs	r2, r2
 8001a86:	425b      	negs	r3, r3
 8001a88:	4252      	negs	r2, r2
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	464a      	mov	r2, r9
 8001a8e:	0c36      	lsrs	r6, r6, #16
 8001a90:	19a4      	adds	r4, r4, r6
 8001a92:	18e3      	adds	r3, r4, r3
 8001a94:	4463      	add	r3, ip
 8001a96:	025b      	lsls	r3, r3, #9
 8001a98:	0dd2      	lsrs	r2, r2, #23
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	9901      	ldr	r1, [sp, #4]
 8001a9e:	4692      	mov	sl, r2
 8001aa0:	027a      	lsls	r2, r7, #9
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	1e50      	subs	r0, r2, #1
 8001aa6:	4182      	sbcs	r2, r0
 8001aa8:	0dff      	lsrs	r7, r7, #23
 8001aaa:	4317      	orrs	r7, r2
 8001aac:	464a      	mov	r2, r9
 8001aae:	0252      	lsls	r2, r2, #9
 8001ab0:	4317      	orrs	r7, r2
 8001ab2:	46b8      	mov	r8, r7
 8001ab4:	01db      	lsls	r3, r3, #7
 8001ab6:	d500      	bpl.n	8001aba <__aeabi_dmul+0x336>
 8001ab8:	e6ed      	b.n	8001896 <__aeabi_dmul+0x112>
 8001aba:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <__aeabi_dmul+0x36c>)
 8001abc:	9a03      	ldr	r2, [sp, #12]
 8001abe:	445b      	add	r3, fp
 8001ac0:	4691      	mov	r9, r2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	dc00      	bgt.n	8001ac8 <__aeabi_dmul+0x344>
 8001ac6:	e0ac      	b.n	8001c22 <__aeabi_dmul+0x49e>
 8001ac8:	003a      	movs	r2, r7
 8001aca:	0752      	lsls	r2, r2, #29
 8001acc:	d100      	bne.n	8001ad0 <__aeabi_dmul+0x34c>
 8001ace:	e710      	b.n	80018f2 <__aeabi_dmul+0x16e>
 8001ad0:	220f      	movs	r2, #15
 8001ad2:	4658      	mov	r0, fp
 8001ad4:	403a      	ands	r2, r7
 8001ad6:	2a04      	cmp	r2, #4
 8001ad8:	d000      	beq.n	8001adc <__aeabi_dmul+0x358>
 8001ada:	e6f9      	b.n	80018d0 <__aeabi_dmul+0x14c>
 8001adc:	e709      	b.n	80018f2 <__aeabi_dmul+0x16e>
 8001ade:	46c0      	nop			@ (mov r8, r8)
 8001ae0:	000007ff 	.word	0x000007ff
 8001ae4:	fffffc01 	.word	0xfffffc01
 8001ae8:	feffffff 	.word	0xfeffffff
 8001aec:	000007fe 	.word	0x000007fe
 8001af0:	000003ff 	.word	0x000003ff
 8001af4:	0022      	movs	r2, r4
 8001af6:	4332      	orrs	r2, r6
 8001af8:	d06f      	beq.n	8001bda <__aeabi_dmul+0x456>
 8001afa:	2c00      	cmp	r4, #0
 8001afc:	d100      	bne.n	8001b00 <__aeabi_dmul+0x37c>
 8001afe:	e0c2      	b.n	8001c86 <__aeabi_dmul+0x502>
 8001b00:	0020      	movs	r0, r4
 8001b02:	f000 fa0f 	bl	8001f24 <__clzsi2>
 8001b06:	0002      	movs	r2, r0
 8001b08:	0003      	movs	r3, r0
 8001b0a:	3a0b      	subs	r2, #11
 8001b0c:	201d      	movs	r0, #29
 8001b0e:	1a82      	subs	r2, r0, r2
 8001b10:	0030      	movs	r0, r6
 8001b12:	0019      	movs	r1, r3
 8001b14:	40d0      	lsrs	r0, r2
 8001b16:	3908      	subs	r1, #8
 8001b18:	408c      	lsls	r4, r1
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	4322      	orrs	r2, r4
 8001b1e:	0034      	movs	r4, r6
 8001b20:	408c      	lsls	r4, r1
 8001b22:	4659      	mov	r1, fp
 8001b24:	1acb      	subs	r3, r1, r3
 8001b26:	4986      	ldr	r1, [pc, #536]	@ (8001d40 <__aeabi_dmul+0x5bc>)
 8001b28:	468b      	mov	fp, r1
 8001b2a:	449b      	add	fp, r3
 8001b2c:	2d0a      	cmp	r5, #10
 8001b2e:	dd00      	ble.n	8001b32 <__aeabi_dmul+0x3ae>
 8001b30:	e6a4      	b.n	800187c <__aeabi_dmul+0xf8>
 8001b32:	4649      	mov	r1, r9
 8001b34:	9b00      	ldr	r3, [sp, #0]
 8001b36:	9401      	str	r4, [sp, #4]
 8001b38:	4059      	eors	r1, r3
 8001b3a:	b2cb      	uxtb	r3, r1
 8001b3c:	0014      	movs	r4, r2
 8001b3e:	2000      	movs	r0, #0
 8001b40:	9303      	str	r3, [sp, #12]
 8001b42:	2d02      	cmp	r5, #2
 8001b44:	dd00      	ble.n	8001b48 <__aeabi_dmul+0x3c4>
 8001b46:	e667      	b.n	8001818 <__aeabi_dmul+0x94>
 8001b48:	e6fb      	b.n	8001942 <__aeabi_dmul+0x1be>
 8001b4a:	4653      	mov	r3, sl
 8001b4c:	4303      	orrs	r3, r0
 8001b4e:	4698      	mov	r8, r3
 8001b50:	d03c      	beq.n	8001bcc <__aeabi_dmul+0x448>
 8001b52:	4653      	mov	r3, sl
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d100      	bne.n	8001b5a <__aeabi_dmul+0x3d6>
 8001b58:	e0a3      	b.n	8001ca2 <__aeabi_dmul+0x51e>
 8001b5a:	4650      	mov	r0, sl
 8001b5c:	f000 f9e2 	bl	8001f24 <__clzsi2>
 8001b60:	230b      	movs	r3, #11
 8001b62:	425b      	negs	r3, r3
 8001b64:	469c      	mov	ip, r3
 8001b66:	0002      	movs	r2, r0
 8001b68:	4484      	add	ip, r0
 8001b6a:	0011      	movs	r1, r2
 8001b6c:	4650      	mov	r0, sl
 8001b6e:	3908      	subs	r1, #8
 8001b70:	4088      	lsls	r0, r1
 8001b72:	231d      	movs	r3, #29
 8001b74:	4680      	mov	r8, r0
 8001b76:	4660      	mov	r0, ip
 8001b78:	1a1b      	subs	r3, r3, r0
 8001b7a:	0020      	movs	r0, r4
 8001b7c:	40d8      	lsrs	r0, r3
 8001b7e:	0003      	movs	r3, r0
 8001b80:	4640      	mov	r0, r8
 8001b82:	4303      	orrs	r3, r0
 8001b84:	469a      	mov	sl, r3
 8001b86:	0023      	movs	r3, r4
 8001b88:	408b      	lsls	r3, r1
 8001b8a:	4698      	mov	r8, r3
 8001b8c:	4b6c      	ldr	r3, [pc, #432]	@ (8001d40 <__aeabi_dmul+0x5bc>)
 8001b8e:	2500      	movs	r5, #0
 8001b90:	1a9b      	subs	r3, r3, r2
 8001b92:	469b      	mov	fp, r3
 8001b94:	2300      	movs	r3, #0
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	e61a      	b.n	80017d0 <__aeabi_dmul+0x4c>
 8001b9a:	2d0f      	cmp	r5, #15
 8001b9c:	d000      	beq.n	8001ba0 <__aeabi_dmul+0x41c>
 8001b9e:	e0c9      	b.n	8001d34 <__aeabi_dmul+0x5b0>
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	4652      	mov	r2, sl
 8001ba4:	031b      	lsls	r3, r3, #12
 8001ba6:	421a      	tst	r2, r3
 8001ba8:	d002      	beq.n	8001bb0 <__aeabi_dmul+0x42c>
 8001baa:	421c      	tst	r4, r3
 8001bac:	d100      	bne.n	8001bb0 <__aeabi_dmul+0x42c>
 8001bae:	e092      	b.n	8001cd6 <__aeabi_dmul+0x552>
 8001bb0:	2480      	movs	r4, #128	@ 0x80
 8001bb2:	4653      	mov	r3, sl
 8001bb4:	0324      	lsls	r4, r4, #12
 8001bb6:	431c      	orrs	r4, r3
 8001bb8:	0324      	lsls	r4, r4, #12
 8001bba:	4642      	mov	r2, r8
 8001bbc:	0b24      	lsrs	r4, r4, #12
 8001bbe:	e63e      	b.n	800183e <__aeabi_dmul+0xba>
 8001bc0:	469b      	mov	fp, r3
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	4680      	mov	r8, r0
 8001bc6:	250c      	movs	r5, #12
 8001bc8:	9302      	str	r3, [sp, #8]
 8001bca:	e601      	b.n	80017d0 <__aeabi_dmul+0x4c>
 8001bcc:	2300      	movs	r3, #0
 8001bce:	469a      	mov	sl, r3
 8001bd0:	469b      	mov	fp, r3
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	2504      	movs	r5, #4
 8001bd6:	9302      	str	r3, [sp, #8]
 8001bd8:	e5fa      	b.n	80017d0 <__aeabi_dmul+0x4c>
 8001bda:	2101      	movs	r1, #1
 8001bdc:	430d      	orrs	r5, r1
 8001bde:	2d0a      	cmp	r5, #10
 8001be0:	dd00      	ble.n	8001be4 <__aeabi_dmul+0x460>
 8001be2:	e64b      	b.n	800187c <__aeabi_dmul+0xf8>
 8001be4:	4649      	mov	r1, r9
 8001be6:	9800      	ldr	r0, [sp, #0]
 8001be8:	4041      	eors	r1, r0
 8001bea:	b2c9      	uxtb	r1, r1
 8001bec:	9103      	str	r1, [sp, #12]
 8001bee:	2d02      	cmp	r5, #2
 8001bf0:	dc00      	bgt.n	8001bf4 <__aeabi_dmul+0x470>
 8001bf2:	e096      	b.n	8001d22 <__aeabi_dmul+0x59e>
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	2400      	movs	r4, #0
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	9301      	str	r3, [sp, #4]
 8001bfc:	e60c      	b.n	8001818 <__aeabi_dmul+0x94>
 8001bfe:	4649      	mov	r1, r9
 8001c00:	2302      	movs	r3, #2
 8001c02:	9a00      	ldr	r2, [sp, #0]
 8001c04:	432b      	orrs	r3, r5
 8001c06:	4051      	eors	r1, r2
 8001c08:	b2ca      	uxtb	r2, r1
 8001c0a:	9203      	str	r2, [sp, #12]
 8001c0c:	2b0a      	cmp	r3, #10
 8001c0e:	dd00      	ble.n	8001c12 <__aeabi_dmul+0x48e>
 8001c10:	e634      	b.n	800187c <__aeabi_dmul+0xf8>
 8001c12:	2d00      	cmp	r5, #0
 8001c14:	d157      	bne.n	8001cc6 <__aeabi_dmul+0x542>
 8001c16:	9b03      	ldr	r3, [sp, #12]
 8001c18:	4699      	mov	r9, r3
 8001c1a:	2400      	movs	r4, #0
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	4b49      	ldr	r3, [pc, #292]	@ (8001d44 <__aeabi_dmul+0x5c0>)
 8001c20:	e60e      	b.n	8001840 <__aeabi_dmul+0xbc>
 8001c22:	4658      	mov	r0, fp
 8001c24:	2101      	movs	r1, #1
 8001c26:	1ac9      	subs	r1, r1, r3
 8001c28:	2938      	cmp	r1, #56	@ 0x38
 8001c2a:	dd00      	ble.n	8001c2e <__aeabi_dmul+0x4aa>
 8001c2c:	e62f      	b.n	800188e <__aeabi_dmul+0x10a>
 8001c2e:	291f      	cmp	r1, #31
 8001c30:	dd56      	ble.n	8001ce0 <__aeabi_dmul+0x55c>
 8001c32:	221f      	movs	r2, #31
 8001c34:	4654      	mov	r4, sl
 8001c36:	4252      	negs	r2, r2
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	40dc      	lsrs	r4, r3
 8001c3c:	2920      	cmp	r1, #32
 8001c3e:	d007      	beq.n	8001c50 <__aeabi_dmul+0x4cc>
 8001c40:	4b41      	ldr	r3, [pc, #260]	@ (8001d48 <__aeabi_dmul+0x5c4>)
 8001c42:	4642      	mov	r2, r8
 8001c44:	469c      	mov	ip, r3
 8001c46:	4653      	mov	r3, sl
 8001c48:	4460      	add	r0, ip
 8001c4a:	4083      	lsls	r3, r0
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	4690      	mov	r8, r2
 8001c50:	4642      	mov	r2, r8
 8001c52:	2107      	movs	r1, #7
 8001c54:	1e53      	subs	r3, r2, #1
 8001c56:	419a      	sbcs	r2, r3
 8001c58:	000b      	movs	r3, r1
 8001c5a:	4322      	orrs	r2, r4
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2400      	movs	r4, #0
 8001c60:	4211      	tst	r1, r2
 8001c62:	d009      	beq.n	8001c78 <__aeabi_dmul+0x4f4>
 8001c64:	230f      	movs	r3, #15
 8001c66:	4013      	ands	r3, r2
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	d05d      	beq.n	8001d28 <__aeabi_dmul+0x5a4>
 8001c6c:	1d11      	adds	r1, r2, #4
 8001c6e:	4291      	cmp	r1, r2
 8001c70:	419b      	sbcs	r3, r3
 8001c72:	000a      	movs	r2, r1
 8001c74:	425b      	negs	r3, r3
 8001c76:	075b      	lsls	r3, r3, #29
 8001c78:	08d2      	lsrs	r2, r2, #3
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	e5df      	b.n	8001840 <__aeabi_dmul+0xbc>
 8001c80:	9b03      	ldr	r3, [sp, #12]
 8001c82:	4699      	mov	r9, r3
 8001c84:	e5fa      	b.n	800187c <__aeabi_dmul+0xf8>
 8001c86:	9801      	ldr	r0, [sp, #4]
 8001c88:	f000 f94c 	bl	8001f24 <__clzsi2>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	0003      	movs	r3, r0
 8001c90:	3215      	adds	r2, #21
 8001c92:	3320      	adds	r3, #32
 8001c94:	2a1c      	cmp	r2, #28
 8001c96:	dc00      	bgt.n	8001c9a <__aeabi_dmul+0x516>
 8001c98:	e738      	b.n	8001b0c <__aeabi_dmul+0x388>
 8001c9a:	9a01      	ldr	r2, [sp, #4]
 8001c9c:	3808      	subs	r0, #8
 8001c9e:	4082      	lsls	r2, r0
 8001ca0:	e73f      	b.n	8001b22 <__aeabi_dmul+0x39e>
 8001ca2:	f000 f93f 	bl	8001f24 <__clzsi2>
 8001ca6:	2315      	movs	r3, #21
 8001ca8:	469c      	mov	ip, r3
 8001caa:	4484      	add	ip, r0
 8001cac:	0002      	movs	r2, r0
 8001cae:	4663      	mov	r3, ip
 8001cb0:	3220      	adds	r2, #32
 8001cb2:	2b1c      	cmp	r3, #28
 8001cb4:	dc00      	bgt.n	8001cb8 <__aeabi_dmul+0x534>
 8001cb6:	e758      	b.n	8001b6a <__aeabi_dmul+0x3e6>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	4698      	mov	r8, r3
 8001cbc:	0023      	movs	r3, r4
 8001cbe:	3808      	subs	r0, #8
 8001cc0:	4083      	lsls	r3, r0
 8001cc2:	469a      	mov	sl, r3
 8001cc4:	e762      	b.n	8001b8c <__aeabi_dmul+0x408>
 8001cc6:	001d      	movs	r5, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2400      	movs	r4, #0
 8001ccc:	2002      	movs	r0, #2
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	e5a2      	b.n	8001818 <__aeabi_dmul+0x94>
 8001cd2:	9002      	str	r0, [sp, #8]
 8001cd4:	e632      	b.n	800193c <__aeabi_dmul+0x1b8>
 8001cd6:	431c      	orrs	r4, r3
 8001cd8:	9b00      	ldr	r3, [sp, #0]
 8001cda:	9a01      	ldr	r2, [sp, #4]
 8001cdc:	4699      	mov	r9, r3
 8001cde:	e5ae      	b.n	800183e <__aeabi_dmul+0xba>
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <__aeabi_dmul+0x5c8>)
 8001ce2:	4652      	mov	r2, sl
 8001ce4:	18c3      	adds	r3, r0, r3
 8001ce6:	4640      	mov	r0, r8
 8001ce8:	409a      	lsls	r2, r3
 8001cea:	40c8      	lsrs	r0, r1
 8001cec:	4302      	orrs	r2, r0
 8001cee:	4640      	mov	r0, r8
 8001cf0:	4098      	lsls	r0, r3
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	1e58      	subs	r0, r3, #1
 8001cf6:	4183      	sbcs	r3, r0
 8001cf8:	4654      	mov	r4, sl
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	40cc      	lsrs	r4, r1
 8001cfe:	0753      	lsls	r3, r2, #29
 8001d00:	d009      	beq.n	8001d16 <__aeabi_dmul+0x592>
 8001d02:	230f      	movs	r3, #15
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b04      	cmp	r3, #4
 8001d08:	d005      	beq.n	8001d16 <__aeabi_dmul+0x592>
 8001d0a:	1d13      	adds	r3, r2, #4
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	4192      	sbcs	r2, r2
 8001d10:	4252      	negs	r2, r2
 8001d12:	18a4      	adds	r4, r4, r2
 8001d14:	001a      	movs	r2, r3
 8001d16:	0223      	lsls	r3, r4, #8
 8001d18:	d508      	bpl.n	8001d2c <__aeabi_dmul+0x5a8>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	2400      	movs	r4, #0
 8001d1e:	2200      	movs	r2, #0
 8001d20:	e58e      	b.n	8001840 <__aeabi_dmul+0xbc>
 8001d22:	4689      	mov	r9, r1
 8001d24:	2400      	movs	r4, #0
 8001d26:	e58b      	b.n	8001840 <__aeabi_dmul+0xbc>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e7a5      	b.n	8001c78 <__aeabi_dmul+0x4f4>
 8001d2c:	0763      	lsls	r3, r4, #29
 8001d2e:	0264      	lsls	r4, r4, #9
 8001d30:	0b24      	lsrs	r4, r4, #12
 8001d32:	e7a1      	b.n	8001c78 <__aeabi_dmul+0x4f4>
 8001d34:	9b00      	ldr	r3, [sp, #0]
 8001d36:	46a2      	mov	sl, r4
 8001d38:	4699      	mov	r9, r3
 8001d3a:	9b01      	ldr	r3, [sp, #4]
 8001d3c:	4698      	mov	r8, r3
 8001d3e:	e737      	b.n	8001bb0 <__aeabi_dmul+0x42c>
 8001d40:	fffffc0d 	.word	0xfffffc0d
 8001d44:	000007ff 	.word	0x000007ff
 8001d48:	0000043e 	.word	0x0000043e
 8001d4c:	0000041e 	.word	0x0000041e

08001d50 <__aeabi_i2d>:
 8001d50:	b570      	push	{r4, r5, r6, lr}
 8001d52:	2800      	cmp	r0, #0
 8001d54:	d016      	beq.n	8001d84 <__aeabi_i2d+0x34>
 8001d56:	17c3      	asrs	r3, r0, #31
 8001d58:	18c5      	adds	r5, r0, r3
 8001d5a:	405d      	eors	r5, r3
 8001d5c:	0fc4      	lsrs	r4, r0, #31
 8001d5e:	0028      	movs	r0, r5
 8001d60:	f000 f8e0 	bl	8001f24 <__clzsi2>
 8001d64:	4b10      	ldr	r3, [pc, #64]	@ (8001da8 <__aeabi_i2d+0x58>)
 8001d66:	1a1b      	subs	r3, r3, r0
 8001d68:	055b      	lsls	r3, r3, #21
 8001d6a:	0d5b      	lsrs	r3, r3, #21
 8001d6c:	280a      	cmp	r0, #10
 8001d6e:	dc14      	bgt.n	8001d9a <__aeabi_i2d+0x4a>
 8001d70:	0002      	movs	r2, r0
 8001d72:	002e      	movs	r6, r5
 8001d74:	3215      	adds	r2, #21
 8001d76:	4096      	lsls	r6, r2
 8001d78:	220b      	movs	r2, #11
 8001d7a:	1a12      	subs	r2, r2, r0
 8001d7c:	40d5      	lsrs	r5, r2
 8001d7e:	032d      	lsls	r5, r5, #12
 8001d80:	0b2d      	lsrs	r5, r5, #12
 8001d82:	e003      	b.n	8001d8c <__aeabi_i2d+0x3c>
 8001d84:	2400      	movs	r4, #0
 8001d86:	2300      	movs	r3, #0
 8001d88:	2500      	movs	r5, #0
 8001d8a:	2600      	movs	r6, #0
 8001d8c:	051b      	lsls	r3, r3, #20
 8001d8e:	432b      	orrs	r3, r5
 8001d90:	07e4      	lsls	r4, r4, #31
 8001d92:	4323      	orrs	r3, r4
 8001d94:	0030      	movs	r0, r6
 8001d96:	0019      	movs	r1, r3
 8001d98:	bd70      	pop	{r4, r5, r6, pc}
 8001d9a:	380b      	subs	r0, #11
 8001d9c:	4085      	lsls	r5, r0
 8001d9e:	032d      	lsls	r5, r5, #12
 8001da0:	2600      	movs	r6, #0
 8001da2:	0b2d      	lsrs	r5, r5, #12
 8001da4:	e7f2      	b.n	8001d8c <__aeabi_i2d+0x3c>
 8001da6:	46c0      	nop			@ (mov r8, r8)
 8001da8:	0000041e 	.word	0x0000041e

08001dac <__aeabi_d2f>:
 8001dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dae:	004b      	lsls	r3, r1, #1
 8001db0:	030f      	lsls	r7, r1, #12
 8001db2:	0d5b      	lsrs	r3, r3, #21
 8001db4:	4c3a      	ldr	r4, [pc, #232]	@ (8001ea0 <__aeabi_d2f+0xf4>)
 8001db6:	0f45      	lsrs	r5, r0, #29
 8001db8:	b083      	sub	sp, #12
 8001dba:	0a7f      	lsrs	r7, r7, #9
 8001dbc:	1c5e      	adds	r6, r3, #1
 8001dbe:	432f      	orrs	r7, r5
 8001dc0:	9000      	str	r0, [sp, #0]
 8001dc2:	9101      	str	r1, [sp, #4]
 8001dc4:	0fca      	lsrs	r2, r1, #31
 8001dc6:	00c5      	lsls	r5, r0, #3
 8001dc8:	4226      	tst	r6, r4
 8001dca:	d00b      	beq.n	8001de4 <__aeabi_d2f+0x38>
 8001dcc:	4935      	ldr	r1, [pc, #212]	@ (8001ea4 <__aeabi_d2f+0xf8>)
 8001dce:	185c      	adds	r4, r3, r1
 8001dd0:	2cfe      	cmp	r4, #254	@ 0xfe
 8001dd2:	dd13      	ble.n	8001dfc <__aeabi_d2f+0x50>
 8001dd4:	20ff      	movs	r0, #255	@ 0xff
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	05c0      	lsls	r0, r0, #23
 8001dda:	4318      	orrs	r0, r3
 8001ddc:	07d2      	lsls	r2, r2, #31
 8001dde:	4310      	orrs	r0, r2
 8001de0:	b003      	add	sp, #12
 8001de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001de4:	433d      	orrs	r5, r7
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <__aeabi_d2f+0x42>
 8001dea:	2000      	movs	r0, #0
 8001dec:	e7f4      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001dee:	2d00      	cmp	r5, #0
 8001df0:	d0f0      	beq.n	8001dd4 <__aeabi_d2f+0x28>
 8001df2:	2380      	movs	r3, #128	@ 0x80
 8001df4:	03db      	lsls	r3, r3, #15
 8001df6:	20ff      	movs	r0, #255	@ 0xff
 8001df8:	433b      	orrs	r3, r7
 8001dfa:	e7ed      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001dfc:	2c00      	cmp	r4, #0
 8001dfe:	dd0c      	ble.n	8001e1a <__aeabi_d2f+0x6e>
 8001e00:	9b00      	ldr	r3, [sp, #0]
 8001e02:	00ff      	lsls	r7, r7, #3
 8001e04:	019b      	lsls	r3, r3, #6
 8001e06:	1e58      	subs	r0, r3, #1
 8001e08:	4183      	sbcs	r3, r0
 8001e0a:	0f69      	lsrs	r1, r5, #29
 8001e0c:	433b      	orrs	r3, r7
 8001e0e:	430b      	orrs	r3, r1
 8001e10:	0759      	lsls	r1, r3, #29
 8001e12:	d127      	bne.n	8001e64 <__aeabi_d2f+0xb8>
 8001e14:	08db      	lsrs	r3, r3, #3
 8001e16:	b2e0      	uxtb	r0, r4
 8001e18:	e7de      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001e1a:	0021      	movs	r1, r4
 8001e1c:	3117      	adds	r1, #23
 8001e1e:	db31      	blt.n	8001e84 <__aeabi_d2f+0xd8>
 8001e20:	2180      	movs	r1, #128	@ 0x80
 8001e22:	201e      	movs	r0, #30
 8001e24:	0409      	lsls	r1, r1, #16
 8001e26:	4339      	orrs	r1, r7
 8001e28:	1b00      	subs	r0, r0, r4
 8001e2a:	281f      	cmp	r0, #31
 8001e2c:	dd2d      	ble.n	8001e8a <__aeabi_d2f+0xde>
 8001e2e:	2602      	movs	r6, #2
 8001e30:	4276      	negs	r6, r6
 8001e32:	1b34      	subs	r4, r6, r4
 8001e34:	000e      	movs	r6, r1
 8001e36:	40e6      	lsrs	r6, r4
 8001e38:	0034      	movs	r4, r6
 8001e3a:	2820      	cmp	r0, #32
 8001e3c:	d004      	beq.n	8001e48 <__aeabi_d2f+0x9c>
 8001e3e:	481a      	ldr	r0, [pc, #104]	@ (8001ea8 <__aeabi_d2f+0xfc>)
 8001e40:	4684      	mov	ip, r0
 8001e42:	4463      	add	r3, ip
 8001e44:	4099      	lsls	r1, r3
 8001e46:	430d      	orrs	r5, r1
 8001e48:	002b      	movs	r3, r5
 8001e4a:	1e59      	subs	r1, r3, #1
 8001e4c:	418b      	sbcs	r3, r1
 8001e4e:	4323      	orrs	r3, r4
 8001e50:	0759      	lsls	r1, r3, #29
 8001e52:	d003      	beq.n	8001e5c <__aeabi_d2f+0xb0>
 8001e54:	210f      	movs	r1, #15
 8001e56:	4019      	ands	r1, r3
 8001e58:	2904      	cmp	r1, #4
 8001e5a:	d10b      	bne.n	8001e74 <__aeabi_d2f+0xc8>
 8001e5c:	019b      	lsls	r3, r3, #6
 8001e5e:	2000      	movs	r0, #0
 8001e60:	0a5b      	lsrs	r3, r3, #9
 8001e62:	e7b9      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001e64:	210f      	movs	r1, #15
 8001e66:	4019      	ands	r1, r3
 8001e68:	2904      	cmp	r1, #4
 8001e6a:	d104      	bne.n	8001e76 <__aeabi_d2f+0xca>
 8001e6c:	019b      	lsls	r3, r3, #6
 8001e6e:	0a5b      	lsrs	r3, r3, #9
 8001e70:	b2e0      	uxtb	r0, r4
 8001e72:	e7b1      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001e74:	2400      	movs	r4, #0
 8001e76:	3304      	adds	r3, #4
 8001e78:	0159      	lsls	r1, r3, #5
 8001e7a:	d5f7      	bpl.n	8001e6c <__aeabi_d2f+0xc0>
 8001e7c:	3401      	adds	r4, #1
 8001e7e:	2300      	movs	r3, #0
 8001e80:	b2e0      	uxtb	r0, r4
 8001e82:	e7a9      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001e84:	2000      	movs	r0, #0
 8001e86:	2300      	movs	r3, #0
 8001e88:	e7a6      	b.n	8001dd8 <__aeabi_d2f+0x2c>
 8001e8a:	4c08      	ldr	r4, [pc, #32]	@ (8001eac <__aeabi_d2f+0x100>)
 8001e8c:	191c      	adds	r4, r3, r4
 8001e8e:	002b      	movs	r3, r5
 8001e90:	40a5      	lsls	r5, r4
 8001e92:	40c3      	lsrs	r3, r0
 8001e94:	40a1      	lsls	r1, r4
 8001e96:	1e68      	subs	r0, r5, #1
 8001e98:	4185      	sbcs	r5, r0
 8001e9a:	4329      	orrs	r1, r5
 8001e9c:	430b      	orrs	r3, r1
 8001e9e:	e7d7      	b.n	8001e50 <__aeabi_d2f+0xa4>
 8001ea0:	000007fe 	.word	0x000007fe
 8001ea4:	fffffc80 	.word	0xfffffc80
 8001ea8:	fffffca2 	.word	0xfffffca2
 8001eac:	fffffc82 	.word	0xfffffc82

08001eb0 <__aeabi_cfrcmple>:
 8001eb0:	4684      	mov	ip, r0
 8001eb2:	0008      	movs	r0, r1
 8001eb4:	4661      	mov	r1, ip
 8001eb6:	e7ff      	b.n	8001eb8 <__aeabi_cfcmpeq>

08001eb8 <__aeabi_cfcmpeq>:
 8001eb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001eba:	f000 f8cd 	bl	8002058 <__lesf2>
 8001ebe:	2800      	cmp	r0, #0
 8001ec0:	d401      	bmi.n	8001ec6 <__aeabi_cfcmpeq+0xe>
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	42c8      	cmn	r0, r1
 8001ec6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001ec8 <__aeabi_fcmpeq>:
 8001ec8:	b510      	push	{r4, lr}
 8001eca:	f000 f855 	bl	8001f78 <__eqsf2>
 8001ece:	4240      	negs	r0, r0
 8001ed0:	3001      	adds	r0, #1
 8001ed2:	bd10      	pop	{r4, pc}

08001ed4 <__aeabi_fcmplt>:
 8001ed4:	b510      	push	{r4, lr}
 8001ed6:	f000 f8bf 	bl	8002058 <__lesf2>
 8001eda:	2800      	cmp	r0, #0
 8001edc:	db01      	blt.n	8001ee2 <__aeabi_fcmplt+0xe>
 8001ede:	2000      	movs	r0, #0
 8001ee0:	bd10      	pop	{r4, pc}
 8001ee2:	2001      	movs	r0, #1
 8001ee4:	bd10      	pop	{r4, pc}
 8001ee6:	46c0      	nop			@ (mov r8, r8)

08001ee8 <__aeabi_fcmple>:
 8001ee8:	b510      	push	{r4, lr}
 8001eea:	f000 f8b5 	bl	8002058 <__lesf2>
 8001eee:	2800      	cmp	r0, #0
 8001ef0:	dd01      	ble.n	8001ef6 <__aeabi_fcmple+0xe>
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	bd10      	pop	{r4, pc}
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	bd10      	pop	{r4, pc}
 8001efa:	46c0      	nop			@ (mov r8, r8)

08001efc <__aeabi_fcmpgt>:
 8001efc:	b510      	push	{r4, lr}
 8001efe:	f000 f863 	bl	8001fc8 <__gesf2>
 8001f02:	2800      	cmp	r0, #0
 8001f04:	dc01      	bgt.n	8001f0a <__aeabi_fcmpgt+0xe>
 8001f06:	2000      	movs	r0, #0
 8001f08:	bd10      	pop	{r4, pc}
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	bd10      	pop	{r4, pc}
 8001f0e:	46c0      	nop			@ (mov r8, r8)

08001f10 <__aeabi_fcmpge>:
 8001f10:	b510      	push	{r4, lr}
 8001f12:	f000 f859 	bl	8001fc8 <__gesf2>
 8001f16:	2800      	cmp	r0, #0
 8001f18:	da01      	bge.n	8001f1e <__aeabi_fcmpge+0xe>
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	bd10      	pop	{r4, pc}
 8001f1e:	2001      	movs	r0, #1
 8001f20:	bd10      	pop	{r4, pc}
 8001f22:	46c0      	nop			@ (mov r8, r8)

08001f24 <__clzsi2>:
 8001f24:	211c      	movs	r1, #28
 8001f26:	2301      	movs	r3, #1
 8001f28:	041b      	lsls	r3, r3, #16
 8001f2a:	4298      	cmp	r0, r3
 8001f2c:	d301      	bcc.n	8001f32 <__clzsi2+0xe>
 8001f2e:	0c00      	lsrs	r0, r0, #16
 8001f30:	3910      	subs	r1, #16
 8001f32:	0a1b      	lsrs	r3, r3, #8
 8001f34:	4298      	cmp	r0, r3
 8001f36:	d301      	bcc.n	8001f3c <__clzsi2+0x18>
 8001f38:	0a00      	lsrs	r0, r0, #8
 8001f3a:	3908      	subs	r1, #8
 8001f3c:	091b      	lsrs	r3, r3, #4
 8001f3e:	4298      	cmp	r0, r3
 8001f40:	d301      	bcc.n	8001f46 <__clzsi2+0x22>
 8001f42:	0900      	lsrs	r0, r0, #4
 8001f44:	3904      	subs	r1, #4
 8001f46:	a202      	add	r2, pc, #8	@ (adr r2, 8001f50 <__clzsi2+0x2c>)
 8001f48:	5c10      	ldrb	r0, [r2, r0]
 8001f4a:	1840      	adds	r0, r0, r1
 8001f4c:	4770      	bx	lr
 8001f4e:	46c0      	nop			@ (mov r8, r8)
 8001f50:	02020304 	.word	0x02020304
 8001f54:	01010101 	.word	0x01010101
	...

08001f60 <__clzdi2>:
 8001f60:	b510      	push	{r4, lr}
 8001f62:	2900      	cmp	r1, #0
 8001f64:	d103      	bne.n	8001f6e <__clzdi2+0xe>
 8001f66:	f7ff ffdd 	bl	8001f24 <__clzsi2>
 8001f6a:	3020      	adds	r0, #32
 8001f6c:	e002      	b.n	8001f74 <__clzdi2+0x14>
 8001f6e:	0008      	movs	r0, r1
 8001f70:	f7ff ffd8 	bl	8001f24 <__clzsi2>
 8001f74:	bd10      	pop	{r4, pc}
 8001f76:	46c0      	nop			@ (mov r8, r8)

08001f78 <__eqsf2>:
 8001f78:	b570      	push	{r4, r5, r6, lr}
 8001f7a:	0042      	lsls	r2, r0, #1
 8001f7c:	024e      	lsls	r6, r1, #9
 8001f7e:	004c      	lsls	r4, r1, #1
 8001f80:	0245      	lsls	r5, r0, #9
 8001f82:	0a6d      	lsrs	r5, r5, #9
 8001f84:	0e12      	lsrs	r2, r2, #24
 8001f86:	0fc3      	lsrs	r3, r0, #31
 8001f88:	0a76      	lsrs	r6, r6, #9
 8001f8a:	0e24      	lsrs	r4, r4, #24
 8001f8c:	0fc9      	lsrs	r1, r1, #31
 8001f8e:	2aff      	cmp	r2, #255	@ 0xff
 8001f90:	d010      	beq.n	8001fb4 <__eqsf2+0x3c>
 8001f92:	2cff      	cmp	r4, #255	@ 0xff
 8001f94:	d00c      	beq.n	8001fb0 <__eqsf2+0x38>
 8001f96:	2001      	movs	r0, #1
 8001f98:	42a2      	cmp	r2, r4
 8001f9a:	d10a      	bne.n	8001fb2 <__eqsf2+0x3a>
 8001f9c:	42b5      	cmp	r5, r6
 8001f9e:	d108      	bne.n	8001fb2 <__eqsf2+0x3a>
 8001fa0:	428b      	cmp	r3, r1
 8001fa2:	d00f      	beq.n	8001fc4 <__eqsf2+0x4c>
 8001fa4:	2a00      	cmp	r2, #0
 8001fa6:	d104      	bne.n	8001fb2 <__eqsf2+0x3a>
 8001fa8:	0028      	movs	r0, r5
 8001faa:	1e43      	subs	r3, r0, #1
 8001fac:	4198      	sbcs	r0, r3
 8001fae:	e000      	b.n	8001fb2 <__eqsf2+0x3a>
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	bd70      	pop	{r4, r5, r6, pc}
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	2cff      	cmp	r4, #255	@ 0xff
 8001fb8:	d1fb      	bne.n	8001fb2 <__eqsf2+0x3a>
 8001fba:	4335      	orrs	r5, r6
 8001fbc:	d1f9      	bne.n	8001fb2 <__eqsf2+0x3a>
 8001fbe:	404b      	eors	r3, r1
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	e7f6      	b.n	8001fb2 <__eqsf2+0x3a>
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	e7f4      	b.n	8001fb2 <__eqsf2+0x3a>

08001fc8 <__gesf2>:
 8001fc8:	b530      	push	{r4, r5, lr}
 8001fca:	0042      	lsls	r2, r0, #1
 8001fcc:	0244      	lsls	r4, r0, #9
 8001fce:	024d      	lsls	r5, r1, #9
 8001fd0:	0fc3      	lsrs	r3, r0, #31
 8001fd2:	0048      	lsls	r0, r1, #1
 8001fd4:	0a64      	lsrs	r4, r4, #9
 8001fd6:	0e12      	lsrs	r2, r2, #24
 8001fd8:	0a6d      	lsrs	r5, r5, #9
 8001fda:	0e00      	lsrs	r0, r0, #24
 8001fdc:	0fc9      	lsrs	r1, r1, #31
 8001fde:	2aff      	cmp	r2, #255	@ 0xff
 8001fe0:	d018      	beq.n	8002014 <__gesf2+0x4c>
 8001fe2:	28ff      	cmp	r0, #255	@ 0xff
 8001fe4:	d00a      	beq.n	8001ffc <__gesf2+0x34>
 8001fe6:	2a00      	cmp	r2, #0
 8001fe8:	d11e      	bne.n	8002028 <__gesf2+0x60>
 8001fea:	2800      	cmp	r0, #0
 8001fec:	d10a      	bne.n	8002004 <__gesf2+0x3c>
 8001fee:	2d00      	cmp	r5, #0
 8001ff0:	d029      	beq.n	8002046 <__gesf2+0x7e>
 8001ff2:	2c00      	cmp	r4, #0
 8001ff4:	d12d      	bne.n	8002052 <__gesf2+0x8a>
 8001ff6:	0048      	lsls	r0, r1, #1
 8001ff8:	3801      	subs	r0, #1
 8001ffa:	bd30      	pop	{r4, r5, pc}
 8001ffc:	2d00      	cmp	r5, #0
 8001ffe:	d125      	bne.n	800204c <__gesf2+0x84>
 8002000:	2a00      	cmp	r2, #0
 8002002:	d101      	bne.n	8002008 <__gesf2+0x40>
 8002004:	2c00      	cmp	r4, #0
 8002006:	d0f6      	beq.n	8001ff6 <__gesf2+0x2e>
 8002008:	428b      	cmp	r3, r1
 800200a:	d019      	beq.n	8002040 <__gesf2+0x78>
 800200c:	2001      	movs	r0, #1
 800200e:	425b      	negs	r3, r3
 8002010:	4318      	orrs	r0, r3
 8002012:	e7f2      	b.n	8001ffa <__gesf2+0x32>
 8002014:	2c00      	cmp	r4, #0
 8002016:	d119      	bne.n	800204c <__gesf2+0x84>
 8002018:	28ff      	cmp	r0, #255	@ 0xff
 800201a:	d1f7      	bne.n	800200c <__gesf2+0x44>
 800201c:	2d00      	cmp	r5, #0
 800201e:	d115      	bne.n	800204c <__gesf2+0x84>
 8002020:	2000      	movs	r0, #0
 8002022:	428b      	cmp	r3, r1
 8002024:	d1f2      	bne.n	800200c <__gesf2+0x44>
 8002026:	e7e8      	b.n	8001ffa <__gesf2+0x32>
 8002028:	2800      	cmp	r0, #0
 800202a:	d0ef      	beq.n	800200c <__gesf2+0x44>
 800202c:	428b      	cmp	r3, r1
 800202e:	d1ed      	bne.n	800200c <__gesf2+0x44>
 8002030:	4282      	cmp	r2, r0
 8002032:	dceb      	bgt.n	800200c <__gesf2+0x44>
 8002034:	db04      	blt.n	8002040 <__gesf2+0x78>
 8002036:	42ac      	cmp	r4, r5
 8002038:	d8e8      	bhi.n	800200c <__gesf2+0x44>
 800203a:	2000      	movs	r0, #0
 800203c:	42ac      	cmp	r4, r5
 800203e:	d2dc      	bcs.n	8001ffa <__gesf2+0x32>
 8002040:	0058      	lsls	r0, r3, #1
 8002042:	3801      	subs	r0, #1
 8002044:	e7d9      	b.n	8001ffa <__gesf2+0x32>
 8002046:	2c00      	cmp	r4, #0
 8002048:	d0d7      	beq.n	8001ffa <__gesf2+0x32>
 800204a:	e7df      	b.n	800200c <__gesf2+0x44>
 800204c:	2002      	movs	r0, #2
 800204e:	4240      	negs	r0, r0
 8002050:	e7d3      	b.n	8001ffa <__gesf2+0x32>
 8002052:	428b      	cmp	r3, r1
 8002054:	d1da      	bne.n	800200c <__gesf2+0x44>
 8002056:	e7ee      	b.n	8002036 <__gesf2+0x6e>

08002058 <__lesf2>:
 8002058:	b530      	push	{r4, r5, lr}
 800205a:	0042      	lsls	r2, r0, #1
 800205c:	0244      	lsls	r4, r0, #9
 800205e:	024d      	lsls	r5, r1, #9
 8002060:	0fc3      	lsrs	r3, r0, #31
 8002062:	0048      	lsls	r0, r1, #1
 8002064:	0a64      	lsrs	r4, r4, #9
 8002066:	0e12      	lsrs	r2, r2, #24
 8002068:	0a6d      	lsrs	r5, r5, #9
 800206a:	0e00      	lsrs	r0, r0, #24
 800206c:	0fc9      	lsrs	r1, r1, #31
 800206e:	2aff      	cmp	r2, #255	@ 0xff
 8002070:	d017      	beq.n	80020a2 <__lesf2+0x4a>
 8002072:	28ff      	cmp	r0, #255	@ 0xff
 8002074:	d00a      	beq.n	800208c <__lesf2+0x34>
 8002076:	2a00      	cmp	r2, #0
 8002078:	d11b      	bne.n	80020b2 <__lesf2+0x5a>
 800207a:	2800      	cmp	r0, #0
 800207c:	d10a      	bne.n	8002094 <__lesf2+0x3c>
 800207e:	2d00      	cmp	r5, #0
 8002080:	d01d      	beq.n	80020be <__lesf2+0x66>
 8002082:	2c00      	cmp	r4, #0
 8002084:	d12d      	bne.n	80020e2 <__lesf2+0x8a>
 8002086:	0048      	lsls	r0, r1, #1
 8002088:	3801      	subs	r0, #1
 800208a:	e011      	b.n	80020b0 <__lesf2+0x58>
 800208c:	2d00      	cmp	r5, #0
 800208e:	d10e      	bne.n	80020ae <__lesf2+0x56>
 8002090:	2a00      	cmp	r2, #0
 8002092:	d101      	bne.n	8002098 <__lesf2+0x40>
 8002094:	2c00      	cmp	r4, #0
 8002096:	d0f6      	beq.n	8002086 <__lesf2+0x2e>
 8002098:	428b      	cmp	r3, r1
 800209a:	d10c      	bne.n	80020b6 <__lesf2+0x5e>
 800209c:	0058      	lsls	r0, r3, #1
 800209e:	3801      	subs	r0, #1
 80020a0:	e006      	b.n	80020b0 <__lesf2+0x58>
 80020a2:	2c00      	cmp	r4, #0
 80020a4:	d103      	bne.n	80020ae <__lesf2+0x56>
 80020a6:	28ff      	cmp	r0, #255	@ 0xff
 80020a8:	d105      	bne.n	80020b6 <__lesf2+0x5e>
 80020aa:	2d00      	cmp	r5, #0
 80020ac:	d015      	beq.n	80020da <__lesf2+0x82>
 80020ae:	2002      	movs	r0, #2
 80020b0:	bd30      	pop	{r4, r5, pc}
 80020b2:	2800      	cmp	r0, #0
 80020b4:	d106      	bne.n	80020c4 <__lesf2+0x6c>
 80020b6:	2001      	movs	r0, #1
 80020b8:	425b      	negs	r3, r3
 80020ba:	4318      	orrs	r0, r3
 80020bc:	e7f8      	b.n	80020b0 <__lesf2+0x58>
 80020be:	2c00      	cmp	r4, #0
 80020c0:	d0f6      	beq.n	80020b0 <__lesf2+0x58>
 80020c2:	e7f8      	b.n	80020b6 <__lesf2+0x5e>
 80020c4:	428b      	cmp	r3, r1
 80020c6:	d1f6      	bne.n	80020b6 <__lesf2+0x5e>
 80020c8:	4282      	cmp	r2, r0
 80020ca:	dcf4      	bgt.n	80020b6 <__lesf2+0x5e>
 80020cc:	dbe6      	blt.n	800209c <__lesf2+0x44>
 80020ce:	42ac      	cmp	r4, r5
 80020d0:	d8f1      	bhi.n	80020b6 <__lesf2+0x5e>
 80020d2:	2000      	movs	r0, #0
 80020d4:	42ac      	cmp	r4, r5
 80020d6:	d2eb      	bcs.n	80020b0 <__lesf2+0x58>
 80020d8:	e7e0      	b.n	800209c <__lesf2+0x44>
 80020da:	2000      	movs	r0, #0
 80020dc:	428b      	cmp	r3, r1
 80020de:	d1ea      	bne.n	80020b6 <__lesf2+0x5e>
 80020e0:	e7e6      	b.n	80020b0 <__lesf2+0x58>
 80020e2:	428b      	cmp	r3, r1
 80020e4:	d1e7      	bne.n	80020b6 <__lesf2+0x5e>
 80020e6:	e7f2      	b.n	80020ce <__lesf2+0x76>

080020e8 <bitmap_set_bit>:
}

/*
 * Bitmap set a bit value
 */
void bitmap_set_bit(uint64_t *bitmap, int index) {
 80020e8:	b510      	push	{r4, lr}
 80020ea:	000a      	movs	r2, r1
 80020ec:	0004      	movs	r4, r0
	if(is_index_out_of_bound(index)) return;
 80020ee:	293f      	cmp	r1, #63	@ 0x3f
 80020f0:	d808      	bhi.n	8002104 <bitmap_set_bit+0x1c>
    *bitmap |= (1ULL << index);
 80020f2:	2001      	movs	r0, #1
 80020f4:	2100      	movs	r1, #0
 80020f6:	f7fe f9ab 	bl	8000450 <__aeabi_llsl>
 80020fa:	6823      	ldr	r3, [r4, #0]
 80020fc:	4318      	orrs	r0, r3
 80020fe:	6863      	ldr	r3, [r4, #4]
 8002100:	430b      	orrs	r3, r1
 8002102:	c409      	stmia	r4!, {r0, r3}
}
 8002104:	bd10      	pop	{r4, pc}

08002106 <bitmap_clear_bit>:

/*
 * Bitmap clear a bit value
 */
void bitmap_clear_bit(uint64_t *bitmap, int index) {
 8002106:	b510      	push	{r4, lr}
 8002108:	000a      	movs	r2, r1
 800210a:	0004      	movs	r4, r0
	if(is_index_out_of_bound(index)) return;
 800210c:	293f      	cmp	r1, #63	@ 0x3f
 800210e:	d808      	bhi.n	8002122 <bitmap_clear_bit+0x1c>
	*bitmap &= ~(1ULL << index);
 8002110:	2001      	movs	r0, #1
 8002112:	2100      	movs	r1, #0
 8002114:	f7fe f99c 	bl	8000450 <__aeabi_llsl>
 8002118:	6822      	ldr	r2, [r4, #0]
 800211a:	6863      	ldr	r3, [r4, #4]
 800211c:	4382      	bics	r2, r0
 800211e:	438b      	bics	r3, r1
 8002120:	c40c      	stmia	r4!, {r2, r3}
}
 8002122:	bd10      	pop	{r4, pc}

08002124 <bitmap_get_bit>:

/*
 * Bitmap get a bit value
 */
int bitmap_get_bit(uint64_t bitmap, int index) {
 8002124:	b510      	push	{r4, lr}
	if(is_index_out_of_bound(index)) return -1;
 8002126:	2a3f      	cmp	r2, #63	@ 0x3f
 8002128:	d804      	bhi.n	8002134 <bitmap_get_bit+0x10>
	return (bitmap >> index) & 1;
 800212a:	f7fe f985 	bl	8000438 <__aeabi_llsr>
 800212e:	2301      	movs	r3, #1
 8002130:	4018      	ands	r0, r3
}
 8002132:	bd10      	pop	{r4, pc}
	if(is_index_out_of_bound(index)) return -1;
 8002134:	2001      	movs	r0, #1
 8002136:	4240      	negs	r0, r0
 8002138:	e7fb      	b.n	8002132 <bitmap_get_bit+0xe>

0800213a <cb_sq_to_str>:
 *  @param idx  Index 0..63.
 *  @param file [out] Reçoit 0..7 (A..H).
 *  @param rank [out] Reçoit 0..7 (1..8).
 */
static inline void cb_idx_to_coords(uint8_t idx, uint8_t* file, uint8_t* rank){
    *file = (uint8_t)(idx % 8u);
 800213a:	2307      	movs	r3, #7
 800213c:	4003      	ands	r3, r0
 *  @param idx Index 0..63.
 *  @param out Buffer de 3 chars min. (ex: "E2\0").
 */
static inline void cb_sq_to_str(uint8_t idx, char out[3]){
    uint8_t f,r; cb_idx_to_coords(idx,&f,&r);
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 800213e:	3341      	adds	r3, #65	@ 0x41
 8002140:	700b      	strb	r3, [r1, #0]
 8002142:	2300      	movs	r3, #0
    *rank = (uint8_t)(idx / 8u);
 8002144:	08c0      	lsrs	r0, r0, #3
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8002146:	3031      	adds	r0, #49	@ 0x31
 8002148:	7048      	strb	r0, [r1, #1]
 800214a:	708b      	strb	r3, [r1, #2]
}
 800214c:	4770      	bx	lr

0800214e <parse_u8>:
    if(n<3) return false; if(!(s[0]=='0' && (s[1]=='x'||s[1]=='X'))) return false;
    for(size_t i=2;i<n;i++){ char c=s[i];
        if(!((c>='0'&&c<='9')||(c>='a'&&c<='f')||(c>='A'&&c<='F'))) return false; }
    return true; }

static bool parse_u8(const char* t, uint8_t* v){ if(!t||!v) return false;
 800214e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002150:	0004      	movs	r4, r0
 8002152:	000d      	movs	r5, r1
 8002154:	2800      	cmp	r0, #0
 8002156:	d101      	bne.n	800215c <parse_u8+0xe>
 8002158:	2000      	movs	r0, #0
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
    if(x>255UL) return false; *v=(uint8_t)x; return true; }
 800215a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
 800215c:	2300      	movs	r3, #0
 800215e:	220a      	movs	r2, #10
 8002160:	a901      	add	r1, sp, #4
 8002162:	9301      	str	r3, [sp, #4]
 8002164:	f004 f836 	bl	80061d4 <strtoul>
 8002168:	9b01      	ldr	r3, [sp, #4]
 800216a:	42a3      	cmp	r3, r4
 800216c:	d0f4      	beq.n	8002158 <parse_u8+0xa>
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f1      	bne.n	8002158 <parse_u8+0xa>
    if(x>255UL) return false; *v=(uint8_t)x; return true; }
 8002174:	28ff      	cmp	r0, #255	@ 0xff
 8002176:	d8ef      	bhi.n	8002158 <parse_u8+0xa>
 8002178:	7028      	strb	r0, [r5, #0]
 800217a:	2001      	movs	r0, #1
 800217c:	e7ed      	b.n	800215a <parse_u8+0xc>

0800217e <s_write>:
static size_t s_write(char* out, size_t cap, const char* fmt, ...){
 800217e:	b40c      	push	{r2, r3}
 8002180:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002182:	0005      	movs	r5, r0
 8002184:	1e0c      	subs	r4, r1, #0
    if(cap==0) return 0;
 8002186:	d104      	bne.n	8002192 <s_write+0x14>
 8002188:	2000      	movs	r0, #0
}
 800218a:	bc3e      	pop	{r1, r2, r3, r4, r5}
 800218c:	bc08      	pop	{r3}
 800218e:	b002      	add	sp, #8
 8002190:	4718      	bx	r3
    va_list ap; va_start(ap, fmt);
 8002192:	ab07      	add	r3, sp, #28
    int n = vsnprintf(out, cap, fmt, ap);
 8002194:	9a06      	ldr	r2, [sp, #24]
    va_list ap; va_start(ap, fmt);
 8002196:	9301      	str	r3, [sp, #4]
    int n = vsnprintf(out, cap, fmt, ap);
 8002198:	f004 f938 	bl	800640c <vsniprintf>
    if(n<0) return 0; // encoding error
 800219c:	2800      	cmp	r0, #0
 800219e:	dbf3      	blt.n	8002188 <s_write+0xa>
    if((size_t)n >= cap){ // truncated
 80021a0:	42a0      	cmp	r0, r4
 80021a2:	d3f2      	bcc.n	800218a <s_write+0xc>
        out[cap-1] = '\0';
 80021a4:	2300      	movs	r3, #0
 80021a6:	1e60      	subs	r0, r4, #1
 80021a8:	542b      	strb	r3, [r5, r0]
        return cap-1;
 80021aa:	e7ee      	b.n	800218a <s_write+0xc>

080021ac <convert_reed_index_to_led_index>:
	if((reed_index / 8) % 2 == 0) {
 80021ac:	08c3      	lsrs	r3, r0, #3
 80021ae:	0702      	lsls	r2, r0, #28
 80021b0:	d503      	bpl.n	80021ba <convert_reed_index_to_led_index+0xe>
		return (16 * (uint8_t)(reed_index / 8)) + 7 - reed_index;
 80021b2:	011b      	lsls	r3, r3, #4
 80021b4:	1a1b      	subs	r3, r3, r0
 80021b6:	3307      	adds	r3, #7
 80021b8:	b2d8      	uxtb	r0, r3
}
 80021ba:	4770      	bx	lr

080021bc <cb_sq_from_str>:
/** @brief Parse une chaîne de 2 caractères (ex: "E2") en index 0..63.
 *  @param s Chaîne "A1".."H8" (insensible à la casse pour la lettre).
 *  @param out_idx [out] Reçoit l'index 0..63 si succès.
 *  @return true si parsing réussi, false sinon.
 */
bool cb_sq_from_str(const char* s, uint8_t* out_idx){
 80021bc:	b570      	push	{r4, r5, r6, lr}
 80021be:	0003      	movs	r3, r0
 80021c0:	000c      	movs	r4, r1
    if(!s || !out_idx) return false;
 80021c2:	2800      	cmp	r0, #0
 80021c4:	d021      	beq.n	800220a <cb_sq_from_str+0x4e>
 80021c6:	1e08      	subs	r0, r1, #0
 80021c8:	d01f      	beq.n	800220a <cb_sq_from_str+0x4e>
    char c0 = s[0]; char c1 = s[1];
 80021ca:	7819      	ldrb	r1, [r3, #0]
    if(!s || !out_idx) return false;
 80021cc:	1e08      	subs	r0, r1, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 80021ce:	d01c      	beq.n	800220a <cb_sq_from_str+0x4e>
    char c0 = s[0]; char c1 = s[1];
 80021d0:	785a      	ldrb	r2, [r3, #1]
    if(!s || !out_idx) return false;
 80021d2:	1e10      	subs	r0, r2, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 80021d4:	d019      	beq.n	800220a <cb_sq_from_str+0x4e>
    if(!s || !out_idx) return false;
 80021d6:	2000      	movs	r0, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 80021d8:	789d      	ldrb	r5, [r3, #2]
 80021da:	4285      	cmp	r5, r0
 80021dc:	d115      	bne.n	800220a <cb_sq_from_str+0x4e>
    if(c0>='a'&&c0<='h') c0 = (char)(c0 - 'a' + 'A');
 80021de:	000b      	movs	r3, r1
 80021e0:	3b61      	subs	r3, #97	@ 0x61
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2b07      	cmp	r3, #7
 80021e6:	d904      	bls.n	80021f2 <cb_sq_from_str+0x36>
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 80021e8:	3941      	subs	r1, #65	@ 0x41
 80021ea:	b2cb      	uxtb	r3, r1
    if(!s || !out_idx) return false;
 80021ec:	0028      	movs	r0, r5
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 80021ee:	2b07      	cmp	r3, #7
 80021f0:	d80b      	bhi.n	800220a <cb_sq_from_str+0x4e>
 80021f2:	3a31      	subs	r2, #49	@ 0x31
 80021f4:	b2d2      	uxtb	r2, r2
    if(!s || !out_idx) return false;
 80021f6:	2000      	movs	r0, #0
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 80021f8:	2a07      	cmp	r2, #7
 80021fa:	d806      	bhi.n	800220a <cb_sq_from_str+0x4e>
    return (uint8_t)(rank*8u + file);
 80021fc:	00d2      	lsls	r2, r2, #3
 80021fe:	1898      	adds	r0, r3, r2
    uint8_t file = (uint8_t)(c0 - 'A');
    uint8_t rank = (uint8_t)(c1 - '1');
    *out_idx = cb_coords_to_idx(file, rank);
    *out_idx = convert_reed_index_to_led_index(*out_idx);
 8002200:	b2c0      	uxtb	r0, r0
 8002202:	f7ff ffd3 	bl	80021ac <convert_reed_index_to_led_index>
 8002206:	7020      	strb	r0, [r4, #0]
    return true;
 8002208:	2001      	movs	r0, #1
}
 800220a:	bd70      	pop	{r4, r5, r6, pc}

0800220c <cb_parse_cmd>:

bool cb_parse_cmd(const char* line_in, cb_cmd_t* out){
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220e:	0007      	movs	r7, r0
 8002210:	000c      	movs	r4, r1
 8002212:	b09d      	sub	sp, #116	@ 0x74
    if(!line_in || !out) return false;
 8002214:	2800      	cmp	r0, #0
 8002216:	d05d      	beq.n	80022d4 <cb_parse_cmd+0xc8>
 8002218:	2900      	cmp	r1, #0
 800221a:	d05b      	beq.n	80022d4 <cb_parse_cmd+0xc8>
    memset(out, 0, sizeof(*out));
 800221c:	1c48      	adds	r0, r1, #1
 800221e:	2297      	movs	r2, #151	@ 0x97
 8002220:	2100      	movs	r1, #0
 8002222:	f004 f911 	bl	8006448 <memset>
    out->type = CB_CMD_UNKNOWN;
 8002226:	231f      	movs	r3, #31
 8002228:	7023      	strb	r3, [r4, #0]

    // Doit commencer par ':'
    if(line_in[0] != ':') return false;
 800222a:	783b      	ldrb	r3, [r7, #0]
 800222c:	2b3a      	cmp	r3, #58	@ 0x3a
 800222e:	d151      	bne.n	80022d4 <cb_parse_cmd+0xc8>

    // Copie mutable
    size_t L = strnlen(line_in, CB_MAX_LINE);
 8002230:	2120      	movs	r1, #32
 8002232:	0038      	movs	r0, r7
 8002234:	f004 f932 	bl	800649c <strnlen>
 8002238:	0006      	movs	r6, r0
    if(L >= sizeof(out->_scratch)) L = sizeof(out->_scratch)-1;
 800223a:	2821      	cmp	r0, #33	@ 0x21
 800223c:	d900      	bls.n	8002240 <cb_parse_cmd+0x34>
 800223e:	2621      	movs	r6, #33	@ 0x21
    memcpy(out->_scratch, line_in, L);
 8002240:	0025      	movs	r5, r4
 8002242:	3570      	adds	r5, #112	@ 0x70
 8002244:	0032      	movs	r2, r6
 8002246:	0039      	movs	r1, r7
 8002248:	0028      	movs	r0, r5
 800224a:	f004 f95f 	bl	800650c <memcpy>
    out->_scratch[L] = '\0';
 800224e:	2300      	movs	r3, #0
    while(*p && isspace((unsigned char)*p)) p++;
 8002250:	2208      	movs	r2, #8
    out->_scratch[L] = '\0';
 8002252:	19a6      	adds	r6, r4, r6
 8002254:	3670      	adds	r6, #112	@ 0x70
    while(*p && isspace((unsigned char)*p)) p++;
 8002256:	48b9      	ldr	r0, [pc, #740]	@ (800253c <cb_parse_cmd+0x330>)
    out->_scratch[L] = '\0';
 8002258:	7033      	strb	r3, [r6, #0]
    while(*p && isspace((unsigned char)*p)) p++;
 800225a:	782b      	ldrb	r3, [r5, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d004      	beq.n	800226a <cb_parse_cmd+0x5e>
 8002260:	5cc1      	ldrb	r1, [r0, r3]
 8002262:	000b      	movs	r3, r1
 8002264:	4013      	ands	r3, r2
 8002266:	4211      	tst	r1, r2
 8002268:	d116      	bne.n	8002298 <cb_parse_cmd+0x8c>
        while(*p && !isspace((unsigned char)*p)) p++;
 800226a:	2108      	movs	r1, #8
 800226c:	4ab3      	ldr	r2, [pc, #716]	@ (800253c <cb_parse_cmd+0x330>)
    while(*p && n<max_out){
 800226e:	7828      	ldrb	r0, [r5, #0]
 8002270:	2800      	cmp	r0, #0
 8002272:	d02d      	beq.n	80022d0 <cb_parse_cmd+0xc4>
 8002274:	2b18      	cmp	r3, #24
 8002276:	d111      	bne.n	800229c <cb_parse_cmd+0x90>
 8002278:	001e      	movs	r6, r3
    char* tok[CB_MAX_TOKENS];
    int nt = split_tokens_ro(out->_scratch, tok, CB_MAX_TOKENS);
    if(nt <= 0) return false;

    // tok[0] commence par ':'
    const char* T0 = tok[0] + 1;
 800227a:	9d04      	ldr	r5, [sp, #16]

    // --- Groupe simple ---
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 800227c:	49b0      	ldr	r1, [pc, #704]	@ (8002540 <cb_parse_cmd+0x334>)
    const char* T0 = tok[0] + 1;
 800227e:	3501      	adds	r5, #1
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 8002280:	0028      	movs	r0, r5
 8002282:	f7fd ff3d 	bl	8000100 <strcmp>
 8002286:	2800      	cmp	r0, #0
 8002288:	d126      	bne.n	80022d8 <cb_parse_cmd+0xcc>
 800228a:	2e01      	cmp	r6, #1
 800228c:	d124      	bne.n	80022d8 <cb_parse_cmd+0xcc>
 800228e:	7026      	strb	r6, [r4, #0]
 8002290:	2501      	movs	r5, #1
        out->u.cfg_set_kv.n_pairs = cnt;
        return cnt>0;
    }

    return false;
}
 8002292:	0028      	movs	r0, r5
 8002294:	b01d      	add	sp, #116	@ 0x74
 8002296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(*p && isspace((unsigned char)*p)) p++;
 8002298:	3501      	adds	r5, #1
 800229a:	e7de      	b.n	800225a <cb_parse_cmd+0x4e>
        out[n++] = p;
 800229c:	1c5e      	adds	r6, r3, #1
 800229e:	a804      	add	r0, sp, #16
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	501d      	str	r5, [r3, r0]
        while(*p && !isspace((unsigned char)*p)) p++;
 80022a4:	782b      	ldrb	r3, [r5, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0e7      	beq.n	800227a <cb_parse_cmd+0x6e>
 80022aa:	5cd0      	ldrb	r0, [r2, r3]
 80022ac:	1c6b      	adds	r3, r5, #1
 80022ae:	4208      	tst	r0, r1
 80022b0:	d00a      	beq.n	80022c8 <cb_parse_cmd+0xbc>
        *p++ = '\0';
 80022b2:	2000      	movs	r0, #0
 80022b4:	7028      	strb	r0, [r5, #0]
 80022b6:	001d      	movs	r5, r3
        while(*p && isspace((unsigned char)*p)) p++;
 80022b8:	782b      	ldrb	r3, [r5, #0]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <cb_parse_cmd+0xb8>
 80022be:	5cd3      	ldrb	r3, [r2, r3]
 80022c0:	420b      	tst	r3, r1
 80022c2:	d103      	bne.n	80022cc <cb_parse_cmd+0xc0>
        *p++ = '\0';
 80022c4:	0033      	movs	r3, r6
 80022c6:	e7d2      	b.n	800226e <cb_parse_cmd+0x62>
        while(*p && !isspace((unsigned char)*p)) p++;
 80022c8:	001d      	movs	r5, r3
 80022ca:	e7eb      	b.n	80022a4 <cb_parse_cmd+0x98>
        while(*p && isspace((unsigned char)*p)) p++;
 80022cc:	3501      	adds	r5, #1
 80022ce:	e7f3      	b.n	80022b8 <cb_parse_cmd+0xac>
 80022d0:	1e1e      	subs	r6, r3, #0
    if(nt <= 0) return false;
 80022d2:	d1d2      	bne.n	800227a <cb_parse_cmd+0x6e>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 80022d4:	2500      	movs	r5, #0
 80022d6:	e7dc      	b.n	8002292 <cb_parse_cmd+0x86>
    if(strcmp(T0,"VER?")==0 && nt==1){ out->type=CB_CMD_VER_Q; return true; }
 80022d8:	0028      	movs	r0, r5
 80022da:	499a      	ldr	r1, [pc, #616]	@ (8002544 <cb_parse_cmd+0x338>)
 80022dc:	f7fd ff10 	bl	8000100 <strcmp>
 80022e0:	2800      	cmp	r0, #0
 80022e2:	d104      	bne.n	80022ee <cb_parse_cmd+0xe2>
 80022e4:	2e01      	cmp	r6, #1
 80022e6:	d102      	bne.n	80022ee <cb_parse_cmd+0xe2>
 80022e8:	2302      	movs	r3, #2
 80022ea:	7023      	strb	r3, [r4, #0]
 80022ec:	e7d0      	b.n	8002290 <cb_parse_cmd+0x84>
    if(strcmp(T0,"TIME?")==0 && nt==1){ out->type=CB_CMD_TIME_Q; return true; }
 80022ee:	0028      	movs	r0, r5
 80022f0:	4995      	ldr	r1, [pc, #596]	@ (8002548 <cb_parse_cmd+0x33c>)
 80022f2:	f7fd ff05 	bl	8000100 <strcmp>
 80022f6:	2800      	cmp	r0, #0
 80022f8:	d102      	bne.n	8002300 <cb_parse_cmd+0xf4>
 80022fa:	2303      	movs	r3, #3
 80022fc:	2e01      	cmp	r6, #1
 80022fe:	d0f4      	beq.n	80022ea <cb_parse_cmd+0xde>
    if(strcmp(T0,"RST")==0 && nt==1){ out->type=CB_CMD_RST; return true; }
 8002300:	0028      	movs	r0, r5
 8002302:	4992      	ldr	r1, [pc, #584]	@ (800254c <cb_parse_cmd+0x340>)
 8002304:	f7fd fefc 	bl	8000100 <strcmp>
 8002308:	2800      	cmp	r0, #0
 800230a:	d102      	bne.n	8002312 <cb_parse_cmd+0x106>
 800230c:	2304      	movs	r3, #4
 800230e:	2e01      	cmp	r6, #1
 8002310:	d0eb      	beq.n	80022ea <cb_parse_cmd+0xde>
    if(strcmp(T0,"SAVE")==0 && nt==1){ out->type=CB_CMD_SAVE; return true; }
 8002312:	0028      	movs	r0, r5
 8002314:	498e      	ldr	r1, [pc, #568]	@ (8002550 <cb_parse_cmd+0x344>)
 8002316:	f7fd fef3 	bl	8000100 <strcmp>
 800231a:	2800      	cmp	r0, #0
 800231c:	d102      	bne.n	8002324 <cb_parse_cmd+0x118>
 800231e:	2305      	movs	r3, #5
 8002320:	2e01      	cmp	r6, #1
 8002322:	d0e2      	beq.n	80022ea <cb_parse_cmd+0xde>
    if(strcmp(T0,"STREAM")==0 && nt==2){
 8002324:	0028      	movs	r0, r5
 8002326:	498b      	ldr	r1, [pc, #556]	@ (8002554 <cb_parse_cmd+0x348>)
 8002328:	f7fd feea 	bl	8000100 <strcmp>
 800232c:	2800      	cmp	r0, #0
 800232e:	d116      	bne.n	800235e <cb_parse_cmd+0x152>
 8002330:	2e02      	cmp	r6, #2
 8002332:	d114      	bne.n	800235e <cb_parse_cmd+0x152>
        bool on=false; if(!parse_bool_onoff(tok[1], &on)) return false;
 8002334:	9d05      	ldr	r5, [sp, #20]
    if(!t||!v) return false;
 8002336:	2d00      	cmp	r5, #0
 8002338:	d0cc      	beq.n	80022d4 <cb_parse_cmd+0xc8>
    if(strcmp(t,"ON")==0){*v=true; return true;}
 800233a:	0028      	movs	r0, r5
 800233c:	4986      	ldr	r1, [pc, #536]	@ (8002558 <cb_parse_cmd+0x34c>)
 800233e:	f7fd fedf 	bl	8000100 <strcmp>
 8002342:	2800      	cmp	r0, #0
 8002344:	d009      	beq.n	800235a <cb_parse_cmd+0x14e>
    if(strcmp(t,"OFF")==0){*v=false; return true;}
 8002346:	0028      	movs	r0, r5
 8002348:	4984      	ldr	r1, [pc, #528]	@ (800255c <cb_parse_cmd+0x350>)
 800234a:	f7fd fed9 	bl	8000100 <strcmp>
 800234e:	2800      	cmp	r0, #0
 8002350:	d1c0      	bne.n	80022d4 <cb_parse_cmd+0xc8>
        out->type = CB_CMD_STREAM; out->u.stream.on = on; return true;
 8002352:	2306      	movs	r3, #6
 8002354:	7220      	strb	r0, [r4, #8]
 8002356:	7023      	strb	r3, [r4, #0]
 8002358:	e79a      	b.n	8002290 <cb_parse_cmd+0x84>
    if(strcmp(t,"ON")==0){*v=true; return true;}
 800235a:	2001      	movs	r0, #1
 800235c:	e7f9      	b.n	8002352 <cb_parse_cmd+0x146>
    if(strcmp(T0,"READ")==0 && nt>=2){
 800235e:	0028      	movs	r0, r5
 8002360:	497f      	ldr	r1, [pc, #508]	@ (8002560 <cb_parse_cmd+0x354>)
 8002362:	f7fd fecd 	bl	8000100 <strcmp>
 8002366:	2800      	cmp	r0, #0
 8002368:	d120      	bne.n	80023ac <cb_parse_cmd+0x1a0>
 800236a:	2e01      	cmp	r6, #1
 800236c:	d01e      	beq.n	80023ac <cb_parse_cmd+0x1a0>
        if(strcmp(tok[1],"ALL")==0 && nt==2){ out->type=CB_CMD_READ_ALL; return true; }
 800236e:	9d05      	ldr	r5, [sp, #20]
 8002370:	497c      	ldr	r1, [pc, #496]	@ (8002564 <cb_parse_cmd+0x358>)
 8002372:	0028      	movs	r0, r5
 8002374:	f7fd fec4 	bl	8000100 <strcmp>
 8002378:	2800      	cmp	r0, #0
 800237a:	d102      	bne.n	8002382 <cb_parse_cmd+0x176>
 800237c:	2307      	movs	r3, #7
 800237e:	2e02      	cmp	r6, #2
 8002380:	d0b3      	beq.n	80022ea <cb_parse_cmd+0xde>
        if(strcmp(tok[1],"SQ")==0 && nt==3){
 8002382:	0028      	movs	r0, r5
 8002384:	4978      	ldr	r1, [pc, #480]	@ (8002568 <cb_parse_cmd+0x35c>)
 8002386:	f7fd febb 	bl	8000100 <strcmp>
 800238a:	2800      	cmp	r0, #0
 800238c:	d1a2      	bne.n	80022d4 <cb_parse_cmd+0xc8>
 800238e:	2e03      	cmp	r6, #3
 8002390:	d1a0      	bne.n	80022d4 <cb_parse_cmd+0xc8>
            uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 8002392:	ae03      	add	r6, sp, #12
 8002394:	0031      	movs	r1, r6
 8002396:	9806      	ldr	r0, [sp, #24]
 8002398:	f7ff ff10 	bl	80021bc <cb_sq_from_str>
            out->type=CB_CMD_READ_SQ; out->u.read_sq.idx=idx; return true;
 800239c:	2308      	movs	r3, #8
            uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 800239e:	1e05      	subs	r5, r0, #0
 80023a0:	d100      	bne.n	80023a4 <cb_parse_cmd+0x198>
 80023a2:	e776      	b.n	8002292 <cb_parse_cmd+0x86>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 80023a4:	7023      	strb	r3, [r4, #0]
 80023a6:	7833      	ldrb	r3, [r6, #0]
 80023a8:	7223      	strb	r3, [r4, #8]
 80023aa:	e772      	b.n	8002292 <cb_parse_cmd+0x86>
    if(strcmp(T0,"LED")==0 && nt>=2){
 80023ac:	0028      	movs	r0, r5
 80023ae:	496f      	ldr	r1, [pc, #444]	@ (800256c <cb_parse_cmd+0x360>)
 80023b0:	f7fd fea6 	bl	8000100 <strcmp>
 80023b4:	2800      	cmp	r0, #0
 80023b6:	d000      	beq.n	80023ba <cb_parse_cmd+0x1ae>
 80023b8:	e19f      	b.n	80026fa <cb_parse_cmd+0x4ee>
 80023ba:	2e01      	cmp	r6, #1
 80023bc:	d100      	bne.n	80023c0 <cb_parse_cmd+0x1b4>
 80023be:	e19c      	b.n	80026fa <cb_parse_cmd+0x4ee>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 80023c0:	9d05      	ldr	r5, [sp, #20]
 80023c2:	496b      	ldr	r1, [pc, #428]	@ (8002570 <cb_parse_cmd+0x364>)
 80023c4:	0028      	movs	r0, r5
 80023c6:	f7fd fe9b 	bl	8000100 <strcmp>
 80023ca:	2800      	cmp	r0, #0
 80023cc:	d12f      	bne.n	800242e <cb_parse_cmd+0x222>
 80023ce:	2e06      	cmp	r6, #6
 80023d0:	d12d      	bne.n	800242e <cb_parse_cmd+0x222>
            if(!cb_sq_from_str(tok[2], &idx)) return false;
 80023d2:	ab02      	add	r3, sp, #8
 80023d4:	1c5f      	adds	r7, r3, #1
 80023d6:	0039      	movs	r1, r7
 80023d8:	9806      	ldr	r0, [sp, #24]
 80023da:	f7ff feef 	bl	80021bc <cb_sq_from_str>
 80023de:	2800      	cmp	r0, #0
 80023e0:	d100      	bne.n	80023e4 <cb_parse_cmd+0x1d8>
 80023e2:	e777      	b.n	80022d4 <cb_parse_cmd+0xc8>
            if(!parse_u8(tok[3], &r) || !parse_u8(tok[4], &g) || !parse_u8(tok[5], &b)) return false;
 80023e4:	ab02      	add	r3, sp, #8
 80023e6:	1c9e      	adds	r6, r3, #2
 80023e8:	0031      	movs	r1, r6
 80023ea:	9807      	ldr	r0, [sp, #28]
 80023ec:	f7ff feaf 	bl	800214e <parse_u8>
 80023f0:	2800      	cmp	r0, #0
 80023f2:	d100      	bne.n	80023f6 <cb_parse_cmd+0x1ea>
 80023f4:	e76e      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80023f6:	ab02      	add	r3, sp, #8
 80023f8:	9808      	ldr	r0, [sp, #32]
 80023fa:	1cd9      	adds	r1, r3, #3
 80023fc:	f7ff fea7 	bl	800214e <parse_u8>
 8002400:	2800      	cmp	r0, #0
 8002402:	d100      	bne.n	8002406 <cb_parse_cmd+0x1fa>
 8002404:	e766      	b.n	80022d4 <cb_parse_cmd+0xc8>
 8002406:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002408:	a903      	add	r1, sp, #12
 800240a:	f7ff fea0 	bl	800214e <parse_u8>
 800240e:	1e05      	subs	r5, r0, #0
 8002410:	d100      	bne.n	8002414 <cb_parse_cmd+0x208>
 8002412:	e75f      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_SET; out->u.led_set.idx=idx; out->u.led_set.r=r; out->u.led_set.g=g; out->u.led_set.b=b; return true;
 8002414:	230b      	movs	r3, #11
 8002416:	7023      	strb	r3, [r4, #0]
 8002418:	783b      	ldrb	r3, [r7, #0]
 800241a:	7223      	strb	r3, [r4, #8]
 800241c:	7833      	ldrb	r3, [r6, #0]
 800241e:	7263      	strb	r3, [r4, #9]
 8002420:	ab02      	add	r3, sp, #8
 8002422:	78db      	ldrb	r3, [r3, #3]
 8002424:	72a3      	strb	r3, [r4, #10]
 8002426:	ab02      	add	r3, sp, #8
 8002428:	791b      	ldrb	r3, [r3, #4]
 800242a:	72e3      	strb	r3, [r4, #11]
 800242c:	e731      	b.n	8002292 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"OFF")==0){
 800242e:	0028      	movs	r0, r5
 8002430:	494a      	ldr	r1, [pc, #296]	@ (800255c <cb_parse_cmd+0x350>)
 8002432:	f7fd fe65 	bl	8000100 <strcmp>
 8002436:	2800      	cmp	r0, #0
 8002438:	d115      	bne.n	8002466 <cb_parse_cmd+0x25a>
            if(nt==3 && strcmp(tok[2],"ALL")==0){ out->type=CB_CMD_LED_OFF_ALL; return true; }
 800243a:	2e03      	cmp	r6, #3
 800243c:	d000      	beq.n	8002440 <cb_parse_cmd+0x234>
 800243e:	e749      	b.n	80022d4 <cb_parse_cmd+0xc8>
 8002440:	9d06      	ldr	r5, [sp, #24]
 8002442:	4948      	ldr	r1, [pc, #288]	@ (8002564 <cb_parse_cmd+0x358>)
 8002444:	0028      	movs	r0, r5
 8002446:	f7fd fe5b 	bl	8000100 <strcmp>
 800244a:	230d      	movs	r3, #13
 800244c:	2800      	cmp	r0, #0
 800244e:	d100      	bne.n	8002452 <cb_parse_cmd+0x246>
 8002450:	e74b      	b.n	80022ea <cb_parse_cmd+0xde>
                uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 8002452:	ae03      	add	r6, sp, #12
 8002454:	0028      	movs	r0, r5
 8002456:	0031      	movs	r1, r6
 8002458:	f7ff feb0 	bl	80021bc <cb_sq_from_str>
 800245c:	1e05      	subs	r5, r0, #0
 800245e:	d100      	bne.n	8002462 <cb_parse_cmd+0x256>
 8002460:	e717      	b.n	8002292 <cb_parse_cmd+0x86>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 8002462:	230c      	movs	r3, #12
 8002464:	e79e      	b.n	80023a4 <cb_parse_cmd+0x198>
        if(strcmp(tok[1],"FILL")==0 && nt==5){
 8002466:	0028      	movs	r0, r5
 8002468:	4942      	ldr	r1, [pc, #264]	@ (8002574 <cb_parse_cmd+0x368>)
 800246a:	f7fd fe49 	bl	8000100 <strcmp>
 800246e:	2800      	cmp	r0, #0
 8002470:	d124      	bne.n	80024bc <cb_parse_cmd+0x2b0>
 8002472:	2e05      	cmp	r6, #5
 8002474:	d122      	bne.n	80024bc <cb_parse_cmd+0x2b0>
            uint8_t r,g,b; if(!parse_u8(tok[2],&r)||!parse_u8(tok[3],&g)||!parse_u8(tok[4],&b)) return false;
 8002476:	ab02      	add	r3, sp, #8
 8002478:	1c9f      	adds	r7, r3, #2
 800247a:	0039      	movs	r1, r7
 800247c:	9806      	ldr	r0, [sp, #24]
 800247e:	f7ff fe66 	bl	800214e <parse_u8>
 8002482:	2800      	cmp	r0, #0
 8002484:	d100      	bne.n	8002488 <cb_parse_cmd+0x27c>
 8002486:	e725      	b.n	80022d4 <cb_parse_cmd+0xc8>
 8002488:	ab02      	add	r3, sp, #8
 800248a:	1cde      	adds	r6, r3, #3
 800248c:	0031      	movs	r1, r6
 800248e:	9807      	ldr	r0, [sp, #28]
 8002490:	f7ff fe5d 	bl	800214e <parse_u8>
 8002494:	2800      	cmp	r0, #0
 8002496:	d100      	bne.n	800249a <cb_parse_cmd+0x28e>
 8002498:	e71c      	b.n	80022d4 <cb_parse_cmd+0xc8>
 800249a:	9808      	ldr	r0, [sp, #32]
 800249c:	a903      	add	r1, sp, #12
 800249e:	f7ff fe56 	bl	800214e <parse_u8>
 80024a2:	1e05      	subs	r5, r0, #0
 80024a4:	d100      	bne.n	80024a8 <cb_parse_cmd+0x29c>
 80024a6:	e715      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FILL; out->u.led_fill.r=r; out->u.led_fill.g=g; out->u.led_fill.b=b; return true;
 80024a8:	230e      	movs	r3, #14
 80024aa:	7023      	strb	r3, [r4, #0]
 80024ac:	783b      	ldrb	r3, [r7, #0]
 80024ae:	7223      	strb	r3, [r4, #8]
 80024b0:	7833      	ldrb	r3, [r6, #0]
 80024b2:	7263      	strb	r3, [r4, #9]
 80024b4:	ab02      	add	r3, sp, #8
 80024b6:	791b      	ldrb	r3, [r3, #4]
 80024b8:	72a3      	strb	r3, [r4, #10]
 80024ba:	e6ea      	b.n	8002292 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"RECT")==0 && nt==8){
 80024bc:	0028      	movs	r0, r5
 80024be:	492e      	ldr	r1, [pc, #184]	@ (8002578 <cb_parse_cmd+0x36c>)
 80024c0:	f7fd fe1e 	bl	8000100 <strcmp>
 80024c4:	2800      	cmp	r0, #0
 80024c6:	d159      	bne.n	800257c <cb_parse_cmd+0x370>
 80024c8:	2e08      	cmp	r6, #8
 80024ca:	d157      	bne.n	800257c <cb_parse_cmd+0x370>
            if(!cb_sq_from_str(tok[2], &a) || !cb_sq_from_str(tok[3], &bi)) return false;
 80024cc:	9806      	ldr	r0, [sp, #24]
 80024ce:	a902      	add	r1, sp, #8
 80024d0:	f7ff fe74 	bl	80021bc <cb_sq_from_str>
 80024d4:	2800      	cmp	r0, #0
 80024d6:	d100      	bne.n	80024da <cb_parse_cmd+0x2ce>
 80024d8:	e6fc      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80024da:	ab02      	add	r3, sp, #8
 80024dc:	1c5f      	adds	r7, r3, #1
 80024de:	0039      	movs	r1, r7
 80024e0:	9807      	ldr	r0, [sp, #28]
 80024e2:	f7ff fe6b 	bl	80021bc <cb_sq_from_str>
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d100      	bne.n	80024ec <cb_parse_cmd+0x2e0>
 80024ea:	e6f3      	b.n	80022d4 <cb_parse_cmd+0xc8>
            if(!parse_u8(tok[4],&r)||!parse_u8(tok[5],&g)||!parse_u8(tok[6],&bb)) return false;
 80024ec:	ab02      	add	r3, sp, #8
 80024ee:	1c9e      	adds	r6, r3, #2
 80024f0:	0031      	movs	r1, r6
 80024f2:	9808      	ldr	r0, [sp, #32]
 80024f4:	f7ff fe2b 	bl	800214e <parse_u8>
 80024f8:	2800      	cmp	r0, #0
 80024fa:	d100      	bne.n	80024fe <cb_parse_cmd+0x2f2>
 80024fc:	e6ea      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80024fe:	ab02      	add	r3, sp, #8
 8002500:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002502:	1cd9      	adds	r1, r3, #3
 8002504:	f7ff fe23 	bl	800214e <parse_u8>
 8002508:	2800      	cmp	r0, #0
 800250a:	d100      	bne.n	800250e <cb_parse_cmd+0x302>
 800250c:	e6e2      	b.n	80022d4 <cb_parse_cmd+0xc8>
 800250e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8002510:	a903      	add	r1, sp, #12
 8002512:	f7ff fe1c 	bl	800214e <parse_u8>
 8002516:	1e05      	subs	r5, r0, #0
 8002518:	d100      	bne.n	800251c <cb_parse_cmd+0x310>
 800251a:	e6db      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_RECT; out->u.led_rect.from_idx=a; out->u.led_rect.to_idx=bi; out->u.led_rect.r=r; out->u.led_rect.g=g; out->u.led_rect.b=bb; return true;
 800251c:	230f      	movs	r3, #15
 800251e:	7023      	strb	r3, [r4, #0]
 8002520:	ab02      	add	r3, sp, #8
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	7223      	strb	r3, [r4, #8]
 8002526:	783b      	ldrb	r3, [r7, #0]
 8002528:	7263      	strb	r3, [r4, #9]
 800252a:	7833      	ldrb	r3, [r6, #0]
 800252c:	72a3      	strb	r3, [r4, #10]
 800252e:	ab02      	add	r3, sp, #8
 8002530:	78db      	ldrb	r3, [r3, #3]
 8002532:	72e3      	strb	r3, [r4, #11]
 8002534:	ab02      	add	r3, sp, #8
 8002536:	791b      	ldrb	r3, [r3, #4]
 8002538:	7323      	strb	r3, [r4, #12]
 800253a:	e6aa      	b.n	8002292 <cb_parse_cmd+0x86>
 800253c:	08007071 	.word	0x08007071
 8002540:	08006e4c 	.word	0x08006e4c
 8002544:	08006e51 	.word	0x08006e51
 8002548:	08006e56 	.word	0x08006e56
 800254c:	08006e5c 	.word	0x08006e5c
 8002550:	08006e60 	.word	0x08006e60
 8002554:	08006e65 	.word	0x08006e65
 8002558:	08006e6c 	.word	0x08006e6c
 800255c:	08006e6f 	.word	0x08006e6f
 8002560:	08006e73 	.word	0x08006e73
 8002564:	08006e78 	.word	0x08006e78
 8002568:	08006e7c 	.word	0x08006e7c
 800256c:	08006e7f 	.word	0x08006e7f
 8002570:	08006e83 	.word	0x08006e83
 8002574:	08006e87 	.word	0x08006e87
 8002578:	08006e8c 	.word	0x08006e8c
        if(strcmp(tok[1],"BITBOARD")==0 && nt==4){
 800257c:	0028      	movs	r0, r5
 800257e:	49b2      	ldr	r1, [pc, #712]	@ (8002848 <cb_parse_cmd+0x63c>)
 8002580:	f7fd fdbe 	bl	8000100 <strcmp>
 8002584:	2800      	cmp	r0, #0
 8002586:	d138      	bne.n	80025fa <cb_parse_cmd+0x3ee>
 8002588:	2e04      	cmp	r6, #4
 800258a:	d136      	bne.n	80025fa <cb_parse_cmd+0x3ee>
            uint64_t bits; if(!parse_hex64(tok[2], &bits)) return false;
 800258c:	9d06      	ldr	r5, [sp, #24]
    if(!t||!v||!is_hex64(t)) return false;
 800258e:	2d00      	cmp	r5, #0
 8002590:	d100      	bne.n	8002594 <cb_parse_cmd+0x388>
 8002592:	e69f      	b.n	80022d4 <cb_parse_cmd+0xc8>
static bool is_hex64(const char* s){ if(!s) return false; size_t n=strlen(s);
 8002594:	0028      	movs	r0, r5
 8002596:	f7fd fdbd 	bl	8000114 <strlen>
    if(n<3) return false; if(!(s[0]=='0' && (s[1]=='x'||s[1]=='X'))) return false;
 800259a:	2802      	cmp	r0, #2
 800259c:	d800      	bhi.n	80025a0 <cb_parse_cmd+0x394>
 800259e:	e699      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80025a0:	782b      	ldrb	r3, [r5, #0]
 80025a2:	2b30      	cmp	r3, #48	@ 0x30
 80025a4:	d000      	beq.n	80025a8 <cb_parse_cmd+0x39c>
 80025a6:	e695      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80025a8:	2120      	movs	r1, #32
 80025aa:	786b      	ldrb	r3, [r5, #1]
 80025ac:	438b      	bics	r3, r1
 80025ae:	2b58      	cmp	r3, #88	@ 0x58
 80025b0:	d000      	beq.n	80025b4 <cb_parse_cmd+0x3a8>
 80025b2:	e68f      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80025b4:	1caa      	adds	r2, r5, #2
 80025b6:	1828      	adds	r0, r5, r0
    for(size_t i=2;i<n;i++){ char c=s[i];
 80025b8:	7813      	ldrb	r3, [r2, #0]
        if(!((c>='0'&&c<='9')||(c>='a'&&c<='f')||(c>='A'&&c<='F'))) return false; }
 80025ba:	001e      	movs	r6, r3
 80025bc:	3e30      	subs	r6, #48	@ 0x30
 80025be:	2e09      	cmp	r6, #9
 80025c0:	d904      	bls.n	80025cc <cb_parse_cmd+0x3c0>
 80025c2:	438b      	bics	r3, r1
 80025c4:	3b41      	subs	r3, #65	@ 0x41
 80025c6:	2b05      	cmp	r3, #5
 80025c8:	d900      	bls.n	80025cc <cb_parse_cmd+0x3c0>
 80025ca:	e683      	b.n	80022d4 <cb_parse_cmd+0xc8>
    for(size_t i=2;i<n;i++){ char c=s[i];
 80025cc:	3201      	adds	r2, #1
 80025ce:	4290      	cmp	r0, r2
 80025d0:	d1f2      	bne.n	80025b8 <cb_parse_cmd+0x3ac>
    char* e=NULL; unsigned long long x=strtoull(t,&e,16); if(e==t||*e) return false;
 80025d2:	2300      	movs	r3, #0
 80025d4:	2210      	movs	r2, #16
 80025d6:	0028      	movs	r0, r5
 80025d8:	a903      	add	r1, sp, #12
 80025da:	9303      	str	r3, [sp, #12]
 80025dc:	f003 fea6 	bl	800632c <strtoull>
 80025e0:	9b03      	ldr	r3, [sp, #12]
 80025e2:	429d      	cmp	r5, r3
 80025e4:	d100      	bne.n	80025e8 <cb_parse_cmd+0x3dc>
 80025e6:	e675      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d000      	beq.n	80025f0 <cb_parse_cmd+0x3e4>
 80025ee:	e671      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_BITBOARD; out->u.led_bitboard.bits=bits; return true;
 80025f0:	3310      	adds	r3, #16
 80025f2:	7023      	strb	r3, [r4, #0]
 80025f4:	60a0      	str	r0, [r4, #8]
 80025f6:	60e1      	str	r1, [r4, #12]
 80025f8:	e64a      	b.n	8002290 <cb_parse_cmd+0x84>
        if(strcmp(tok[1],"MOVES")==0 && nt>=5){
 80025fa:	0028      	movs	r0, r5
 80025fc:	4993      	ldr	r1, [pc, #588]	@ (800284c <cb_parse_cmd+0x640>)
 80025fe:	f7fd fd7f 	bl	8000100 <strcmp>
 8002602:	1e07      	subs	r7, r0, #0
 8002604:	d13c      	bne.n	8002680 <cb_parse_cmd+0x474>
 8002606:	2e04      	cmp	r6, #4
 8002608:	dd3a      	ble.n	8002680 <cb_parse_cmd+0x474>
            uint8_t from; if(!cb_sq_from_str(tok[2], &from)) return false;
 800260a:	ab02      	add	r3, sp, #8
 800260c:	9806      	ldr	r0, [sp, #24]
 800260e:	1cd9      	adds	r1, r3, #3
 8002610:	f7ff fdd4 	bl	80021bc <cb_sq_from_str>
 8002614:	2800      	cmp	r0, #0
 8002616:	d100      	bne.n	800261a <cb_parse_cmd+0x40e>
 8002618:	e65c      	b.n	80022d4 <cb_parse_cmd+0xc8>
            int n; if(!parse_i(tok[3], &n) || n<0 || n>64) return false;
 800261a:	9d07      	ldr	r5, [sp, #28]
static bool parse_i(const char* t, int* v){ if(!t||!v) return false;
 800261c:	2d00      	cmp	r5, #0
 800261e:	d100      	bne.n	8002622 <cb_parse_cmd+0x416>
 8002620:	e658      	b.n	80022d4 <cb_parse_cmd+0xc8>
    char* e=NULL; long x=strtol(t,&e,10); if(e==t||*e) return false; *v=(int)x; return true; }
 8002622:	9703      	str	r7, [sp, #12]
 8002624:	af03      	add	r7, sp, #12
 8002626:	220a      	movs	r2, #10
 8002628:	0039      	movs	r1, r7
 800262a:	0028      	movs	r0, r5
 800262c:	f003 fd44 	bl	80060b8 <strtol>
 8002630:	9b03      	ldr	r3, [sp, #12]
 8002632:	429d      	cmp	r5, r3
 8002634:	d100      	bne.n	8002638 <cb_parse_cmd+0x42c>
 8002636:	e64d      	b.n	80022d4 <cb_parse_cmd+0xc8>
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d000      	beq.n	8002640 <cb_parse_cmd+0x434>
 800263e:	e649      	b.n	80022d4 <cb_parse_cmd+0xc8>
            int n; if(!parse_i(tok[3], &n) || n<0 || n>64) return false;
 8002640:	2840      	cmp	r0, #64	@ 0x40
 8002642:	d900      	bls.n	8002646 <cb_parse_cmd+0x43a>
 8002644:	e646      	b.n	80022d4 <cb_parse_cmd+0xc8>
            if(nt != 4 + n) return false;
 8002646:	1d03      	adds	r3, r0, #4
 8002648:	42b3      	cmp	r3, r6
 800264a:	d000      	beq.n	800264e <cb_parse_cmd+0x442>
 800264c:	e642      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_MOVES; out->u.led_moves.from_idx=from; out->u.led_moves.n_to=(uint8_t)n;
 800264e:	2317      	movs	r3, #23
 8002650:	7023      	strb	r3, [r4, #0]
 8002652:	ab02      	add	r3, sp, #8
 8002654:	78db      	ldrb	r3, [r3, #3]
 8002656:	7260      	strb	r0, [r4, #9]
 8002658:	7223      	strb	r3, [r4, #8]
            for(int i=0;i<n;i++){
 800265a:	1823      	adds	r3, r4, r0
 800265c:	ae04      	add	r6, sp, #16
 800265e:	9300      	str	r3, [sp, #0]
                uint8_t idx; if(!cb_sq_from_str(tok[4+i], &idx)) return false;
 8002660:	6930      	ldr	r0, [r6, #16]
 8002662:	0039      	movs	r1, r7
 8002664:	f7ff fdaa 	bl	80021bc <cb_sq_from_str>
 8002668:	3401      	adds	r4, #1
 800266a:	0005      	movs	r5, r0
 800266c:	3604      	adds	r6, #4
 800266e:	2800      	cmp	r0, #0
 8002670:	d100      	bne.n	8002674 <cb_parse_cmd+0x468>
 8002672:	e62f      	b.n	80022d4 <cb_parse_cmd+0xc8>
                out->u.led_moves.to_list[i]=idx;
 8002674:	783b      	ldrb	r3, [r7, #0]
 8002676:	7263      	strb	r3, [r4, #9]
            for(int i=0;i<n;i++){
 8002678:	9b00      	ldr	r3, [sp, #0]
 800267a:	42a3      	cmp	r3, r4
 800267c:	d1f0      	bne.n	8002660 <cb_parse_cmd+0x454>
 800267e:	e608      	b.n	8002292 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"OK")==0 && nt==4){
 8002680:	0028      	movs	r0, r5
 8002682:	4973      	ldr	r1, [pc, #460]	@ (8002850 <cb_parse_cmd+0x644>)
 8002684:	f7fd fd3c 	bl	8000100 <strcmp>
 8002688:	2800      	cmp	r0, #0
 800268a:	d119      	bne.n	80026c0 <cb_parse_cmd+0x4b4>
 800268c:	2e04      	cmp	r6, #4
 800268e:	d117      	bne.n	80026c0 <cb_parse_cmd+0x4b4>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8002690:	ab02      	add	r3, sp, #8
 8002692:	1cdf      	adds	r7, r3, #3
 8002694:	0039      	movs	r1, r7
 8002696:	9806      	ldr	r0, [sp, #24]
 8002698:	f7ff fd90 	bl	80021bc <cb_sq_from_str>
 800269c:	2800      	cmp	r0, #0
 800269e:	d100      	bne.n	80026a2 <cb_parse_cmd+0x496>
 80026a0:	e618      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80026a2:	ae03      	add	r6, sp, #12
 80026a4:	0031      	movs	r1, r6
 80026a6:	9807      	ldr	r0, [sp, #28]
 80026a8:	f7ff fd88 	bl	80021bc <cb_sq_from_str>
            out->type=CB_CMD_LED_OK; out->u.led_ok.from_idx=a; out->u.led_ok.to_idx=b; return true;
 80026ac:	2318      	movs	r3, #24
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 80026ae:	1e05      	subs	r5, r0, #0
 80026b0:	d100      	bne.n	80026b4 <cb_parse_cmd+0x4a8>
 80026b2:	e60f      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FAIL; out->u.led_fail.from_idx=a; out->u.led_fail.to_idx=b; return true;
 80026b4:	7023      	strb	r3, [r4, #0]
 80026b6:	783b      	ldrb	r3, [r7, #0]
 80026b8:	7223      	strb	r3, [r4, #8]
 80026ba:	7833      	ldrb	r3, [r6, #0]
 80026bc:	7263      	strb	r3, [r4, #9]
 80026be:	e5e8      	b.n	8002292 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"FAIL")==0 && nt==4){
 80026c0:	0028      	movs	r0, r5
 80026c2:	4964      	ldr	r1, [pc, #400]	@ (8002854 <cb_parse_cmd+0x648>)
 80026c4:	f7fd fd1c 	bl	8000100 <strcmp>
 80026c8:	2800      	cmp	r0, #0
 80026ca:	d000      	beq.n	80026ce <cb_parse_cmd+0x4c2>
 80026cc:	e602      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80026ce:	2e04      	cmp	r6, #4
 80026d0:	d000      	beq.n	80026d4 <cb_parse_cmd+0x4c8>
 80026d2:	e5ff      	b.n	80022d4 <cb_parse_cmd+0xc8>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 80026d4:	ab02      	add	r3, sp, #8
 80026d6:	1cdf      	adds	r7, r3, #3
 80026d8:	0039      	movs	r1, r7
 80026da:	9806      	ldr	r0, [sp, #24]
 80026dc:	f7ff fd6e 	bl	80021bc <cb_sq_from_str>
 80026e0:	2800      	cmp	r0, #0
 80026e2:	d100      	bne.n	80026e6 <cb_parse_cmd+0x4da>
 80026e4:	e5f6      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80026e6:	ae03      	add	r6, sp, #12
 80026e8:	0031      	movs	r1, r6
 80026ea:	9807      	ldr	r0, [sp, #28]
 80026ec:	f7ff fd66 	bl	80021bc <cb_sq_from_str>
 80026f0:	1e05      	subs	r5, r0, #0
 80026f2:	d100      	bne.n	80026f6 <cb_parse_cmd+0x4ea>
 80026f4:	e5ee      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FAIL; out->u.led_fail.from_idx=a; out->u.led_fail.to_idx=b; return true;
 80026f6:	2319      	movs	r3, #25
 80026f8:	e7dc      	b.n	80026b4 <cb_parse_cmd+0x4a8>
    if(strcmp(T0,"COLOR")==0 && nt>=2){
 80026fa:	0028      	movs	r0, r5
 80026fc:	4956      	ldr	r1, [pc, #344]	@ (8002858 <cb_parse_cmd+0x64c>)
 80026fe:	f7fd fcff 	bl	8000100 <strcmp>
 8002702:	2800      	cmp	r0, #0
 8002704:	d153      	bne.n	80027ae <cb_parse_cmd+0x5a2>
 8002706:	2e01      	cmp	r6, #1
 8002708:	d051      	beq.n	80027ae <cb_parse_cmd+0x5a2>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 800270a:	9d05      	ldr	r5, [sp, #20]
 800270c:	4953      	ldr	r1, [pc, #332]	@ (800285c <cb_parse_cmd+0x650>)
 800270e:	0028      	movs	r0, r5
 8002710:	f7fd fcf6 	bl	8000100 <strcmp>
 8002714:	2800      	cmp	r0, #0
 8002716:	d12d      	bne.n	8002774 <cb_parse_cmd+0x568>
 8002718:	2e06      	cmp	r6, #6
 800271a:	d12b      	bne.n	8002774 <cb_parse_cmd+0x568>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 800271c:	ab02      	add	r3, sp, #8
 800271e:	1c9f      	adds	r7, r3, #2
 8002720:	0039      	movs	r1, r7
 8002722:	9807      	ldr	r0, [sp, #28]
 8002724:	f7ff fd13 	bl	800214e <parse_u8>
 8002728:	2800      	cmp	r0, #0
 800272a:	d100      	bne.n	800272e <cb_parse_cmd+0x522>
 800272c:	e5d2      	b.n	80022d4 <cb_parse_cmd+0xc8>
 800272e:	ab02      	add	r3, sp, #8
 8002730:	1cde      	adds	r6, r3, #3
 8002732:	0031      	movs	r1, r6
 8002734:	9808      	ldr	r0, [sp, #32]
 8002736:	f7ff fd0a 	bl	800214e <parse_u8>
 800273a:	2800      	cmp	r0, #0
 800273c:	d100      	bne.n	8002740 <cb_parse_cmd+0x534>
 800273e:	e5c9      	b.n	80022d4 <cb_parse_cmd+0xc8>
 8002740:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002742:	a903      	add	r1, sp, #12
 8002744:	f7ff fd03 	bl	800214e <parse_u8>
 8002748:	1e05      	subs	r5, r0, #0
 800274a:	d100      	bne.n	800274e <cb_parse_cmd+0x542>
 800274c:	e5c2      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_COLOR_SET;
 800274e:	2314      	movs	r3, #20
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8002750:	0020      	movs	r0, r4
            out->type=CB_CMD_COLOR_SET;
 8002752:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8002754:	2219      	movs	r2, #25
 8002756:	9906      	ldr	r1, [sp, #24]
 8002758:	3008      	adds	r0, #8
 800275a:	f003 fe8b 	bl	8006474 <strncpy>
            out->u.color_set.r=r; out->u.color_set.g=g; out->u.color_set.b=b; return true;
 800275e:	783a      	ldrb	r2, [r7, #0]
 8002760:	1ce3      	adds	r3, r4, #3
 8002762:	77da      	strb	r2, [r3, #31]
 8002764:	7832      	ldrb	r2, [r6, #0]
 8002766:	1d23      	adds	r3, r4, #4
 8002768:	77da      	strb	r2, [r3, #31]
 800276a:	ab02      	add	r3, sp, #8
 800276c:	791b      	ldrb	r3, [r3, #4]
 800276e:	3405      	adds	r4, #5
 8002770:	77e3      	strb	r3, [r4, #31]
 8002772:	e58e      	b.n	8002292 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"GET")==0 && nt==3){
 8002774:	0028      	movs	r0, r5
 8002776:	493a      	ldr	r1, [pc, #232]	@ (8002860 <cb_parse_cmd+0x654>)
 8002778:	f7fd fcc2 	bl	8000100 <strcmp>
 800277c:	2800      	cmp	r0, #0
 800277e:	d10a      	bne.n	8002796 <cb_parse_cmd+0x58a>
 8002780:	2e03      	cmp	r6, #3
 8002782:	d108      	bne.n	8002796 <cb_parse_cmd+0x58a>
            out->type=CB_CMD_COLOR_GET;
 8002784:	2315      	movs	r3, #21
            strncpy(out->u.color_get.name, tok[2], CB_MAX_STR-1);
 8002786:	0020      	movs	r0, r4
 8002788:	2219      	movs	r2, #25
 800278a:	9906      	ldr	r1, [sp, #24]
            out->type=CB_CMD_COLOR_GET;
 800278c:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_get.name, tok[2], CB_MAX_STR-1);
 800278e:	3008      	adds	r0, #8
        out->type=CB_CMD_CFG_GET; strncpy(out->u.cfg_get.key, tok[2], CB_MAX_STR-1); return true;
 8002790:	f003 fe70 	bl	8006474 <strncpy>
 8002794:	e57c      	b.n	8002290 <cb_parse_cmd+0x84>
        if(strcmp(tok[1],"?")==0 && nt==2){
 8002796:	0028      	movs	r0, r5
 8002798:	4932      	ldr	r1, [pc, #200]	@ (8002864 <cb_parse_cmd+0x658>)
 800279a:	f7fd fcb1 	bl	8000100 <strcmp>
 800279e:	2800      	cmp	r0, #0
 80027a0:	d000      	beq.n	80027a4 <cb_parse_cmd+0x598>
 80027a2:	e597      	b.n	80022d4 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_COLOR_LIST_Q; return true;
 80027a4:	2316      	movs	r3, #22
        if(strcmp(tok[1],"?")==0 && nt==2){
 80027a6:	2e02      	cmp	r6, #2
 80027a8:	d000      	beq.n	80027ac <cb_parse_cmd+0x5a0>
 80027aa:	e593      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80027ac:	e59d      	b.n	80022ea <cb_parse_cmd+0xde>
    if(strcmp(T0,"CFG?")==0 && nt==1){ out->type=CB_CMD_CFG_Q; return true; }
 80027ae:	0028      	movs	r0, r5
 80027b0:	492d      	ldr	r1, [pc, #180]	@ (8002868 <cb_parse_cmd+0x65c>)
 80027b2:	f7fd fca5 	bl	8000100 <strcmp>
 80027b6:	2800      	cmp	r0, #0
 80027b8:	d103      	bne.n	80027c2 <cb_parse_cmd+0x5b6>
 80027ba:	231c      	movs	r3, #28
 80027bc:	2e01      	cmp	r6, #1
 80027be:	d100      	bne.n	80027c2 <cb_parse_cmd+0x5b6>
 80027c0:	e593      	b.n	80022ea <cb_parse_cmd+0xde>
    if(strcmp(T0,"CFG")==0 && nt>=3 && strcmp(tok[1],"GET")==0 && nt==3){
 80027c2:	0028      	movs	r0, r5
 80027c4:	4929      	ldr	r1, [pc, #164]	@ (800286c <cb_parse_cmd+0x660>)
 80027c6:	f7fd fc9b 	bl	8000100 <strcmp>
 80027ca:	2800      	cmp	r0, #0
 80027cc:	d000      	beq.n	80027d0 <cb_parse_cmd+0x5c4>
 80027ce:	e581      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80027d0:	2e02      	cmp	r6, #2
 80027d2:	dc00      	bgt.n	80027d6 <cb_parse_cmd+0x5ca>
 80027d4:	e57e      	b.n	80022d4 <cb_parse_cmd+0xc8>
 80027d6:	9f05      	ldr	r7, [sp, #20]
 80027d8:	4921      	ldr	r1, [pc, #132]	@ (8002860 <cb_parse_cmd+0x654>)
 80027da:	0038      	movs	r0, r7
 80027dc:	ad04      	add	r5, sp, #16
 80027de:	f7fd fc8f 	bl	8000100 <strcmp>
 80027e2:	2800      	cmp	r0, #0
 80027e4:	d108      	bne.n	80027f8 <cb_parse_cmd+0x5ec>
 80027e6:	2e03      	cmp	r6, #3
 80027e8:	d106      	bne.n	80027f8 <cb_parse_cmd+0x5ec>
        out->type=CB_CMD_CFG_GET; strncpy(out->u.cfg_get.key, tok[2], CB_MAX_STR-1); return true;
 80027ea:	231d      	movs	r3, #29
 80027ec:	0020      	movs	r0, r4
 80027ee:	2219      	movs	r2, #25
 80027f0:	68a9      	ldr	r1, [r5, #8]
 80027f2:	7023      	strb	r3, [r4, #0]
 80027f4:	3008      	adds	r0, #8
 80027f6:	e7cb      	b.n	8002790 <cb_parse_cmd+0x584>
    if(strcmp(T0,"CFG")==0 && nt>=3 && strcmp(tok[1],"SET")==0){
 80027f8:	0038      	movs	r0, r7
 80027fa:	4918      	ldr	r1, [pc, #96]	@ (800285c <cb_parse_cmd+0x650>)
 80027fc:	f7fd fc80 	bl	8000100 <strcmp>
 8002800:	1e07      	subs	r7, r0, #0
 8002802:	d000      	beq.n	8002806 <cb_parse_cmd+0x5fa>
 8002804:	e566      	b.n	80022d4 <cb_parse_cmd+0xc8>
        out->type=CB_CMD_CFG_SET_KV;
 8002806:	231e      	movs	r3, #30
 8002808:	7023      	strb	r3, [r4, #0]
        for(int i=2;i<nt && cnt<CB_MAX_TOKENS;i++){
 800280a:	3b1c      	subs	r3, #28
 800280c:	9300      	str	r3, [sp, #0]
            if(strchr(tok[i],'=')) out->u.cfg_set_kv.pairs[cnt++] = tok[i];
 800280e:	9b00      	ldr	r3, [sp, #0]
 8002810:	213d      	movs	r1, #61	@ 0x3d
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	58eb      	ldr	r3, [r5, r3]
 8002816:	0018      	movs	r0, r3
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	f003 fe1d 	bl	8006458 <strchr>
 800281e:	2800      	cmp	r0, #0
 8002820:	d005      	beq.n	800282e <cb_parse_cmd+0x622>
 8002822:	1cbb      	adds	r3, r7, #2
 8002824:	9a01      	ldr	r2, [sp, #4]
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	18e3      	adds	r3, r4, r3
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	3701      	adds	r7, #1
        for(int i=2;i<nt && cnt<CB_MAX_TOKENS;i++){
 800282e:	9b00      	ldr	r3, [sp, #0]
 8002830:	3301      	adds	r3, #1
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	429e      	cmp	r6, r3
 8002836:	d001      	beq.n	800283c <cb_parse_cmd+0x630>
 8002838:	2f18      	cmp	r7, #24
 800283a:	d1e8      	bne.n	800280e <cb_parse_cmd+0x602>
        return cnt>0;
 800283c:	17fd      	asrs	r5, r7, #31
 800283e:	1bed      	subs	r5, r5, r7
        out->u.cfg_set_kv.n_pairs = cnt;
 8002840:	60a7      	str	r7, [r4, #8]
        return cnt>0;
 8002842:	0fed      	lsrs	r5, r5, #31
 8002844:	e525      	b.n	8002292 <cb_parse_cmd+0x86>
 8002846:	46c0      	nop			@ (mov r8, r8)
 8002848:	08006e91 	.word	0x08006e91
 800284c:	08006e9a 	.word	0x08006e9a
 8002850:	08006ea0 	.word	0x08006ea0
 8002854:	08006ea3 	.word	0x08006ea3
 8002858:	08006ea8 	.word	0x08006ea8
 800285c:	08006e83 	.word	0x08006e83
 8002860:	08006eae 	.word	0x08006eae
 8002864:	08006e5a 	.word	0x08006e5a
 8002868:	08006eb2 	.word	0x08006eb2
 800286c:	08006eb7 	.word	0x08006eb7

08002870 <cb_fmt_evt_lift>:
    if(hw && *hw)  pos += s_write(out+pos, cap-pos, " HW=%s", hw);
    pos += s_write(out+pos, cap-pos, " t=%u\r\n", (unsigned)t_ms);
    return pos>cap?cap:pos;
}

size_t cb_fmt_evt_lift(char* out, size_t cap, uint8_t idx, uint32_t t_ms){
 8002870:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002872:	001e      	movs	r6, r3
 8002874:	0004      	movs	r4, r0
 8002876:	000d      	movs	r5, r1
 8002878:	0010      	movs	r0, r2
    char sq[3]; cb_sq_to_str(idx, sq);
 800287a:	a903      	add	r1, sp, #12
 800287c:	f7ff fc5d 	bl	800213a <cb_sq_to_str>
    return s_write(out, cap, "EVT LIFT %s t=%u\r\n", sq, (unsigned)t_ms);
 8002880:	0029      	movs	r1, r5
 8002882:	0020      	movs	r0, r4
 8002884:	4a03      	ldr	r2, [pc, #12]	@ (8002894 <cb_fmt_evt_lift+0x24>)
 8002886:	9600      	str	r6, [sp, #0]
 8002888:	ab03      	add	r3, sp, #12
 800288a:	f7ff fc78 	bl	800217e <s_write>
}
 800288e:	b004      	add	sp, #16
 8002890:	bd70      	pop	{r4, r5, r6, pc}
 8002892:	46c0      	nop			@ (mov r8, r8)
 8002894:	08006ebb 	.word	0x08006ebb

08002898 <cb_fmt_evt_place>:

size_t cb_fmt_evt_place(char* out, size_t cap, uint8_t idx, uint32_t t_ms){
 8002898:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800289a:	001e      	movs	r6, r3
 800289c:	0004      	movs	r4, r0
 800289e:	000d      	movs	r5, r1
 80028a0:	0010      	movs	r0, r2
    char sq[3]; cb_sq_to_str(idx, sq);
 80028a2:	a903      	add	r1, sp, #12
 80028a4:	f7ff fc49 	bl	800213a <cb_sq_to_str>
    return s_write(out, cap, "EVT PLACE %s t=%u\r\n", sq, (unsigned)t_ms);
 80028a8:	0029      	movs	r1, r5
 80028aa:	0020      	movs	r0, r4
 80028ac:	4a03      	ldr	r2, [pc, #12]	@ (80028bc <cb_fmt_evt_place+0x24>)
 80028ae:	9600      	str	r6, [sp, #0]
 80028b0:	ab03      	add	r3, sp, #12
 80028b2:	f7ff fc64 	bl	800217e <s_write>
}
 80028b6:	b004      	add	sp, #16
 80028b8:	bd70      	pop	{r4, r5, r6, pc}
 80028ba:	46c0      	nop			@ (mov r8, r8)
 80028bc:	08006ece 	.word	0x08006ece

080028c0 <uart_fifo_init>:
#include "fifo.h"
#include <string.h>
#include "stm32g0xx_hal.h"

void uart_fifo_init(uart_fifo_t *f) {
    f->len = 0;
 80028c0:	2280      	movs	r2, #128	@ 0x80
 80028c2:	2300      	movs	r3, #0
 80028c4:	0092      	lsls	r2, r2, #2
 80028c6:	5283      	strh	r3, [r0, r2]
    f->overflow = 0;
 80028c8:	3204      	adds	r2, #4
 80028ca:	5083      	str	r3, [r0, r2]
}
 80028cc:	4770      	bx	lr

080028ce <uart_fifo_push_isr>:

int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
    // appelé depuis ISR : pas de désactivation d'interrupt ici
    uint16_t l = f->len;
 80028ce:	2280      	movs	r2, #128	@ 0x80
int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
 80028d0:	b510      	push	{r4, lr}
    uint16_t l = f->len;
 80028d2:	0092      	lsls	r2, r2, #2
 80028d4:	5a84      	ldrh	r4, [r0, r2]
 80028d6:	b2a3      	uxth	r3, r4
    if (l >= UART_FIFO_SIZE) {
 80028d8:	4294      	cmp	r4, r2
 80028da:	d305      	bcc.n	80028e8 <uart_fifo_push_isr+0x1a>
        f->overflow++;
 80028dc:	3204      	adds	r2, #4
 80028de:	5883      	ldr	r3, [r0, r2]
 80028e0:	3301      	adds	r3, #1
 80028e2:	5083      	str	r3, [r0, r2]
        return 0; // overflow, on jette l'octet
 80028e4:	2000      	movs	r0, #0
    }
    f->buf[l] = c;
    // écrire len en dernier pour éviter de laisser état incohérent
    f->len = l + 1;
    return 1;
}
 80028e6:	bd10      	pop	{r4, pc}
    f->buf[l] = c;
 80028e8:	54c1      	strb	r1, [r0, r3]
    f->len = l + 1;
 80028ea:	3301      	adds	r3, #1
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	5283      	strh	r3, [r0, r2]
    return 1;
 80028f0:	2001      	movs	r0, #1
 80028f2:	e7f8      	b.n	80028e6 <uart_fifo_push_isr+0x18>

080028f4 <uart_fifo_get_command>:

int uart_fifo_get_command(uart_fifo_t *f, char *out, size_t out_size) {
 80028f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028f6:	0005      	movs	r5, r0
 80028f8:	000f      	movs	r7, r1
 80028fa:	b085      	sub	sp, #20
    if (out_size == 0) return 0;
 80028fc:	2a00      	cmp	r2, #0
 80028fe:	d00c      	beq.n	800291a <uart_fifo_get_command+0x26>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002900:	b672      	cpsid	i

    // courte section critique pour éviter que l'ISR ne modifie len pendant la recherche/copie.
    __disable_irq();

    uint16_t len = f->len;
 8002902:	2380      	movs	r3, #128	@ 0x80
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	5ac3      	ldrh	r3, [r0, r3]
    uint16_t pos = 0xFFFF;
    // chercher '\n'
    for (uint16_t i = 0; i < len; ++i) {
        if (f->buf[i] == '\n') {
 8002908:	1e41      	subs	r1, r0, #1
    uint16_t len = f->len;
 800290a:	b29b      	uxth	r3, r3
 800290c:	9302      	str	r3, [sp, #8]
    for (uint16_t i = 0; i < len; ++i) {
 800290e:	2300      	movs	r3, #0
 8002910:	9802      	ldr	r0, [sp, #8]
 8002912:	b29e      	uxth	r6, r3
 8002914:	42b0      	cmp	r0, r6
 8002916:	d804      	bhi.n	8002922 <uart_fifo_get_command+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8002918:	b662      	cpsie	i
    if (out_size == 0) return 0;
 800291a:	2400      	movs	r4, #0
    }
    f->len = remaining;

    __enable_irq();
    return ret;
}
 800291c:	0020      	movs	r0, r4
 800291e:	b005      	add	sp, #20
 8002920:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (f->buf[i] == '\n') {
 8002922:	1c58      	adds	r0, r3, #1
 8002924:	9003      	str	r0, [sp, #12]
 8002926:	5c08      	ldrb	r0, [r1, r0]
 8002928:	280a      	cmp	r0, #10
 800292a:	d030      	beq.n	800298e <uart_fifo_get_command+0x9a>
 800292c:	9b03      	ldr	r3, [sp, #12]
 800292e:	e7ef      	b.n	8002910 <uart_fifo_get_command+0x1c>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8002930:	18eb      	adds	r3, r5, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	781b      	ldrb	r3, [r3, #0]
    uint16_t cmd_end = pos; // index du '\n'
 8002936:	0034      	movs	r4, r6
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8002938:	2b0d      	cmp	r3, #13
 800293a:	d101      	bne.n	8002940 <uart_fifo_get_command+0x4c>
        cmd_end -= 1;
 800293c:	1e74      	subs	r4, r6, #1
 800293e:	b2a4      	uxth	r4, r4
    if ((size_t)cmd_end < out_size) {
 8002940:	9401      	str	r4, [sp, #4]
 8002942:	4294      	cmp	r4, r2
 8002944:	d218      	bcs.n	8002978 <uart_fifo_get_command+0x84>
        memcpy(out, f->buf, cmd_end);
 8002946:	9a01      	ldr	r2, [sp, #4]
 8002948:	0029      	movs	r1, r5
 800294a:	0038      	movs	r0, r7
 800294c:	f003 fdde 	bl	800650c <memcpy>
        out[cmd_end] = '\0';
 8002950:	2300      	movs	r3, #0
 8002952:	9a01      	ldr	r2, [sp, #4]
 8002954:	54bb      	strb	r3, [r7, r2]
    uint16_t remaining = len - (pos + 1);
 8002956:	9b02      	ldr	r3, [sp, #8]
 8002958:	3b01      	subs	r3, #1
 800295a:	1b9e      	subs	r6, r3, r6
 800295c:	b2b6      	uxth	r6, r6
    if (remaining > 0) {
 800295e:	2e00      	cmp	r6, #0
 8002960:	d005      	beq.n	800296e <uart_fifo_get_command+0x7a>
        memmove(f->buf, f->buf + pos + 1, remaining);
 8002962:	9b03      	ldr	r3, [sp, #12]
 8002964:	0032      	movs	r2, r6
 8002966:	0028      	movs	r0, r5
 8002968:	18e9      	adds	r1, r5, r3
 800296a:	f003 fd5b 	bl	8006424 <memmove>
    f->len = remaining;
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	52ee      	strh	r6, [r5, r3]
 8002974:	b662      	cpsie	i
    return ret;
 8002976:	e7d1      	b.n	800291c <uart_fifo_get_command+0x28>
        memcpy(out, f->buf, out_size - 1);
 8002978:	1e54      	subs	r4, r2, #1
 800297a:	0022      	movs	r2, r4
 800297c:	0029      	movs	r1, r5
 800297e:	0038      	movs	r0, r7
 8002980:	f003 fdc4 	bl	800650c <memcpy>
        out[out_size - 1] = '\0';
 8002984:	2300      	movs	r3, #0
 8002986:	553b      	strb	r3, [r7, r4]
        ret = -1;
 8002988:	2401      	movs	r4, #1
 800298a:	4264      	negs	r4, r4
 800298c:	e7e3      	b.n	8002956 <uart_fifo_get_command+0x62>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 800298e:	2e00      	cmp	r6, #0
 8002990:	d1ce      	bne.n	8002930 <uart_fifo_get_command+0x3c>
    uint16_t cmd_end = pos; // index du '\n'
 8002992:	0034      	movs	r4, r6
    if ((size_t)cmd_end < out_size) {
 8002994:	9601      	str	r6, [sp, #4]
 8002996:	e7d6      	b.n	8002946 <uart_fifo_get_command+0x52>

08002998 <uart_write>:


/* --- helpers UART --- */
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
static void uart_write(const char *s)
{
 8002998:	b510      	push	{r4, lr}
 800299a:	0004      	movs	r4, r0
    HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 100);
 800299c:	f7fd fbba 	bl	8000114 <strlen>
 80029a0:	2364      	movs	r3, #100	@ 0x64
 80029a2:	b282      	uxth	r2, r0
 80029a4:	0021      	movs	r1, r4
 80029a6:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <uart_write+0x18>)
 80029a8:	f003 f92d 	bl	8005c06 <HAL_UART_Transmit>
}
 80029ac:	bd10      	pop	{r4, pc}
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	20000288 	.word	0x20000288

080029b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029b4:	b510      	push	{r4, lr}
 80029b6:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029b8:	2234      	movs	r2, #52	@ 0x34
 80029ba:	2100      	movs	r1, #0
 80029bc:	a805      	add	r0, sp, #20
 80029be:	f003 fd43 	bl	8006448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029c2:	2210      	movs	r2, #16
 80029c4:	2100      	movs	r1, #0
 80029c6:	a801      	add	r0, sp, #4
 80029c8:	f003 fd3e 	bl	8006448 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029cc:	2080      	movs	r0, #128	@ 0x80
 80029ce:	0080      	lsls	r0, r0, #2
 80029d0:	f001 f9bc 	bl	8003d4c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029d4:	2380      	movs	r3, #128	@ 0x80
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80029da:	2300      	movs	r3, #0
 80029dc:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80029de:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 8;
 80029e0:	3308      	adds	r3, #8
 80029e2:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029e4:	2380      	movs	r3, #128	@ 0x80
 80029e6:	029b      	lsls	r3, r3, #10
 80029e8:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80029ea:	23c0      	movs	r3, #192	@ 0xc0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029ec:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029ee:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80029f0:	05db      	lsls	r3, r3, #23
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029f2:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029f4:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029f6:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029f8:	940c      	str	r4, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029fa:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80029fc:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029fe:	f001 f9d1 	bl	8003da4 <HAL_RCC_OscConfig>
 8002a02:	2800      	cmp	r0, #0
 8002a04:	d001      	beq.n	8002a0a <SystemClock_Config+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
 8002a06:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a08:	e7fe      	b.n	8002a08 <SystemClock_Config+0x54>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a0a:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a0c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a0e:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a10:	2101      	movs	r1, #1
 8002a12:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a14:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a16:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a18:	f001 fc24 	bl	8004264 <HAL_RCC_ClockConfig>
 8002a1c:	2800      	cmp	r0, #0
 8002a1e:	d001      	beq.n	8002a24 <SystemClock_Config+0x70>
 8002a20:	b672      	cpsid	i
  while (1)
 8002a22:	e7fe      	b.n	8002a22 <SystemClock_Config+0x6e>
}
 8002a24:	b012      	add	sp, #72	@ 0x48
 8002a26:	bd10      	pop	{r4, pc}

08002a28 <HAL_TIM_PWM_Send_To_DMA>:
    ws2812_transfer_complete = 0;
 8002a28:	2100      	movs	r1, #0
{
 8002a2a:	b570      	push	{r4, r5, r6, lr}
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8002a2c:	4c05      	ldr	r4, [pc, #20]	@ (8002a44 <HAL_TIM_PWM_Send_To_DMA+0x1c>)
    ws2812_transfer_complete = 0;
 8002a2e:	4d06      	ldr	r5, [pc, #24]	@ (8002a48 <HAL_TIM_PWM_Send_To_DMA+0x20>)
{
 8002a30:	0002      	movs	r2, r0
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8002a32:	4b06      	ldr	r3, [pc, #24]	@ (8002a4c <HAL_TIM_PWM_Send_To_DMA+0x24>)
 8002a34:	0020      	movs	r0, r4
    ws2812_transfer_complete = 0;
 8002a36:	7029      	strb	r1, [r5, #0]
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8002a38:	f002 fa1e 	bl	8004e78 <HAL_TIM_PWM_Start_DMA>
    while(!ws2812_transfer_complete) {}
 8002a3c:	782b      	ldrb	r3, [r5, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0fc      	beq.n	8002a3c <HAL_TIM_PWM_Send_To_DMA+0x14>
}
 8002a42:	bd70      	pop	{r4, r5, r6, pc}
 8002a44:	20000378 	.word	0x20000378
 8002a48:	20000418 	.word	0x20000418
 8002a4c:	00000632 	.word	0x00000632

08002a50 <HAL_TIM_PWM_PulseFinishedCallback>:
    if(htim->Instance == TIM17)
 8002a50:	4b05      	ldr	r3, [pc, #20]	@ (8002a68 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8002a52:	6802      	ldr	r2, [r0, #0]
{
 8002a54:	b510      	push	{r4, lr}
    if(htim->Instance == TIM17)
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d105      	bne.n	8002a66 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
        HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	f002 fa86 	bl	8004f6c <HAL_TIM_PWM_Stop_DMA>
        ws2812_transfer_complete = 1;
 8002a60:	2201      	movs	r2, #1
 8002a62:	4b02      	ldr	r3, [pc, #8]	@ (8002a6c <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 8002a64:	701a      	strb	r2, [r3, #0]
}
 8002a66:	bd10      	pop	{r4, pc}
 8002a68:	40014800 	.word	0x40014800
 8002a6c:	20000418 	.word	0x20000418

08002a70 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART2)
 8002a70:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <HAL_UART_RxCpltCallback+0x20>)
 8002a72:	6802      	ldr	r2, [r0, #0]
{
 8002a74:	b510      	push	{r4, lr}
    if (huart->Instance == USART2)
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d109      	bne.n	8002a8e <HAL_UART_RxCpltCallback+0x1e>
    		uart_fifo_push_isr(&uartFifo, rx_data);
 8002a7a:	4c06      	ldr	r4, [pc, #24]	@ (8002a94 <HAL_UART_RxCpltCallback+0x24>)
 8002a7c:	4806      	ldr	r0, [pc, #24]	@ (8002a98 <HAL_UART_RxCpltCallback+0x28>)
 8002a7e:	7821      	ldrb	r1, [r4, #0]
 8002a80:	f7ff ff25 	bl	80028ce <uart_fifo_push_isr>
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002a84:	2201      	movs	r2, #1
 8002a86:	0021      	movs	r1, r4
 8002a88:	4804      	ldr	r0, [pc, #16]	@ (8002a9c <HAL_UART_RxCpltCallback+0x2c>)
 8002a8a:	f003 fa59 	bl	8005f40 <HAL_UART_Receive_IT>
}
 8002a8e:	bd10      	pop	{r4, pc}
 8002a90:	40004400 	.word	0x40004400
 8002a94:	20000284 	.word	0x20000284
 8002a98:	2000007c 	.word	0x2000007c
 8002a9c:	20000288 	.word	0x20000288

08002aa0 <is_board_at_init_setup>:
uint8_t is_board_at_init_setup(uint64_t board_bitmap) {
 8002aa0:	b570      	push	{r4, r5, r6, lr}
 8002aa2:	0005      	movs	r5, r0
 8002aa4:	000e      	movs	r6, r1
 8002aa6:	2400      	movs	r4, #0
		if(bitmap_get_bit(board_bitmap, index) == 0) {
 8002aa8:	0022      	movs	r2, r4
 8002aaa:	0028      	movs	r0, r5
 8002aac:	0031      	movs	r1, r6
 8002aae:	f7ff fb39 	bl	8002124 <bitmap_get_bit>
 8002ab2:	2800      	cmp	r0, #0
 8002ab4:	d00f      	beq.n	8002ad6 <is_board_at_init_setup+0x36>
	for(uint8_t index = 0; index < 16; ++index) {
 8002ab6:	3401      	adds	r4, #1
 8002ab8:	2c10      	cmp	r4, #16
 8002aba:	d1f5      	bne.n	8002aa8 <is_board_at_init_setup+0x8>
 8002abc:	3420      	adds	r4, #32
		if(bitmap_get_bit(board_bitmap, index) == 0) {
 8002abe:	0022      	movs	r2, r4
 8002ac0:	0028      	movs	r0, r5
 8002ac2:	0031      	movs	r1, r6
 8002ac4:	f7ff fb2e 	bl	8002124 <bitmap_get_bit>
 8002ac8:	2800      	cmp	r0, #0
 8002aca:	d004      	beq.n	8002ad6 <is_board_at_init_setup+0x36>
	for(uint8_t index = 48; index < 64; ++index) {
 8002acc:	3401      	adds	r4, #1
 8002ace:	2c40      	cmp	r4, #64	@ 0x40
 8002ad0:	d1f5      	bne.n	8002abe <is_board_at_init_setup+0x1e>
	return 1;
 8002ad2:	2001      	movs	r0, #1
}
 8002ad4:	bd70      	pop	{r4, r5, r6, pc}
				return 0;
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	e7fc      	b.n	8002ad4 <is_board_at_init_setup+0x34>

08002ada <is_a_piece_lift>:
uint8_t is_a_piece_lift(uint64_t current, uint64_t old) {
 8002ada:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002adc:	0005      	movs	r5, r0
 8002ade:	0016      	movs	r6, r2
 8002ae0:	001f      	movs	r7, r3
 8002ae2:	2400      	movs	r4, #0
 8002ae4:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(old, index) == 1 && bitmap_get_bit(current, index) == 0) {
 8002ae6:	0022      	movs	r2, r4
 8002ae8:	0030      	movs	r0, r6
 8002aea:	0039      	movs	r1, r7
 8002aec:	f7ff fb1a 	bl	8002124 <bitmap_get_bit>
 8002af0:	2801      	cmp	r0, #1
 8002af2:	d004      	beq.n	8002afe <is_a_piece_lift+0x24>
	for(uint8_t index = 0; index < 64; ++index) {
 8002af4:	3401      	adds	r4, #1
 8002af6:	2c40      	cmp	r4, #64	@ 0x40
 8002af8:	d1f5      	bne.n	8002ae6 <is_a_piece_lift+0xc>
	return NO_INDEX_FOUND;
 8002afa:	20ff      	movs	r0, #255	@ 0xff
}
 8002afc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(bitmap_get_bit(old, index) == 1 && bitmap_get_bit(current, index) == 0) {
 8002afe:	0022      	movs	r2, r4
 8002b00:	0028      	movs	r0, r5
 8002b02:	9901      	ldr	r1, [sp, #4]
 8002b04:	f7ff fb0e 	bl	8002124 <bitmap_get_bit>
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	d1f3      	bne.n	8002af4 <is_a_piece_lift+0x1a>
 8002b0c:	b2e0      	uxtb	r0, r4
 8002b0e:	e7f5      	b.n	8002afc <is_a_piece_lift+0x22>

08002b10 <is_a_piece_placed>:
uint8_t is_a_piece_placed(uint64_t current, uint64_t old) {
 8002b10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b12:	0005      	movs	r5, r0
 8002b14:	0016      	movs	r6, r2
 8002b16:	001f      	movs	r7, r3
 8002b18:	2400      	movs	r4, #0
 8002b1a:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(old, index) == 0 && bitmap_get_bit(current, index) == 1) {
 8002b1c:	0022      	movs	r2, r4
 8002b1e:	0030      	movs	r0, r6
 8002b20:	0039      	movs	r1, r7
 8002b22:	f7ff faff 	bl	8002124 <bitmap_get_bit>
 8002b26:	2800      	cmp	r0, #0
 8002b28:	d004      	beq.n	8002b34 <is_a_piece_placed+0x24>
	for(uint8_t index = 0; index < 64; ++index) {
 8002b2a:	3401      	adds	r4, #1
 8002b2c:	2c40      	cmp	r4, #64	@ 0x40
 8002b2e:	d1f5      	bne.n	8002b1c <is_a_piece_placed+0xc>
	return NO_INDEX_FOUND;
 8002b30:	20ff      	movs	r0, #255	@ 0xff
}
 8002b32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(bitmap_get_bit(old, index) == 0 && bitmap_get_bit(current, index) == 1) {
 8002b34:	0022      	movs	r2, r4
 8002b36:	0028      	movs	r0, r5
 8002b38:	9901      	ldr	r1, [sp, #4]
 8002b3a:	f7ff faf3 	bl	8002124 <bitmap_get_bit>
 8002b3e:	2801      	cmp	r0, #1
 8002b40:	d1f3      	bne.n	8002b2a <is_a_piece_placed+0x1a>
 8002b42:	b2e0      	uxtb	r0, r4
 8002b44:	e7f5      	b.n	8002b32 <is_a_piece_placed+0x22>
	...

08002b48 <set_gpio_column>:
void set_gpio_column(uint8_t column) {
 8002b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b4a:	0006      	movs	r6, r0
	uint8_t mask = 1;
 8002b4c:	2401      	movs	r4, #1
 8002b4e:	4d08      	ldr	r5, [pc, #32]	@ (8002b70 <set_gpio_column+0x28>)
 8002b50:	4f08      	ldr	r7, [pc, #32]	@ (8002b74 <set_gpio_column+0x2c>)
		if(column & mask) {
 8002b52:	0022      	movs	r2, r4
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8002b54:	69a8      	ldr	r0, [r5, #24]
 8002b56:	8ba9      	ldrh	r1, [r5, #28]
		if(column & mask) {
 8002b58:	4032      	ands	r2, r6
 8002b5a:	4234      	tst	r4, r6
 8002b5c:	d000      	beq.n	8002b60 <set_gpio_column+0x18>
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8002b5e:	2201      	movs	r2, #1
		mask *= 2;
 8002b60:	0064      	lsls	r4, r4, #1
	for(uint8_t i = COL0; i < PIN_NUMBER_FOR_COLUMN + COL0; ++i) {
 8002b62:	3508      	adds	r5, #8
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_RESET);
 8002b64:	f001 f844 	bl	8003bf0 <HAL_GPIO_WritePin>
		mask *= 2;
 8002b68:	b2e4      	uxtb	r4, r4
	for(uint8_t i = COL0; i < PIN_NUMBER_FOR_COLUMN + COL0; ++i) {
 8002b6a:	42bd      	cmp	r5, r7
 8002b6c:	d1f1      	bne.n	8002b52 <set_gpio_column+0xa>
}
 8002b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b70:	08006fb4 	.word	0x08006fb4
 8002b74:	08006fcc 	.word	0x08006fcc

08002b78 <set_gpio_line>:
void set_gpio_line(uint8_t line) {
 8002b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b7a:	0006      	movs	r6, r0
	uint8_t mask = 1;
 8002b7c:	2401      	movs	r4, #1
 8002b7e:	4d08      	ldr	r5, [pc, #32]	@ (8002ba0 <set_gpio_line+0x28>)
 8002b80:	4f08      	ldr	r7, [pc, #32]	@ (8002ba4 <set_gpio_line+0x2c>)
		if(line & mask) {
 8002b82:	0022      	movs	r2, r4
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8002b84:	6828      	ldr	r0, [r5, #0]
 8002b86:	88a9      	ldrh	r1, [r5, #4]
		if(line & mask) {
 8002b88:	4032      	ands	r2, r6
 8002b8a:	4234      	tst	r4, r6
 8002b8c:	d000      	beq.n	8002b90 <set_gpio_line+0x18>
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8002b8e:	2201      	movs	r2, #1
		mask *= 2;
 8002b90:	0064      	lsls	r4, r4, #1
	for(uint8_t i = ROW0; i < PIN_NUMBER_FOR_LINE; ++i) {
 8002b92:	3508      	adds	r5, #8
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_RESET);
 8002b94:	f001 f82c 	bl	8003bf0 <HAL_GPIO_WritePin>
		mask *= 2;
 8002b98:	b2e4      	uxtb	r4, r4
	for(uint8_t i = ROW0; i < PIN_NUMBER_FOR_LINE; ++i) {
 8002b9a:	42bd      	cmp	r5, r7
 8002b9c:	d1f1      	bne.n	8002b82 <set_gpio_line+0xa>
}
 8002b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ba0:	08006fb4 	.word	0x08006fb4
 8002ba4:	08006fcc 	.word	0x08006fcc

08002ba8 <read_reed_value>:
uint8_t read_reed_value(Square square) {
 8002ba8:	b513      	push	{r0, r1, r4, lr}
 8002baa:	ac01      	add	r4, sp, #4
 8002bac:	8020      	strh	r0, [r4, #0]
	set_gpio_column(square.column);
 8002bae:	b2c0      	uxtb	r0, r0
 8002bb0:	f7ff ffca 	bl	8002b48 <set_gpio_column>
	set_gpio_line(square.line);
 8002bb4:	7860      	ldrb	r0, [r4, #1]
 8002bb6:	f7ff ffdf 	bl	8002b78 <set_gpio_line>
	return HAL_GPIO_ReadPin(gpio_pins[READ].port, gpio_pins[READ].pin);
 8002bba:	2101      	movs	r1, #1
 8002bbc:	4801      	ldr	r0, [pc, #4]	@ (8002bc4 <read_reed_value+0x1c>)
 8002bbe:	f001 f811 	bl	8003be4 <HAL_GPIO_ReadPin>
}
 8002bc2:	bd16      	pop	{r1, r2, r4, pc}
 8002bc4:	50000400 	.word	0x50000400

08002bc8 <read_full_board>:
void read_full_board(uint64_t *board_bitmap) {
 8002bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bca:	0006      	movs	r6, r0
 8002bcc:	2500      	movs	r5, #0
 8002bce:	b085      	sub	sp, #20
 8002bd0:	2400      	movs	r4, #0
 8002bd2:	00eb      	lsls	r3, r5, #3
 8002bd4:	b2ef      	uxtb	r7, r5
		for(uint8_t column = 0; column < BOARD_HEIGHT; ++column) {
 8002bd6:	9301      	str	r3, [sp, #4]
			square.column = column;
 8002bd8:	ab03      	add	r3, sp, #12
 8002bda:	701c      	strb	r4, [r3, #0]
			square.line = line;
 8002bdc:	705f      	strb	r7, [r3, #1]
			if(read_reed_value(square)) {
 8002bde:	9803      	ldr	r0, [sp, #12]
 8002be0:	f7ff ffe2 	bl	8002ba8 <read_reed_value>
				bitmap_set_bit(board_bitmap, line * BOARD_WIDTH + column);
 8002be4:	9b01      	ldr	r3, [sp, #4]
 8002be6:	18e1      	adds	r1, r4, r3
			if(read_reed_value(square)) {
 8002be8:	2800      	cmp	r0, #0
 8002bea:	d00a      	beq.n	8002c02 <read_full_board+0x3a>
				bitmap_set_bit(board_bitmap, line * BOARD_WIDTH + column);
 8002bec:	0030      	movs	r0, r6
 8002bee:	f7ff fa7b 	bl	80020e8 <bitmap_set_bit>
		for(uint8_t column = 0; column < BOARD_HEIGHT; ++column) {
 8002bf2:	3401      	adds	r4, #1
 8002bf4:	2c08      	cmp	r4, #8
 8002bf6:	d1ef      	bne.n	8002bd8 <read_full_board+0x10>
	for(uint8_t line = 0; line < BOARD_WIDTH; ++line) {
 8002bf8:	3501      	adds	r5, #1
 8002bfa:	2d08      	cmp	r5, #8
 8002bfc:	d1e8      	bne.n	8002bd0 <read_full_board+0x8>
}
 8002bfe:	b005      	add	sp, #20
 8002c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
				bitmap_clear_bit(board_bitmap, line * BOARD_WIDTH + column);
 8002c02:	0030      	movs	r0, r6
 8002c04:	f7ff fa7f 	bl	8002106 <bitmap_clear_bit>
 8002c08:	e7f3      	b.n	8002bf2 <read_full_board+0x2a>

08002c0a <leds_clear>:
	for(uint8_t index = 0; index < LED_NUMBER; ++index) {
 8002c0a:	0002      	movs	r2, r0
		colors[index][0] = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	32c0      	adds	r2, #192	@ 0xc0
 8002c10:	7003      	strb	r3, [r0, #0]
		colors[index][1] = 0;
 8002c12:	7043      	strb	r3, [r0, #1]
		colors[index][2] = 0;
 8002c14:	7083      	strb	r3, [r0, #2]
	for(uint8_t index = 0; index < LED_NUMBER; ++index) {
 8002c16:	3003      	adds	r0, #3
 8002c18:	4290      	cmp	r0, r2
 8002c1a:	d1f9      	bne.n	8002c10 <leds_clear+0x6>
}
 8002c1c:	4770      	bx	lr

08002c1e <led_set>:
void led_set(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t colors[][3], uint8_t brightness) {
 8002c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c20:	001f      	movs	r7, r3
 8002c22:	ab06      	add	r3, sp, #24
 8002c24:	cb10      	ldmia	r3!, {r4}
 8002c26:	0016      	movs	r6, r2
 8002c28:	781d      	ldrb	r5, [r3, #0]
	colors[index][0] = (uint8_t)(r * brightness / 255);
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	4369      	muls	r1, r5
 8002c2e:	4343      	muls	r3, r0
 8002c30:	0008      	movs	r0, r1
 8002c32:	21ff      	movs	r1, #255	@ 0xff
 8002c34:	18e4      	adds	r4, r4, r3
 8002c36:	f7fd fb13 	bl	8000260 <__divsi3>
 8002c3a:	7020      	strb	r0, [r4, #0]
	colors[index][1] = (uint8_t)(g * brightness / 255);
 8002c3c:	0030      	movs	r0, r6
 8002c3e:	21ff      	movs	r1, #255	@ 0xff
 8002c40:	4368      	muls	r0, r5
 8002c42:	f7fd fb0d 	bl	8000260 <__divsi3>
 8002c46:	7060      	strb	r0, [r4, #1]
	colors[index][2] = (uint8_t)(b * brightness / 255);
 8002c48:	0028      	movs	r0, r5
 8002c4a:	21ff      	movs	r1, #255	@ 0xff
 8002c4c:	4378      	muls	r0, r7
 8002c4e:	f7fd fb07 	bl	8000260 <__divsi3>
 8002c52:	70a0      	strb	r0, [r4, #2]
}
 8002c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c58 <hsv_to_rgb>:
void hsv_to_rgb(int h, int s, int v, uint8_t colors[][3], int from_index) {
 8002c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c5a:	0005      	movs	r5, r0
 8002c5c:	b087      	sub	sp, #28
 8002c5e:	0008      	movs	r0, r1
 8002c60:	0014      	movs	r4, r2
 8002c62:	9304      	str	r3, [sp, #16]
  float ss = s / 255.0;
 8002c64:	f7ff f874 	bl	8001d50 <__aeabi_i2d>
 8002c68:	2200      	movs	r2, #0
 8002c6a:	4b4e      	ldr	r3, [pc, #312]	@ (8002da4 <hsv_to_rgb+0x14c>)
 8002c6c:	f7fe fa72 	bl	8001154 <__aeabi_ddiv>
 8002c70:	f7ff f89c 	bl	8001dac <__aeabi_d2f>
 8002c74:	9002      	str	r0, [sp, #8]
  float vv = v / 255.0;
 8002c76:	0020      	movs	r0, r4
 8002c78:	f7ff f86a 	bl	8001d50 <__aeabi_i2d>
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	4b49      	ldr	r3, [pc, #292]	@ (8002da4 <hsv_to_rgb+0x14c>)
 8002c80:	f7fe fa68 	bl	8001154 <__aeabi_ddiv>
 8002c84:	f7ff f892 	bl	8001dac <__aeabi_d2f>
 8002c88:	1c04      	adds	r4, r0, #0
  float hh = h / 255.0 * 360;
 8002c8a:	0028      	movs	r0, r5
 8002c8c:	f7ff f860 	bl	8001d50 <__aeabi_i2d>
 8002c90:	2200      	movs	r2, #0
 8002c92:	4b44      	ldr	r3, [pc, #272]	@ (8002da4 <hsv_to_rgb+0x14c>)
 8002c94:	f7fe fa5e 	bl	8001154 <__aeabi_ddiv>
 8002c98:	4b43      	ldr	r3, [pc, #268]	@ (8002da8 <hsv_to_rgb+0x150>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f7fe fd72 	bl	8001784 <__aeabi_dmul>
 8002ca0:	f7ff f884 	bl	8001dac <__aeabi_d2f>
  int i = (int)(hh / 60) % 6;
 8002ca4:	4941      	ldr	r1, [pc, #260]	@ (8002dac <hsv_to_rgb+0x154>)
 8002ca6:	f7fd fd11 	bl	80006cc <__aeabi_fdiv>
 8002caa:	1c07      	adds	r7, r0, #0
 8002cac:	f7fe f9e2 	bl	8001074 <__aeabi_f2iz>
 8002cb0:	2106      	movs	r1, #6
 8002cb2:	f7fd fbbb 	bl	800042c <__aeabi_idivmod>
  float f = (hh / 60) - i;
 8002cb6:	0008      	movs	r0, r1
  int i = (int)(hh / 60) % 6;
 8002cb8:	000d      	movs	r5, r1
  float f = (hh / 60) - i;
 8002cba:	f7fe f9fb 	bl	80010b4 <__aeabi_i2f>
 8002cbe:	1c01      	adds	r1, r0, #0
 8002cc0:	1c38      	adds	r0, r7, #0
 8002cc2:	f7fd ff73 	bl	8000bac <__aeabi_fsub>
 8002cc6:	9003      	str	r0, [sp, #12]
  float p = vv * (1 - ss);
 8002cc8:	20fe      	movs	r0, #254	@ 0xfe
 8002cca:	9902      	ldr	r1, [sp, #8]
 8002ccc:	0580      	lsls	r0, r0, #22
 8002cce:	f7fd ff6d 	bl	8000bac <__aeabi_fsub>
 8002cd2:	1c21      	adds	r1, r4, #0
 8002cd4:	f7fd fe10 	bl	80008f8 <__aeabi_fmul>
  float q = vv * (1 - f * ss);
 8002cd8:	9903      	ldr	r1, [sp, #12]
  float p = vv * (1 - ss);
 8002cda:	1c06      	adds	r6, r0, #0
  float q = vv * (1 - f * ss);
 8002cdc:	9802      	ldr	r0, [sp, #8]
 8002cde:	f7fd fe0b 	bl	80008f8 <__aeabi_fmul>
 8002ce2:	1c01      	adds	r1, r0, #0
 8002ce4:	20fe      	movs	r0, #254	@ 0xfe
 8002ce6:	0580      	lsls	r0, r0, #22
 8002ce8:	f7fd ff60 	bl	8000bac <__aeabi_fsub>
 8002cec:	1c21      	adds	r1, r4, #0
 8002cee:	f7fd fe03 	bl	80008f8 <__aeabi_fmul>
 8002cf2:	9005      	str	r0, [sp, #20]
 8002cf4:	1c07      	adds	r7, r0, #0
  float t = vv * (1 - (1 - f) * ss);
 8002cf6:	20fe      	movs	r0, #254	@ 0xfe
 8002cf8:	9903      	ldr	r1, [sp, #12]
 8002cfa:	0580      	lsls	r0, r0, #22
 8002cfc:	f7fd ff56 	bl	8000bac <__aeabi_fsub>
 8002d00:	9902      	ldr	r1, [sp, #8]
 8002d02:	f7fd fdf9 	bl	80008f8 <__aeabi_fmul>
 8002d06:	1c01      	adds	r1, r0, #0
 8002d08:	20fe      	movs	r0, #254	@ 0xfe
 8002d0a:	0580      	lsls	r0, r0, #22
 8002d0c:	f7fd ff4e 	bl	8000bac <__aeabi_fsub>
 8002d10:	1c21      	adds	r1, r4, #0
 8002d12:	f7fd fdf1 	bl	80008f8 <__aeabi_fmul>
 8002d16:	1c03      	adds	r3, r0, #0
  switch (i) {
 8002d18:	2d04      	cmp	r5, #4
 8002d1a:	d81b      	bhi.n	8002d54 <hsv_to_rgb+0xfc>
 8002d1c:	0028      	movs	r0, r5
 8002d1e:	f7fd fa01 	bl	8000124 <__gnu_thumb1_case_uqi>
 8002d22:	0803      	.short	0x0803
 8002d24:	1006      	.short	0x1006
 8002d26:	14          	.byte	0x14
 8002d27:	00          	.byte	0x00
    case 0: rf = vv; gf = t; bf = p; break;
 8002d28:	1c27      	adds	r7, r4, #0
    case 3: rf = p; gf = q; bf = vv; break;
 8002d2a:	1c1c      	adds	r4, r3, #0
 8002d2c:	e001      	b.n	8002d32 <hsv_to_rgb+0xda>
    case 2: rf = p; gf = vv; bf = t; break;
 8002d2e:	1c37      	adds	r7, r6, #0
 8002d30:	1c1e      	adds	r6, r3, #0
  for(uint8_t i = from_index; i < from_index + 8; ++i) {
 8002d32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002d34:	b2dd      	uxtb	r5, r3
 8002d36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002d38:	3307      	adds	r3, #7
 8002d3a:	42ab      	cmp	r3, r5
 8002d3c:	da0e      	bge.n	8002d5c <hsv_to_rgb+0x104>
}
 8002d3e:	b007      	add	sp, #28
 8002d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    case 3: rf = p; gf = q; bf = vv; break;
 8002d42:	1c3b      	adds	r3, r7, #0
 8002d44:	1c37      	adds	r7, r6, #0
 8002d46:	1c26      	adds	r6, r4, #0
 8002d48:	e7ef      	b.n	8002d2a <hsv_to_rgb+0xd2>
    case 4: rf = t; gf = p; bf = vv; break;
 8002d4a:	1c22      	adds	r2, r4, #0
 8002d4c:	1c1f      	adds	r7, r3, #0
 8002d4e:	1c34      	adds	r4, r6, #0
 8002d50:	1c16      	adds	r6, r2, #0
 8002d52:	e7ee      	b.n	8002d32 <hsv_to_rgb+0xda>
    default: rf = vv; gf = p; bf = q; break;
 8002d54:	1c27      	adds	r7, r4, #0
 8002d56:	1c34      	adds	r4, r6, #0
 8002d58:	9e05      	ldr	r6, [sp, #20]
 8002d5a:	e7ea      	b.n	8002d32 <hsv_to_rgb+0xda>
  	int b = (uint8_t)(bf*255);
 8002d5c:	4914      	ldr	r1, [pc, #80]	@ (8002db0 <hsv_to_rgb+0x158>)
 8002d5e:	1c30      	adds	r0, r6, #0
 8002d60:	f7fd fdca 	bl	80008f8 <__aeabi_fmul>
 8002d64:	f7fd fbce 	bl	8000504 <__aeabi_f2uiz>
  	int g = (uint8_t)(gf*255);
 8002d68:	4911      	ldr	r1, [pc, #68]	@ (8002db0 <hsv_to_rgb+0x158>)
  	led_set(i, r, g, b, colors, brightness);
 8002d6a:	b2c3      	uxtb	r3, r0
  	int g = (uint8_t)(gf*255);
 8002d6c:	1c20      	adds	r0, r4, #0
  	led_set(i, r, g, b, colors, brightness);
 8002d6e:	9302      	str	r3, [sp, #8]
  	int g = (uint8_t)(gf*255);
 8002d70:	f7fd fdc2 	bl	80008f8 <__aeabi_fmul>
 8002d74:	f7fd fbc6 	bl	8000504 <__aeabi_f2uiz>
  	int r = (uint8_t)(rf*255);
 8002d78:	490d      	ldr	r1, [pc, #52]	@ (8002db0 <hsv_to_rgb+0x158>)
  	led_set(i, r, g, b, colors, brightness);
 8002d7a:	b2c3      	uxtb	r3, r0
  	int r = (uint8_t)(rf*255);
 8002d7c:	1c38      	adds	r0, r7, #0
  	led_set(i, r, g, b, colors, brightness);
 8002d7e:	9303      	str	r3, [sp, #12]
  	int r = (uint8_t)(rf*255);
 8002d80:	f7fd fdba 	bl	80008f8 <__aeabi_fmul>
 8002d84:	f7fd fbbe 	bl	8000504 <__aeabi_f2uiz>
  	led_set(i, r, g, b, colors, brightness);
 8002d88:	2340      	movs	r3, #64	@ 0x40
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	9b04      	ldr	r3, [sp, #16]
 8002d8e:	b2c1      	uxtb	r1, r0
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	0028      	movs	r0, r5
 8002d94:	9b02      	ldr	r3, [sp, #8]
 8002d96:	9a03      	ldr	r2, [sp, #12]
  for(uint8_t i = from_index; i < from_index + 8; ++i) {
 8002d98:	3501      	adds	r5, #1
  	led_set(i, r, g, b, colors, brightness);
 8002d9a:	f7ff ff40 	bl	8002c1e <led_set>
  for(uint8_t i = from_index; i < from_index + 8; ++i) {
 8002d9e:	b2ed      	uxtb	r5, r5
 8002da0:	e7c9      	b.n	8002d36 <hsv_to_rgb+0xde>
 8002da2:	46c0      	nop			@ (mov r8, r8)
 8002da4:	406fe000 	.word	0x406fe000
 8002da8:	40768000 	.word	0x40768000
 8002dac:	42700000 	.word	0x42700000
 8002db0:	437f0000 	.word	0x437f0000

08002db4 <main>:
{
 8002db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db6:	4cbf      	ldr	r4, [pc, #764]	@ (80030b4 <main+0x300>)
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8002db8:	2100      	movs	r1, #0
{
 8002dba:	44a5      	add	sp, r4
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8002dbc:	4abe      	ldr	r2, [pc, #760]	@ (80030b8 <main+0x304>)
 8002dbe:	a89d      	add	r0, sp, #628	@ 0x274
 8002dc0:	f003 fb42 	bl	8006448 <memset>
	uint8_t   colors[LED_NUMBER][3] = {0};
 8002dc4:	22c0      	movs	r2, #192	@ 0xc0
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	a86d      	add	r0, sp, #436	@ 0x1b4
 8002dca:	f003 fb3d 	bl	8006448 <memset>
  uint64_t  board_bitmap = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd2:	2702      	movs	r7, #2
  uint64_t  board_bitmap = 0;
 8002dd4:	9208      	str	r2, [sp, #32]
 8002dd6:	9309      	str	r3, [sp, #36]	@ 0x24
  char msg[64] = {0};
 8002dd8:	2100      	movs	r1, #0
 8002dda:	3240      	adds	r2, #64	@ 0x40
 8002ddc:	a816      	add	r0, sp, #88	@ 0x58
 8002dde:	f003 fb33 	bl	8006448 <memset>
  HAL_Init();
 8002de2:	f000 fc21 	bl	8003628 <HAL_Init>
  SystemClock_Config();
 8002de6:	f7ff fde5 	bl	80029b4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dea:	2214      	movs	r2, #20
 8002dec:	2100      	movs	r1, #0
 8002dee:	a846      	add	r0, sp, #280	@ 0x118
 8002df0:	f003 fb2a 	bl	8006448 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002df4:	2204      	movs	r2, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df6:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8002df8:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfa:	4db0      	ldr	r5, [pc, #704]	@ (80030bc <main+0x308>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8002dfc:	48b0      	ldr	r0, [pc, #704]	@ (80030c0 <main+0x30c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8002e00:	0209      	lsls	r1, r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e02:	433b      	orrs	r3, r7
 8002e04:	636b      	str	r3, [r5, #52]	@ 0x34
 8002e06:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e08:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0a:	403b      	ands	r3, r7
 8002e0c:	9305      	str	r3, [sp, #20]
 8002e0e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e10:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002e12:	4313      	orrs	r3, r2
 8002e14:	636b      	str	r3, [r5, #52]	@ 0x34
 8002e16:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002e18:	4013      	ands	r3, r2
 8002e1a:	9306      	str	r3, [sp, #24]
 8002e1c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e1e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8002e20:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e22:	4333      	orrs	r3, r6
 8002e24:	636b      	str	r3, [r5, #52]	@ 0x34
 8002e26:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002e28:	4033      	ands	r3, r6
 8002e2a:	9307      	str	r3, [sp, #28]
 8002e2c:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8002e2e:	f000 fedf 	bl	8003bf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8002e32:	20a0      	movs	r0, #160	@ 0xa0
 8002e34:	2200      	movs	r2, #0
 8002e36:	49a3      	ldr	r1, [pc, #652]	@ (80030c4 <main+0x310>)
 8002e38:	05c0      	lsls	r0, r0, #23
 8002e3a:	f000 fed9 	bl	8003bf0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e3e:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e40:	48a1      	ldr	r0, [pc, #644]	@ (80030c8 <main+0x314>)
 8002e42:	a946      	add	r1, sp, #280	@ 0x118
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e44:	9346      	str	r3, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e46:	9447      	str	r4, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	9448      	str	r4, [sp, #288]	@ 0x120
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e4a:	f000 fe19 	bl	8003a80 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e4e:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e50:	489b      	ldr	r0, [pc, #620]	@ (80030c0 <main+0x30c>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e52:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e54:	a946      	add	r1, sp, #280	@ 0x118
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e56:	9346      	str	r3, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e58:	9647      	str	r6, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5a:	9448      	str	r4, [sp, #288]	@ 0x120
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5c:	9449      	str	r4, [sp, #292]	@ 0x124
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e5e:	f000 fe0f 	bl	8003a80 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e62:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8002e64:	4b97      	ldr	r3, [pc, #604]	@ (80030c4 <main+0x310>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e66:	a946      	add	r1, sp, #280	@ 0x118
 8002e68:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8002e6a:	9346      	str	r3, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e6c:	9647      	str	r6, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6e:	9448      	str	r4, [sp, #288]	@ 0x120
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e70:	9449      	str	r4, [sp, #292]	@ 0x124
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e72:	f000 fe05 	bl	8003a80 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e76:	4894      	ldr	r0, [pc, #592]	@ (80030c8 <main+0x314>)
 8002e78:	a946      	add	r1, sp, #280	@ 0x118
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e7a:	9646      	str	r6, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e7c:	9447      	str	r4, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e7e:	9748      	str	r7, [sp, #288]	@ 0x120
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e80:	f000 fdfe 	bl	8003a80 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e84:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e86:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e88:	4333      	orrs	r3, r6
 8002e8a:	63ab      	str	r3, [r5, #56]	@ 0x38
 8002e8c:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e8e:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e90:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e92:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e94:	9304      	str	r3, [sp, #16]
 8002e96:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e98:	f000 fbfe 	bl	8003698 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e9c:	2009      	movs	r0, #9
 8002e9e:	f000 fc25 	bl	80036ec <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8002ea2:	4d8a      	ldr	r5, [pc, #552]	@ (80030cc <main+0x318>)
 8002ea4:	4b8a      	ldr	r3, [pc, #552]	@ (80030d0 <main+0x31c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ea6:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8002ea8:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8002eaa:	4b8a      	ldr	r3, [pc, #552]	@ (80030d4 <main+0x320>)
  hi2c1.Init.OwnAddress1 = 0;
 8002eac:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x00B07CB4;
 8002eae:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002eb0:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002eb2:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002eb4:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002eb6:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002eb8:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002eba:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ebc:	f000 fe9e 	bl	8003bfc <HAL_I2C_Init>
 8002ec0:	0001      	movs	r1, r0
 8002ec2:	42a0      	cmp	r0, r4
 8002ec4:	d001      	beq.n	8002eca <main+0x116>
 8002ec6:	b672      	cpsid	i
  while (1)
 8002ec8:	e7fe      	b.n	8002ec8 <main+0x114>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002eca:	0028      	movs	r0, r5
 8002ecc:	f000 fef4 	bl	8003cb8 <HAL_I2CEx_ConfigAnalogFilter>
 8002ed0:	1e01      	subs	r1, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <main+0x124>
 8002ed4:	b672      	cpsid	i
  while (1)
 8002ed6:	e7fe      	b.n	8002ed6 <main+0x122>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ed8:	0028      	movs	r0, r5
 8002eda:	f000 ff13 	bl	8003d04 <HAL_I2CEx_ConfigDigitalFilter>
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	d001      	beq.n	8002ee6 <main+0x132>
 8002ee2:	b672      	cpsid	i
  while (1)
 8002ee4:	e7fe      	b.n	8002ee4 <main+0x130>
  huart2.Instance = USART2;
 8002ee6:	4d7c      	ldr	r5, [pc, #496]	@ (80030d8 <main+0x324>)
 8002ee8:	4b7c      	ldr	r3, [pc, #496]	@ (80030dc <main+0x328>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002eea:	60a8      	str	r0, [r5, #8]
  huart2.Instance = USART2;
 8002eec:	602b      	str	r3, [r5, #0]
  huart2.Init.BaudRate = 115200;
 8002eee:	23e1      	movs	r3, #225	@ 0xe1
 8002ef0:	025b      	lsls	r3, r3, #9
 8002ef2:	606b      	str	r3, [r5, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ef4:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ef6:	60e8      	str	r0, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ef8:	6128      	str	r0, [r5, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002efa:	61a8      	str	r0, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002efc:	61e8      	str	r0, [r5, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002efe:	6228      	str	r0, [r5, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f00:	6268      	str	r0, [r5, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f02:	62a8      	str	r0, [r5, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f04:	0028      	movs	r0, r5
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f06:	616b      	str	r3, [r5, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f08:	f002 ff4c 	bl	8005da4 <HAL_UART_Init>
 8002f0c:	1e04      	subs	r4, r0, #0
 8002f0e:	d001      	beq.n	8002f14 <main+0x160>
 8002f10:	b672      	cpsid	i
  while (1)
 8002f12:	e7fe      	b.n	8002f12 <main+0x15e>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f14:	0001      	movs	r1, r0
 8002f16:	221c      	movs	r2, #28
 8002f18:	a826      	add	r0, sp, #152	@ 0x98
 8002f1a:	f003 fa95 	bl	8006448 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f1e:	2234      	movs	r2, #52	@ 0x34
 8002f20:	0021      	movs	r1, r4
 8002f22:	a846      	add	r0, sp, #280	@ 0x118
 8002f24:	f003 fa90 	bl	8006448 <memset>
  htim17.Instance = TIM17;
 8002f28:	4f6d      	ldr	r7, [pc, #436]	@ (80030e0 <main+0x32c>)
 8002f2a:	4b6e      	ldr	r3, [pc, #440]	@ (80030e4 <main+0x330>)
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002f2c:	0038      	movs	r0, r7
  htim17.Instance = TIM17;
 8002f2e:	603b      	str	r3, [r7, #0]
  htim17.Init.Period = 39;
 8002f30:	2327      	movs	r3, #39	@ 0x27
  htim17.Init.Prescaler = 0;
 8002f32:	607c      	str	r4, [r7, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f34:	60bc      	str	r4, [r7, #8]
  htim17.Init.Period = 39;
 8002f36:	60fb      	str	r3, [r7, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f38:	613c      	str	r4, [r7, #16]
  htim17.Init.RepetitionCounter = 0;
 8002f3a:	617c      	str	r4, [r7, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f3c:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002f3e:	f001 fd83 	bl	8004a48 <HAL_TIM_Base_Init>
 8002f42:	2800      	cmp	r0, #0
 8002f44:	d001      	beq.n	8002f4a <main+0x196>
 8002f46:	b672      	cpsid	i
  while (1)
 8002f48:	e7fe      	b.n	8002f48 <main+0x194>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8002f4a:	0038      	movs	r0, r7
 8002f4c:	f001 fda6 	bl	8004a9c <HAL_TIM_PWM_Init>
 8002f50:	1e02      	subs	r2, r0, #0
 8002f52:	d001      	beq.n	8002f58 <main+0x1a4>
 8002f54:	b672      	cpsid	i
  while (1)
 8002f56:	e7fe      	b.n	8002f56 <main+0x1a2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f58:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8002f5a:	9027      	str	r0, [sp, #156]	@ 0x9c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f5c:	9028      	str	r0, [sp, #160]	@ 0xa0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f5e:	9029      	str	r0, [sp, #164]	@ 0xa4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f60:	902a      	str	r0, [sp, #168]	@ 0xa8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002f62:	902b      	str	r0, [sp, #172]	@ 0xac
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002f64:	902c      	str	r0, [sp, #176]	@ 0xb0
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f66:	a926      	add	r1, sp, #152	@ 0x98
 8002f68:	0038      	movs	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f6a:	9326      	str	r3, [sp, #152]	@ 0x98
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f6c:	f001 fdfc 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 8002f70:	2800      	cmp	r0, #0
 8002f72:	d001      	beq.n	8002f78 <main+0x1c4>
 8002f74:	b672      	cpsid	i
  while (1)
 8002f76:	e7fe      	b.n	8002f76 <main+0x1c2>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f78:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f7a:	9046      	str	r0, [sp, #280]	@ 0x118
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f7c:	9047      	str	r0, [sp, #284]	@ 0x11c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f7e:	9048      	str	r0, [sp, #288]	@ 0x120
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f80:	9049      	str	r0, [sp, #292]	@ 0x124
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f82:	904a      	str	r0, [sp, #296]	@ 0x128
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f84:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002f86:	904c      	str	r0, [sp, #304]	@ 0x130
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f88:	9052      	str	r0, [sp, #328]	@ 0x148
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8002f8a:	a946      	add	r1, sp, #280	@ 0x118
 8002f8c:	0038      	movs	r0, r7
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f8e:	934b      	str	r3, [sp, #300]	@ 0x12c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8002f90:	f001 fff0 	bl	8004f74 <HAL_TIMEx_ConfigBreakDeadTime>
 8002f94:	1e04      	subs	r4, r0, #0
 8002f96:	d001      	beq.n	8002f9c <main+0x1e8>
 8002f98:	b672      	cpsid	i
  while (1)
 8002f9a:	e7fe      	b.n	8002f9a <main+0x1e6>
  HAL_TIM_MspPostInit(&htim17);
 8002f9c:	0038      	movs	r0, r7
 8002f9e:	f000 fa53 	bl	8003448 <HAL_TIM_MspPostInit>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002fa2:	0032      	movs	r2, r6
 8002fa4:	4950      	ldr	r1, [pc, #320]	@ (80030e8 <main+0x334>)
 8002fa6:	0028      	movs	r0, r5
 8002fa8:	f002 ffca 	bl	8005f40 <HAL_UART_Receive_IT>
  uart_fifo_init(&uartFifo);
 8002fac:	484f      	ldr	r0, [pc, #316]	@ (80030ec <main+0x338>)
 8002fae:	f7ff fc87 	bl	80028c0 <uart_fifo_init>
 8002fb2:	2703      	movs	r7, #3
  	switch(game_state) {
 8002fb4:	2c01      	cmp	r4, #1
 8002fb6:	d047      	beq.n	8003048 <main+0x294>
 8002fb8:	2c02      	cmp	r4, #2
 8002fba:	d100      	bne.n	8002fbe <main+0x20a>
 8002fbc:	e0bd      	b.n	800313a <main+0x386>
 8002fbe:	25ff      	movs	r5, #255	@ 0xff
					if(colors[63][0] != 0 || colors[63][1] != 0 || colors[63][2] != 0) {
 8002fc0:	4b4b      	ldr	r3, [pc, #300]	@ (80030f0 <main+0x33c>)
 8002fc2:	4a4c      	ldr	r2, [pc, #304]	@ (80030f4 <main+0x340>)
 8002fc4:	446b      	add	r3, sp
 8002fc6:	446a      	add	r2, sp
 8002fc8:	7812      	ldrb	r2, [r2, #0]
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	4a4a      	ldr	r2, [pc, #296]	@ (80030f8 <main+0x344>)
 8002fd0:	446a      	add	r2, sp
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	d009      	beq.n	8002fec <main+0x238>
						rgb_update_buffer(pwm_data, colors);
 8002fd8:	a96d      	add	r1, sp, #436	@ 0x1b4
 8002fda:	a89d      	add	r0, sp, #628	@ 0x274
 8002fdc:	f000 f976 	bl	80032cc <rgb_update_buffer>
						HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8002fe0:	a89d      	add	r0, sp, #628	@ 0x274
 8002fe2:	f7ff fd21 	bl	8002a28 <HAL_TIM_PWM_Send_To_DMA>
						HAL_Delay(50);
 8002fe6:	2032      	movs	r0, #50	@ 0x32
 8002fe8:	f000 fb44 	bl	8003674 <HAL_Delay>
						for(int k = 0; k < 8; ++k) {
 8002fec:	2230      	movs	r2, #48	@ 0x30
 8002fee:	003b      	movs	r3, r7
 8002ff0:	4353      	muls	r3, r2
 8002ff2:	a96d      	add	r1, sp, #436	@ 0x1b4
 8002ff4:	18cb      	adds	r3, r1, r3
 8002ff6:	2100      	movs	r1, #0
							colors[(i)*8+k][0] = colors[(i-1)*8+k][0];
 8002ff8:	7818      	ldrb	r0, [r3, #0]
						for(int k = 0; k < 8; ++k) {
 8002ffa:	3101      	adds	r1, #1
							colors[(i)*8+k][0] = colors[(i-1)*8+k][0];
 8002ffc:	7618      	strb	r0, [r3, #24]
							colors[(i)*8+k][1] = colors[(i-1)*8+k][1];
 8002ffe:	7858      	ldrb	r0, [r3, #1]
 8003000:	7658      	strb	r0, [r3, #25]
							colors[(i)*8+k][2] = colors[(i-1)*8+k][2];
 8003002:	7898      	ldrb	r0, [r3, #2]
						for(int k = 0; k < 8; ++k) {
 8003004:	3303      	adds	r3, #3
							colors[(i)*8+k][2] = colors[(i-1)*8+k][2];
 8003006:	75d8      	strb	r0, [r3, #23]
						for(int k = 0; k < 8; ++k) {
 8003008:	2908      	cmp	r1, #8
 800300a:	d1f5      	bne.n	8002ff8 <main+0x244>
					for(int i = 7; i > 0; --i) {
 800300c:	3a08      	subs	r2, #8
 800300e:	0013      	movs	r3, r2
 8003010:	3308      	adds	r3, #8
 8003012:	d1ec      	bne.n	8002fee <main+0x23a>
					hsv_to_rgb(hue, 255, 255, colors, 0);
 8003014:	2300      	movs	r3, #0
 8003016:	22ff      	movs	r2, #255	@ 0xff
 8003018:	4e38      	ldr	r6, [pc, #224]	@ (80030fc <main+0x348>)
 800301a:	0011      	movs	r1, r2
 800301c:	6834      	ldr	r4, [r6, #0]
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	0020      	movs	r0, r4
 8003022:	ab6d      	add	r3, sp, #436	@ 0x1b4
 8003024:	f7ff fe18 	bl	8002c58 <hsv_to_rgb>
					hue = (hue + 4) % 256;
 8003028:	4b35      	ldr	r3, [pc, #212]	@ (8003100 <main+0x34c>)
 800302a:	3404      	adds	r4, #4
 800302c:	401c      	ands	r4, r3
 800302e:	d503      	bpl.n	8003038 <main+0x284>
 8003030:	4b34      	ldr	r3, [pc, #208]	@ (8003104 <main+0x350>)
 8003032:	3c01      	subs	r4, #1
 8003034:	431c      	orrs	r4, r3
 8003036:	3401      	adds	r4, #1
				for(uint8_t j = 0; j < 255; ++j) {
 8003038:	3d01      	subs	r5, #1
 800303a:	b2ed      	uxtb	r5, r5
					hue = (hue + 4) % 256;
 800303c:	6034      	str	r4, [r6, #0]
				for(uint8_t j = 0; j < 255; ++j) {
 800303e:	2d00      	cmp	r5, #0
 8003040:	d1be      	bne.n	8002fc0 <main+0x20c>
				leds_clear(colors);
 8003042:	a86d      	add	r0, sp, #436	@ 0x1b4
 8003044:	f7ff fde1 	bl	8002c0a <leds_clear>
				read_full_board(&board_bitmap);
 8003048:	a808      	add	r0, sp, #32
 800304a:	f7ff fdbd 	bl	8002bc8 <read_full_board>
				status = is_board_at_init_setup(board_bitmap);
 800304e:	9808      	ldr	r0, [sp, #32]
 8003050:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003052:	f7ff fd25 	bl	8002aa0 <is_board_at_init_setup>
				if(status == 1) {
 8003056:	1e44      	subs	r4, r0, #1
 8003058:	4263      	negs	r3, r4
 800305a:	415c      	adcs	r4, r3
					game_state = IN_GAME;
 800305c:	2600      	movs	r6, #0
				if(status == 1) {
 800305e:	3401      	adds	r4, #1
					uint8_t led_index = convert_reed_index_to_led_index(i);
 8003060:	b2f0      	uxtb	r0, r6
 8003062:	f7ff f8a3 	bl	80021ac <convert_reed_index_to_led_index>
 8003066:	0005      	movs	r5, r0
					if(bitmap_get_bit(board_bitmap, i)) {
 8003068:	9808      	ldr	r0, [sp, #32]
 800306a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800306c:	0032      	movs	r2, r6
 800306e:	f7ff f859 	bl	8002124 <bitmap_get_bit>
	colors[index][0] = (uint8_t)(r * brightness / 255);
 8003072:	437d      	muls	r5, r7
 8003074:	ab6d      	add	r3, sp, #436	@ 0x1b4
 8003076:	195b      	adds	r3, r3, r5
					if(bitmap_get_bit(board_bitmap, i)) {
 8003078:	2800      	cmp	r0, #0
 800307a:	d00f      	beq.n	800309c <main+0x2e8>
	colors[index][0] = (uint8_t)(r * brightness / 255);
 800307c:	2200      	movs	r2, #0
	colors[index][1] = (uint8_t)(g * brightness / 255);
 800307e:	2140      	movs	r1, #64	@ 0x40
	colors[index][0] = (uint8_t)(r * brightness / 255);
 8003080:	701a      	strb	r2, [r3, #0]
	colors[index][1] = (uint8_t)(g * brightness / 255);
 8003082:	7059      	strb	r1, [r3, #1]
	colors[index][2] = (uint8_t)(b * brightness / 255);
 8003084:	709a      	strb	r2, [r3, #2]
				for(uint8_t i = 0; i < LED_NUMBER; ++i){
 8003086:	3601      	adds	r6, #1
 8003088:	2e40      	cmp	r6, #64	@ 0x40
 800308a:	d1e9      	bne.n	8003060 <main+0x2ac>
				rgb_update_buffer(pwm_data, colors);
 800308c:	a89d      	add	r0, sp, #628	@ 0x274
 800308e:	a96d      	add	r1, sp, #436	@ 0x1b4
 8003090:	f000 f91c 	bl	80032cc <rgb_update_buffer>
				HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8003094:	a89d      	add	r0, sp, #628	@ 0x274
 8003096:	f7ff fcc7 	bl	8002a28 <HAL_TIM_PWM_Send_To_DMA>
  			break;
 800309a:	e78b      	b.n	8002fb4 <main+0x200>
	colors[index][0] = (uint8_t)(r * brightness / 255);
 800309c:	2240      	movs	r2, #64	@ 0x40
	colors[index][1] = (uint8_t)(g * brightness / 255);
 800309e:	7058      	strb	r0, [r3, #1]
	colors[index][0] = (uint8_t)(r * brightness / 255);
 80030a0:	701a      	strb	r2, [r3, #0]
	colors[index][2] = (uint8_t)(b * brightness / 255);
 80030a2:	7098      	strb	r0, [r3, #2]
}
 80030a4:	e7ef      	b.n	8003086 <main+0x2d2>
						case CB_CMD_PING:      uart_write("OK PING\r\n"); break;
 80030a6:	4818      	ldr	r0, [pc, #96]	@ (8003108 <main+0x354>)
						default: uart_write("ERR CMD\r\n"); break;
 80030a8:	f7ff fc76 	bl	8002998 <uart_write>
 80030ac:	e03e      	b.n	800312c <main+0x378>
						case CB_CMD_VER_Q:     uart_write("OK FW=FW1.0.0 HW=PCBv1\r\n"); break;
 80030ae:	4817      	ldr	r0, [pc, #92]	@ (800310c <main+0x358>)
 80030b0:	e7fa      	b.n	80030a8 <main+0x2f4>
 80030b2:	46c0      	nop			@ (mov r8, r8)
 80030b4:	fffff124 	.word	0xfffff124
 80030b8:	00000c64 	.word	0x00000c64
 80030bc:	40021000 	.word	0x40021000
 80030c0:	50000800 	.word	0x50000800
 80030c4:	00001870 	.word	0x00001870
 80030c8:	50000400 	.word	0x50000400
 80030cc:	200003c4 	.word	0x200003c4
 80030d0:	40005400 	.word	0x40005400
 80030d4:	00b07cb4 	.word	0x00b07cb4
 80030d8:	20000288 	.word	0x20000288
 80030dc:	40004400 	.word	0x40004400
 80030e0:	20000378 	.word	0x20000378
 80030e4:	40014800 	.word	0x40014800
 80030e8:	20000284 	.word	0x20000284
 80030ec:	2000007c 	.word	0x2000007c
 80030f0:	00000271 	.word	0x00000271
 80030f4:	00000272 	.word	0x00000272
 80030f8:	00000273 	.word	0x00000273
 80030fc:	20000078 	.word	0x20000078
 8003100:	800000ff 	.word	0x800000ff
 8003104:	ffffff00 	.word	0xffffff00
 8003108:	08006ee2 	.word	0x08006ee2
 800310c:	08006eec 	.word	0x08006eec
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8003110:	f000 faaa 	bl	8003668 <HAL_GetTick>
						case CB_CMD_TIME_Q:   { char o[48]; int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms()); uart_write_n(o,(size_t)n); } break;
 8003114:	2130      	movs	r1, #48	@ 0x30
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8003116:	0003      	movs	r3, r0
						case CB_CMD_TIME_Q:   { char o[48]; int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms()); uart_write_n(o,(size_t)n); } break;
 8003118:	4a5e      	ldr	r2, [pc, #376]	@ (8003294 <main+0x4e0>)
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 800311a:	a80a      	add	r0, sp, #40	@ 0x28
 800311c:	f003 f912 	bl	8006344 <sniprintf>
static void uart_write_n(const char *s, size_t n){ HAL_UART_Transmit(&huart2,(uint8_t*)s,(uint16_t)n,100); }
 8003120:	2364      	movs	r3, #100	@ 0x64
 8003122:	b282      	uxth	r2, r0
 8003124:	a90a      	add	r1, sp, #40	@ 0x28
 8003126:	485c      	ldr	r0, [pc, #368]	@ (8003298 <main+0x4e4>)
 8003128:	f002 fd6d 	bl	8005c06 <HAL_UART_Transmit>
					rgb_update_buffer(pwm_data, colors);
 800312c:	a89d      	add	r0, sp, #628	@ 0x274
 800312e:	a96d      	add	r1, sp, #436	@ 0x1b4
 8003130:	f000 f8cc 	bl	80032cc <rgb_update_buffer>
					HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8003134:	a89d      	add	r0, sp, #628	@ 0x274
 8003136:	f7ff fc77 	bl	8002a28 <HAL_TIM_PWM_Send_To_DMA>
  			old_board_bitmap = board_bitmap;
 800313a:	9e08      	ldr	r6, [sp, #32]
 800313c:	9f09      	ldr	r7, [sp, #36]	@ 0x24
				read_full_board(&board_bitmap);
 800313e:	a808      	add	r0, sp, #32
 8003140:	f7ff fd42 	bl	8002bc8 <read_full_board>
				idx = is_a_piece_lift(board_bitmap, old_board_bitmap);
 8003144:	9808      	ldr	r0, [sp, #32]
 8003146:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003148:	0032      	movs	r2, r6
 800314a:	003b      	movs	r3, r7
 800314c:	f7ff fcc5 	bl	8002ada <is_a_piece_lift>
 8003150:	0004      	movs	r4, r0
				if(idx != NO_INDEX_FOUND) {
 8003152:	28ff      	cmp	r0, #255	@ 0xff
 8003154:	d011      	beq.n	800317a <main+0x3c6>
					cb_fmt_evt_lift(msg, 64, idx, HAL_GetTick());
 8003156:	f000 fa87 	bl	8003668 <HAL_GetTick>
 800315a:	0022      	movs	r2, r4
 800315c:	0003      	movs	r3, r0
 800315e:	2140      	movs	r1, #64	@ 0x40
 8003160:	a816      	add	r0, sp, #88	@ 0x58
 8003162:	f7ff fb85 	bl	8002870 <cb_fmt_evt_lift>
					HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003166:	a816      	add	r0, sp, #88	@ 0x58
 8003168:	f7fc ffd4 	bl	8000114 <strlen>
 800316c:	2301      	movs	r3, #1
 800316e:	b282      	uxth	r2, r0
 8003170:	425b      	negs	r3, r3
 8003172:	4849      	ldr	r0, [pc, #292]	@ (8003298 <main+0x4e4>)
 8003174:	a916      	add	r1, sp, #88	@ 0x58
 8003176:	f002 fd46 	bl	8005c06 <HAL_UART_Transmit>
				idx = is_a_piece_placed(board_bitmap, old_board_bitmap);
 800317a:	9808      	ldr	r0, [sp, #32]
 800317c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800317e:	0032      	movs	r2, r6
 8003180:	003b      	movs	r3, r7
 8003182:	f7ff fcc5 	bl	8002b10 <is_a_piece_placed>
 8003186:	0004      	movs	r4, r0
				if(idx != NO_INDEX_FOUND) {
 8003188:	28ff      	cmp	r0, #255	@ 0xff
 800318a:	d014      	beq.n	80031b6 <main+0x402>
					leds_clear(colors);
 800318c:	a86d      	add	r0, sp, #436	@ 0x1b4
 800318e:	f7ff fd3c 	bl	8002c0a <leds_clear>
					cb_fmt_evt_place(msg, 64, idx, HAL_GetTick());
 8003192:	f000 fa69 	bl	8003668 <HAL_GetTick>
 8003196:	0022      	movs	r2, r4
 8003198:	0003      	movs	r3, r0
 800319a:	2140      	movs	r1, #64	@ 0x40
 800319c:	a816      	add	r0, sp, #88	@ 0x58
 800319e:	f7ff fb7b 	bl	8002898 <cb_fmt_evt_place>
					HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80031a2:	a816      	add	r0, sp, #88	@ 0x58
 80031a4:	f7fc ffb6 	bl	8000114 <strlen>
 80031a8:	2301      	movs	r3, #1
 80031aa:	b282      	uxth	r2, r0
 80031ac:	425b      	negs	r3, r3
 80031ae:	483a      	ldr	r0, [pc, #232]	@ (8003298 <main+0x4e4>)
 80031b0:	a916      	add	r1, sp, #88	@ 0x58
 80031b2:	f002 fd28 	bl	8005c06 <HAL_UART_Transmit>
  			int r = uart_fifo_get_command(&uartFifo, command, sizeof(command));
 80031b6:	2280      	movs	r2, #128	@ 0x80
 80031b8:	4838      	ldr	r0, [pc, #224]	@ (800329c <main+0x4e8>)
 80031ba:	a926      	add	r1, sp, #152	@ 0x98
 80031bc:	f7ff fb9a 	bl	80028f4 <uart_fifo_get_command>
				if (r > 0) {
 80031c0:	2800      	cmp	r0, #0
 80031c2:	dd5f      	ble.n	8003284 <main+0x4d0>
					uart_write(command);
 80031c4:	a826      	add	r0, sp, #152	@ 0x98
					cb_parse_cmd(command, &cmd);
 80031c6:	ac46      	add	r4, sp, #280	@ 0x118
					uart_write(command);
 80031c8:	f7ff fbe6 	bl	8002998 <uart_write>
					cb_parse_cmd(command, &cmd);
 80031cc:	0021      	movs	r1, r4
 80031ce:	a826      	add	r0, sp, #152	@ 0x98
 80031d0:	f7ff f81c 	bl	800220c <cb_parse_cmd>
					memset(command, 0, 64);
 80031d4:	2240      	movs	r2, #64	@ 0x40
 80031d6:	2100      	movs	r1, #0
 80031d8:	a826      	add	r0, sp, #152	@ 0x98
 80031da:	f003 f935 	bl	8006448 <memset>
					switch(cmd.type) {
 80031de:	7820      	ldrb	r0, [r4, #0]
 80031e0:	3801      	subs	r0, #1
 80031e2:	281c      	cmp	r0, #28
 80031e4:	d84c      	bhi.n	8003280 <main+0x4cc>
 80031e6:	f7fc ffa7 	bl	8000138 <__gnu_thumb1_case_shi>
 80031ea:	ff5e      	.short	0xff5e
 80031ec:	ff93ff62 	.word	0xff93ff62
 80031f0:	0026001d 	.word	0x0026001d
 80031f4:	002a0028 	.word	0x002a0028
 80031f8:	004b002c 	.word	0x004b002c
 80031fc:	003b004b 	.word	0x003b004b
 8003200:	004b004b 	.word	0x004b004b
 8003204:	004b004b 	.word	0x004b004b
 8003208:	004b004b 	.word	0x004b004b
 800320c:	0045004b 	.word	0x0045004b
 8003210:	004b004b 	.word	0x004b004b
 8003214:	0045004b 	.word	0x0045004b
 8003218:	00450045 	.word	0x00450045
 800321c:	00450045 	.word	0x00450045
 8003220:	00490047 	.word	0x00490047
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003224:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003228:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <main+0x4ec>)
 800322a:	4a1e      	ldr	r2, [pc, #120]	@ (80032a4 <main+0x4f0>)
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003232:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8003234:	e7fd      	b.n	8003232 <main+0x47e>
						case CB_CMD_SAVE:      uart_write("OK SAVE\r\n"); break;
 8003236:	481c      	ldr	r0, [pc, #112]	@ (80032a8 <main+0x4f4>)
 8003238:	e736      	b.n	80030a8 <main+0x2f4>
						case CB_CMD_STREAM:    /* cmd.u.stream.on */ uart_write("OK STREAM\r\n"); break;
 800323a:	481c      	ldr	r0, [pc, #112]	@ (80032ac <main+0x4f8>)
 800323c:	e734      	b.n	80030a8 <main+0x2f4>
						case CB_CMD_READ_ALL:  uart_write("OK READ ALL 0x0000000000000000\r\n"); break;
 800323e:	481c      	ldr	r0, [pc, #112]	@ (80032b0 <main+0x4fc>)
 8003240:	e732      	b.n	80030a8 <main+0x2f4>
    *file = (uint8_t)(idx % 8u);
 8003242:	2207      	movs	r2, #7
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8003244:	4669      	mov	r1, sp
						case CB_CMD_READ_SQ:  { char sq[3]; cb_sq_to_str(cmd.u.read_sq.idx,sq);
 8003246:	7a23      	ldrb	r3, [r4, #8]
    *file = (uint8_t)(idx % 8u);
 8003248:	401a      	ands	r2, r3
    *rank = (uint8_t)(idx / 8u);
 800324a:	08db      	lsrs	r3, r3, #3
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 800324c:	3331      	adds	r3, #49	@ 0x31
 800324e:	734b      	strb	r3, [r1, #13]
 8003250:	2300      	movs	r3, #0
 8003252:	3241      	adds	r2, #65	@ 0x41
 8003254:	730a      	strb	r2, [r1, #12]
 8003256:	738b      	strb	r3, [r1, #14]
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 8003258:	4a16      	ldr	r2, [pc, #88]	@ (80032b4 <main+0x500>)
 800325a:	2120      	movs	r1, #32
 800325c:	ab03      	add	r3, sp, #12
 800325e:	e75c      	b.n	800311a <main+0x366>
						case CB_CMD_LED_SET:       led_set(cmd.u.led_set.idx, cmd.u.led_set.r, cmd.u.led_set.g, cmd.u.led_set.b, colors, GLOBAL_BRIGHTNESS); uart_write("OK\r\n"); break;
 8003260:	7ae3      	ldrb	r3, [r4, #11]
 8003262:	7aa2      	ldrb	r2, [r4, #10]
 8003264:	7a61      	ldrb	r1, [r4, #9]
 8003266:	7a20      	ldrb	r0, [r4, #8]
 8003268:	2440      	movs	r4, #64	@ 0x40
 800326a:	9401      	str	r4, [sp, #4]
 800326c:	ac6d      	add	r4, sp, #436	@ 0x1b4
 800326e:	9400      	str	r4, [sp, #0]
 8003270:	f7ff fcd5 	bl	8002c1e <led_set>
						case CB_CMD_LED_MAP_HEX:   /* cmd.u.led_map_hex.hex192 */ uart_write("OK\r\n"); break;
 8003274:	4810      	ldr	r0, [pc, #64]	@ (80032b8 <main+0x504>)
 8003276:	e717      	b.n	80030a8 <main+0x2f4>
						case CB_CMD_CFG_Q:         uart_write("OK CFG\r\n"); break;
 8003278:	4810      	ldr	r0, [pc, #64]	@ (80032bc <main+0x508>)
 800327a:	e715      	b.n	80030a8 <main+0x2f4>
						case CB_CMD_CFG_GET:       uart_write("OK CFG VAL\r\n"); break;
 800327c:	4810      	ldr	r0, [pc, #64]	@ (80032c0 <main+0x50c>)
 800327e:	e713      	b.n	80030a8 <main+0x2f4>
						default: uart_write("ERR CMD\r\n"); break;
 8003280:	4810      	ldr	r0, [pc, #64]	@ (80032c4 <main+0x510>)
 8003282:	e711      	b.n	80030a8 <main+0x2f4>
				} else if (r == -1) {
 8003284:	3001      	adds	r0, #1
 8003286:	d000      	beq.n	800328a <main+0x4d6>
 8003288:	e757      	b.n	800313a <main+0x386>
						uart_write(command);
 800328a:	a826      	add	r0, sp, #152	@ 0x98
 800328c:	f7ff fb84 	bl	8002998 <uart_write>
  	switch(game_state) {
 8003290:	e753      	b.n	800313a <main+0x386>
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	08006f05 	.word	0x08006f05
 8003298:	20000288 	.word	0x20000288
 800329c:	2000007c 	.word	0x2000007c
 80032a0:	e000ed00 	.word	0xe000ed00
 80032a4:	05fa0004 	.word	0x05fa0004
 80032a8:	08006f13 	.word	0x08006f13
 80032ac:	08006f1d 	.word	0x08006f1d
 80032b0:	08006f29 	.word	0x08006f29
 80032b4:	08006f4a 	.word	0x08006f4a
 80032b8:	08006f5c 	.word	0x08006f5c
 80032bc:	08006f61 	.word	0x08006f61
 80032c0:	08006f6a 	.word	0x08006f6a
 80032c4:	08006f77 	.word	0x08006f77

080032c8 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80032c8:	b672      	cpsid	i
  while (1)
 80032ca:	e7fe      	b.n	80032ca <Error_Handler+0x2>

080032cc <rgb_update_buffer>:

// -------------------------------------------------------------------
// Fill the buffer PWM depending on the table "colors"
// -------------------------------------------------------------------
void rgb_update_buffer(uint16_t *pwm_data, uint8_t colors[][3])
{
 80032cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
        				 ((uint32_t)colors[led][0] << 8) |  // G
                         ((uint32_t)colors[led][2] << 0);  // R
        for(int i = 0; i < 24; i++)
        {
            if(color & (1 << (23-i)))
 80032ce:	230d      	movs	r3, #13
{
 80032d0:	2400      	movs	r4, #0
            if(color & (1 << (23-i)))
 80032d2:	469c      	mov	ip, r3
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80032d4:	2517      	movs	r5, #23
 80032d6:	784b      	ldrb	r3, [r1, #1]
        				 ((uint32_t)colors[led][0] << 8) |  // G
 80032d8:	780a      	ldrb	r2, [r1, #0]
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80032da:	041b      	lsls	r3, r3, #16
        				 ((uint32_t)colors[led][0] << 8) |  // G
 80032dc:	0212      	lsls	r2, r2, #8
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80032de:	4313      	orrs	r3, r2
                         ((uint32_t)colors[led][2] << 0);  // R
 80032e0:	788a      	ldrb	r2, [r1, #2]
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80032e2:	4313      	orrs	r3, r2
        for(int i = 0; i < 24; i++)
 80032e4:	0062      	lsls	r2, r4, #1
 80032e6:	1882      	adds	r2, r0, r2
            if(color & (1 << (23-i)))
 80032e8:	2601      	movs	r6, #1
 80032ea:	40ae      	lsls	r6, r5
 80032ec:	271a      	movs	r7, #26
 80032ee:	4233      	tst	r3, r6
 80032f0:	d100      	bne.n	80032f4 <rgb_update_buffer+0x28>
 80032f2:	4667      	mov	r7, ip
            	pwm_data[led*24 + i] = HIGH_DUTY;
 80032f4:	8017      	strh	r7, [r2, #0]
        for(int i = 0; i < 24; i++)
 80032f6:	3202      	adds	r2, #2
 80032f8:	3d01      	subs	r5, #1
 80032fa:	d2f5      	bcs.n	80032e8 <rgb_update_buffer+0x1c>
    for(int led = 0; led < LED_NUMBER; led++)
 80032fc:	23c0      	movs	r3, #192	@ 0xc0
 80032fe:	3418      	adds	r4, #24
 8003300:	3103      	adds	r1, #3
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	429c      	cmp	r4, r3
 8003306:	d1e5      	bne.n	80032d4 <rgb_update_buffer+0x8>
    }

    // Ajoute les zéros pour le reset (>50µs)
    for(int i = 24*LED_NUMBER; i < LED_BUFFER_SIZE; i++)
    {
    	pwm_data[i] = 0;
 8003308:	23c0      	movs	r3, #192	@ 0xc0
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	2264      	movs	r2, #100	@ 0x64
 800330e:	2100      	movs	r1, #0
 8003310:	18c0      	adds	r0, r0, r3
 8003312:	f003 f899 	bl	8006448 <memset>
    }
}
 8003316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003318 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003318:	2101      	movs	r1, #1
 800331a:	4b0a      	ldr	r3, [pc, #40]	@ (8003344 <HAL_MspInit+0x2c>)
{
 800331c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800331e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003320:	430a      	orrs	r2, r1
 8003322:	641a      	str	r2, [r3, #64]	@ 0x40
 8003324:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003326:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003328:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332a:	9200      	str	r2, [sp, #0]
 800332c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003330:	0549      	lsls	r1, r1, #21
 8003332:	430a      	orrs	r2, r1
 8003334:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003338:	400b      	ands	r3, r1
 800333a:	9301      	str	r3, [sp, #4]
 800333c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800333e:	b002      	add	sp, #8
 8003340:	4770      	bx	lr
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	40021000 	.word	0x40021000

08003348 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003348:	b510      	push	{r4, lr}
 800334a:	0004      	movs	r4, r0
 800334c:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800334e:	2214      	movs	r2, #20
 8003350:	2100      	movs	r1, #0
 8003352:	a803      	add	r0, sp, #12
 8003354:	f003 f878 	bl	8006448 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003358:	2218      	movs	r2, #24
 800335a:	2100      	movs	r1, #0
 800335c:	a808      	add	r0, sp, #32
 800335e:	f003 f873 	bl	8006448 <memset>
  if(hi2c->Instance==I2C1)
 8003362:	4b17      	ldr	r3, [pc, #92]	@ (80033c0 <HAL_I2C_MspInit+0x78>)
 8003364:	6822      	ldr	r2, [r4, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d128      	bne.n	80033bc <HAL_I2C_MspInit+0x74>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800336a:	2320      	movs	r3, #32
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800336c:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800336e:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003370:	f001 f836 	bl	80043e0 <HAL_RCCEx_PeriphCLKConfig>
 8003374:	2800      	cmp	r0, #0
 8003376:	d001      	beq.n	800337c <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8003378:	f7ff ffa6 	bl	80032c8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800337c:	2202      	movs	r2, #2
 800337e:	4c11      	ldr	r4, [pc, #68]	@ (80033c4 <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003380:	4811      	ldr	r0, [pc, #68]	@ (80033c8 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003382:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003384:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003386:	4313      	orrs	r3, r2
 8003388:	6363      	str	r3, [r4, #52]	@ 0x34
 800338a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800338c:	4013      	ands	r3, r2
 800338e:	9301      	str	r3, [sp, #4]
 8003390:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
 8003392:	2390      	movs	r3, #144	@ 0x90
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003398:	2312      	movs	r3, #18
 800339a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339c:	2300      	movs	r3, #0
 800339e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80033a2:	3306      	adds	r3, #6
 80033a4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033a6:	f000 fb6b 	bl	8003a80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033aa:	2280      	movs	r2, #128	@ 0x80
 80033ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80033ae:	0392      	lsls	r2, r2, #14
 80033b0:	4313      	orrs	r3, r2
 80033b2:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80033b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80033b6:	4013      	ands	r3, r2
 80033b8:	9302      	str	r3, [sp, #8]
 80033ba:	9b02      	ldr	r3, [sp, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80033bc:	b00e      	add	sp, #56	@ 0x38
 80033be:	bd10      	pop	{r4, pc}
 80033c0:	40005400 	.word	0x40005400
 80033c4:	40021000 	.word	0x40021000
 80033c8:	50000400 	.word	0x50000400

080033cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM17)
 80033ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003438 <HAL_TIM_Base_MspInit+0x6c>)
 80033d0:	6802      	ldr	r2, [r0, #0]
{
 80033d2:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM17)
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d12e      	bne.n	8003436 <HAL_TIM_Base_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80033d8:	2180      	movs	r1, #128	@ 0x80
 80033da:	4b18      	ldr	r3, [pc, #96]	@ (800343c <HAL_TIM_Base_MspInit+0x70>)
 80033dc:	02c9      	lsls	r1, r1, #11
 80033de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    /* TIM17 DMA Init */
    /* TIM17_CH1 Init */
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 80033e0:	4c17      	ldr	r4, [pc, #92]	@ (8003440 <HAL_TIM_Base_MspInit+0x74>)
    __HAL_RCC_TIM17_CLK_ENABLE();
 80033e2:	430a      	orrs	r2, r1
 80033e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80033e8:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM17_CLK_ENABLE();
 80033ea:	400b      	ands	r3, r1
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	9b01      	ldr	r3, [sp, #4]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 80033f0:	4b14      	ldr	r3, [pc, #80]	@ (8003444 <HAL_TIM_Base_MspInit+0x78>)
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80033f2:	6122      	str	r2, [r4, #16]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 80033f4:	6023      	str	r3, [r4, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 80033f6:	232f      	movs	r3, #47	@ 0x2f
 80033f8:	6063      	str	r3, [r4, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033fa:	3b1f      	subs	r3, #31
 80033fc:	60a3      	str	r3, [r4, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80033fe:	2300      	movs	r3, #0
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003400:	1892      	adds	r2, r2, r2
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003402:	60e3      	str	r3, [r4, #12]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003404:	6162      	str	r2, [r4, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 8003406:	61e3      	str	r3, [r4, #28]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003408:	2280      	movs	r2, #128	@ 0x80
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800340a:	2380      	movs	r3, #128	@ 0x80
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800340c:	00d2      	lsls	r2, r2, #3
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800340e:	015b      	lsls	r3, r3, #5
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8003410:	0020      	movs	r0, r4
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003412:	61a2      	str	r2, [r4, #24]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003414:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8003416:	f000 f9c9 	bl	80037ac <HAL_DMA_Init>
 800341a:	2800      	cmp	r0, #0
 800341c:	d001      	beq.n	8003422 <HAL_TIM_Base_MspInit+0x56>
    {
      Error_Handler();
 800341e:	f7ff ff53 	bl	80032c8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003422:	2200      	movs	r2, #0
 8003424:	2016      	movs	r0, #22
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8003426:	626c      	str	r4, [r5, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003428:	0011      	movs	r1, r2
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 800342a:	62a5      	str	r5, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800342c:	f000 f934 	bl	8003698 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003430:	2016      	movs	r0, #22
 8003432:	f000 f95b 	bl	80036ec <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8003436:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8003438:	40014800 	.word	0x40014800
 800343c:	40021000 	.word	0x40021000
 8003440:	2000031c 	.word	0x2000031c
 8003444:	40020008 	.word	0x40020008

08003448 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003448:	b510      	push	{r4, lr}
 800344a:	0004      	movs	r4, r0
 800344c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344e:	2214      	movs	r2, #20
 8003450:	2100      	movs	r1, #0
 8003452:	a801      	add	r0, sp, #4
 8003454:	f002 fff8 	bl	8006448 <memset>
  if(htim->Instance==TIM17)
 8003458:	4b0c      	ldr	r3, [pc, #48]	@ (800348c <HAL_TIM_MspPostInit+0x44>)
 800345a:	6822      	ldr	r2, [r4, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d113      	bne.n	8003488 <HAL_TIM_MspPostInit+0x40>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003460:	2101      	movs	r1, #1
 8003462:	4b0b      	ldr	r3, [pc, #44]	@ (8003490 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003464:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003466:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003468:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346a:	430a      	orrs	r2, r1
 800346c:	635a      	str	r2, [r3, #52]	@ 0x34
 800346e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003470:	400b      	ands	r3, r1
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003476:	2380      	movs	r3, #128	@ 0x80
 8003478:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800347a:	3b7e      	subs	r3, #126	@ 0x7e
 800347c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8003480:	3303      	adds	r3, #3
 8003482:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003484:	f000 fafc 	bl	8003a80 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8003488:	b006      	add	sp, #24
 800348a:	bd10      	pop	{r4, pc}
 800348c:	40014800 	.word	0x40014800
 8003490:	40021000 	.word	0x40021000

08003494 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003494:	b510      	push	{r4, lr}
 8003496:	0004      	movs	r4, r0
 8003498:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349a:	2214      	movs	r2, #20
 800349c:	2100      	movs	r1, #0
 800349e:	a803      	add	r0, sp, #12
 80034a0:	f002 ffd2 	bl	8006448 <memset>
  if(huart->Instance==USART2)
 80034a4:	4b14      	ldr	r3, [pc, #80]	@ (80034f8 <HAL_UART_MspInit+0x64>)
 80034a6:	6822      	ldr	r2, [r4, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d123      	bne.n	80034f4 <HAL_UART_MspInit+0x60>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034ac:	2180      	movs	r1, #128	@ 0x80
 80034ae:	4b13      	ldr	r3, [pc, #76]	@ (80034fc <HAL_UART_MspInit+0x68>)
 80034b0:	0289      	lsls	r1, r1, #10
 80034b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034b4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 80034b6:	430a      	orrs	r2, r1
 80034b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80034ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034bc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 80034be:	400a      	ands	r2, r1
 80034c0:	9201      	str	r2, [sp, #4]
 80034c2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c4:	2201      	movs	r2, #1
 80034c6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034c8:	4311      	orrs	r1, r2
 80034ca:	6359      	str	r1, [r3, #52]	@ 0x34
 80034cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ce:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034d0:	4013      	ands	r3, r2
 80034d2:	9302      	str	r3, [sp, #8]
 80034d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80034d6:	230c      	movs	r3, #12
 80034d8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034da:	3b0a      	subs	r3, #10
 80034dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80034de:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e0:	f000 face 	bl	8003a80 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80034e4:	2200      	movs	r2, #0
 80034e6:	201c      	movs	r0, #28
 80034e8:	0011      	movs	r1, r2
 80034ea:	f000 f8d5 	bl	8003698 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80034ee:	201c      	movs	r0, #28
 80034f0:	f000 f8fc 	bl	80036ec <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80034f4:	b008      	add	sp, #32
 80034f6:	bd10      	pop	{r4, pc}
 80034f8:	40004400 	.word	0x40004400
 80034fc:	40021000 	.word	0x40021000

08003500 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003500:	e7fe      	b.n	8003500 <NMI_Handler>

08003502 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003502:	e7fe      	b.n	8003502 <HardFault_Handler>

08003504 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003504:	4770      	bx	lr

08003506 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003506:	4770      	bx	lr

08003508 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003508:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800350a:	f000 f8a1 	bl	8003650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800350e:	bd10      	pop	{r4, pc}

08003510 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003510:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8003512:	4802      	ldr	r0, [pc, #8]	@ (800351c <DMA1_Channel1_IRQHandler+0xc>)
 8003514:	f000 fa60 	bl	80039d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003518:	bd10      	pop	{r4, pc}
 800351a:	46c0      	nop			@ (mov r8, r8)
 800351c:	2000031c 	.word	0x2000031c

08003520 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003520:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003522:	4802      	ldr	r0, [pc, #8]	@ (800352c <TIM17_IRQHandler+0xc>)
 8003524:	f001 f970 	bl	8004808 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003528:	bd10      	pop	{r4, pc}
 800352a:	46c0      	nop			@ (mov r8, r8)
 800352c:	20000378 	.word	0x20000378

08003530 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003530:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003532:	4802      	ldr	r0, [pc, #8]	@ (800353c <USART2_IRQHandler+0xc>)
 8003534:	f001 fdc0 	bl	80050b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003538:	bd10      	pop	{r4, pc}
 800353a:	46c0      	nop			@ (mov r8, r8)
 800353c:	20000288 	.word	0x20000288

08003540 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003540:	490b      	ldr	r1, [pc, #44]	@ (8003570 <_sbrk+0x30>)
 8003542:	4a0c      	ldr	r2, [pc, #48]	@ (8003574 <_sbrk+0x34>)
{
 8003544:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003546:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003548:	490b      	ldr	r1, [pc, #44]	@ (8003578 <_sbrk+0x38>)
{
 800354a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800354c:	6808      	ldr	r0, [r1, #0]
 800354e:	2800      	cmp	r0, #0
 8003550:	d101      	bne.n	8003556 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8003552:	480a      	ldr	r0, [pc, #40]	@ (800357c <_sbrk+0x3c>)
 8003554:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003556:	6808      	ldr	r0, [r1, #0]
 8003558:	18c3      	adds	r3, r0, r3
 800355a:	4293      	cmp	r3, r2
 800355c:	d906      	bls.n	800356c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800355e:	f002 ffa9 	bl	80064b4 <__errno>
 8003562:	230c      	movs	r3, #12
 8003564:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003566:	2001      	movs	r0, #1
 8003568:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800356a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800356c:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 800356e:	e7fc      	b.n	800356a <_sbrk+0x2a>
 8003570:	00000400 	.word	0x00000400
 8003574:	20002000 	.word	0x20002000
 8003578:	2000041c 	.word	0x2000041c
 800357c:	20000570 	.word	0x20000570

08003580 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003580:	4770      	bx	lr
	...

08003584 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003584:	480d      	ldr	r0, [pc, #52]	@ (80035bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003586:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003588:	f7ff fffa 	bl	8003580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800358c:	480c      	ldr	r0, [pc, #48]	@ (80035c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800358e:	490d      	ldr	r1, [pc, #52]	@ (80035c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003590:	4a0d      	ldr	r2, [pc, #52]	@ (80035c8 <LoopForever+0xe>)
  movs r3, #0
 8003592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003594:	e002      	b.n	800359c <LoopCopyDataInit>

08003596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800359a:	3304      	adds	r3, #4

0800359c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800359c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800359e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035a0:	d3f9      	bcc.n	8003596 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035a2:	4a0a      	ldr	r2, [pc, #40]	@ (80035cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80035a4:	4c0a      	ldr	r4, [pc, #40]	@ (80035d0 <LoopForever+0x16>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035a8:	e001      	b.n	80035ae <LoopFillZerobss>

080035aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035ac:	3204      	adds	r2, #4

080035ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035b0:	d3fb      	bcc.n	80035aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80035b2:	f002 ff85 	bl	80064c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80035b6:	f7ff fbfd 	bl	8002db4 <main>

080035ba <LoopForever>:

LoopForever:
  b LoopForever
 80035ba:	e7fe      	b.n	80035ba <LoopForever>
  ldr   r0, =_estack
 80035bc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80035c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035c4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80035c8:	08007184 	.word	0x08007184
  ldr r2, =_sbss
 80035cc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80035d0:	2000056c 	.word	0x2000056c

080035d4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035d4:	e7fe      	b.n	80035d4 <ADC1_IRQHandler>
	...

080035d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035d8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80035da:	4b10      	ldr	r3, [pc, #64]	@ (800361c <HAL_InitTick+0x44>)
{
 80035dc:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 80035de:	7819      	ldrb	r1, [r3, #0]
 80035e0:	2900      	cmp	r1, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80035e4:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80035e6:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80035e8:	20fa      	movs	r0, #250	@ 0xfa
 80035ea:	0080      	lsls	r0, r0, #2
 80035ec:	f7fc fdae 	bl	800014c <__udivsi3>
 80035f0:	4c0b      	ldr	r4, [pc, #44]	@ (8003620 <HAL_InitTick+0x48>)
 80035f2:	0001      	movs	r1, r0
 80035f4:	6820      	ldr	r0, [r4, #0]
 80035f6:	f7fc fda9 	bl	800014c <__udivsi3>
 80035fa:	f000 f883 	bl	8003704 <HAL_SYSTICK_Config>
 80035fe:	1e04      	subs	r4, r0, #0
 8003600:	d1f0      	bne.n	80035e4 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003602:	2d03      	cmp	r5, #3
 8003604:	d8ee      	bhi.n	80035e4 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003606:	0002      	movs	r2, r0
 8003608:	2001      	movs	r0, #1
 800360a:	0029      	movs	r1, r5
 800360c:	4240      	negs	r0, r0
 800360e:	f000 f843 	bl	8003698 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003612:	4b04      	ldr	r3, [pc, #16]	@ (8003624 <HAL_InitTick+0x4c>)
 8003614:	0020      	movs	r0, r4
 8003616:	601d      	str	r5, [r3, #0]
  return status;
 8003618:	e7e5      	b.n	80035e6 <HAL_InitTick+0xe>
 800361a:	46c0      	nop			@ (mov r8, r8)
 800361c:	20000004 	.word	0x20000004
 8003620:	20000000 	.word	0x20000000
 8003624:	20000008 	.word	0x20000008

08003628 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003628:	2380      	movs	r3, #128	@ 0x80
 800362a:	4a08      	ldr	r2, [pc, #32]	@ (800364c <HAL_Init+0x24>)
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	6811      	ldr	r1, [r2, #0]
{
 8003630:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003632:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003634:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003636:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003638:	f7ff ffce 	bl	80035d8 <HAL_InitTick>
 800363c:	1e04      	subs	r4, r0, #0
 800363e:	d103      	bne.n	8003648 <HAL_Init+0x20>
  HAL_MspInit();
 8003640:	f7ff fe6a 	bl	8003318 <HAL_MspInit>
}
 8003644:	0020      	movs	r0, r4
 8003646:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8003648:	2401      	movs	r4, #1
 800364a:	e7fb      	b.n	8003644 <HAL_Init+0x1c>
 800364c:	40022000 	.word	0x40022000

08003650 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003650:	4a03      	ldr	r2, [pc, #12]	@ (8003660 <HAL_IncTick+0x10>)
 8003652:	4b04      	ldr	r3, [pc, #16]	@ (8003664 <HAL_IncTick+0x14>)
 8003654:	6811      	ldr	r1, [r2, #0]
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	185b      	adds	r3, r3, r1
 800365a:	6013      	str	r3, [r2, #0]
}
 800365c:	4770      	bx	lr
 800365e:	46c0      	nop			@ (mov r8, r8)
 8003660:	20000420 	.word	0x20000420
 8003664:	20000004 	.word	0x20000004

08003668 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003668:	4b01      	ldr	r3, [pc, #4]	@ (8003670 <HAL_GetTick+0x8>)
 800366a:	6818      	ldr	r0, [r3, #0]
}
 800366c:	4770      	bx	lr
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	20000420 	.word	0x20000420

08003674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003674:	b570      	push	{r4, r5, r6, lr}
 8003676:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003678:	f7ff fff6 	bl	8003668 <HAL_GetTick>
 800367c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800367e:	1c63      	adds	r3, r4, #1
 8003680:	d002      	beq.n	8003688 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003682:	4b04      	ldr	r3, [pc, #16]	@ (8003694 <HAL_Delay+0x20>)
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003688:	f7ff ffee 	bl	8003668 <HAL_GetTick>
 800368c:	1b40      	subs	r0, r0, r5
 800368e:	42a0      	cmp	r0, r4
 8003690:	d3fa      	bcc.n	8003688 <HAL_Delay+0x14>
  {
  }
}
 8003692:	bd70      	pop	{r4, r5, r6, pc}
 8003694:	20000004 	.word	0x20000004

08003698 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003698:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800369a:	24ff      	movs	r4, #255	@ 0xff
 800369c:	2203      	movs	r2, #3
 800369e:	000b      	movs	r3, r1
 80036a0:	0021      	movs	r1, r4
 80036a2:	4002      	ands	r2, r0
 80036a4:	00d2      	lsls	r2, r2, #3
 80036a6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036a8:	019b      	lsls	r3, r3, #6
 80036aa:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036ac:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036ae:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80036b0:	2800      	cmp	r0, #0
 80036b2:	db0a      	blt.n	80036ca <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036b4:	24c0      	movs	r4, #192	@ 0xc0
 80036b6:	4a0b      	ldr	r2, [pc, #44]	@ (80036e4 <HAL_NVIC_SetPriority+0x4c>)
 80036b8:	0880      	lsrs	r0, r0, #2
 80036ba:	0080      	lsls	r0, r0, #2
 80036bc:	1880      	adds	r0, r0, r2
 80036be:	00a4      	lsls	r4, r4, #2
 80036c0:	5902      	ldr	r2, [r0, r4]
 80036c2:	400a      	ands	r2, r1
 80036c4:	4313      	orrs	r3, r2
 80036c6:	5103      	str	r3, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80036c8:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036ca:	220f      	movs	r2, #15
 80036cc:	4010      	ands	r0, r2
 80036ce:	3808      	subs	r0, #8
 80036d0:	4a05      	ldr	r2, [pc, #20]	@ (80036e8 <HAL_NVIC_SetPriority+0x50>)
 80036d2:	0880      	lsrs	r0, r0, #2
 80036d4:	0080      	lsls	r0, r0, #2
 80036d6:	1880      	adds	r0, r0, r2
 80036d8:	69c2      	ldr	r2, [r0, #28]
 80036da:	4011      	ands	r1, r2
 80036dc:	4319      	orrs	r1, r3
 80036de:	61c1      	str	r1, [r0, #28]
 80036e0:	e7f2      	b.n	80036c8 <HAL_NVIC_SetPriority+0x30>
 80036e2:	46c0      	nop			@ (mov r8, r8)
 80036e4:	e000e100 	.word	0xe000e100
 80036e8:	e000ed00 	.word	0xe000ed00

080036ec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80036ec:	2800      	cmp	r0, #0
 80036ee:	db05      	blt.n	80036fc <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f0:	231f      	movs	r3, #31
 80036f2:	4018      	ands	r0, r3
 80036f4:	3b1e      	subs	r3, #30
 80036f6:	4083      	lsls	r3, r0
 80036f8:	4a01      	ldr	r2, [pc, #4]	@ (8003700 <HAL_NVIC_EnableIRQ+0x14>)
 80036fa:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80036fc:	4770      	bx	lr
 80036fe:	46c0      	nop			@ (mov r8, r8)
 8003700:	e000e100 	.word	0xe000e100

08003704 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003704:	2280      	movs	r2, #128	@ 0x80
 8003706:	1e43      	subs	r3, r0, #1
 8003708:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800370a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800370c:	4293      	cmp	r3, r2
 800370e:	d20d      	bcs.n	800372c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003710:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003712:	4a07      	ldr	r2, [pc, #28]	@ (8003730 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003714:	4807      	ldr	r0, [pc, #28]	@ (8003734 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003716:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003718:	6a03      	ldr	r3, [r0, #32]
 800371a:	0609      	lsls	r1, r1, #24
 800371c:	021b      	lsls	r3, r3, #8
 800371e:	0a1b      	lsrs	r3, r3, #8
 8003720:	430b      	orrs	r3, r1
 8003722:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003724:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003726:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003728:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800372a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800372c:	4770      	bx	lr
 800372e:	46c0      	nop			@ (mov r8, r8)
 8003730:	e000e010 	.word	0xe000e010
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003738:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800373a:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 800373c:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 800373e:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003740:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8003742:	2c00      	cmp	r4, #0
 8003744:	d002      	beq.n	800374c <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003746:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8003748:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800374a:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800374c:	241c      	movs	r4, #28
 800374e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003750:	4e08      	ldr	r6, [pc, #32]	@ (8003774 <DMA_SetConfig+0x3c>)
 8003752:	4025      	ands	r5, r4
 8003754:	3c1b      	subs	r4, #27
 8003756:	40ac      	lsls	r4, r5
 8003758:	6877      	ldr	r7, [r6, #4]
 800375a:	433c      	orrs	r4, r7
 800375c:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800375e:	6804      	ldr	r4, [r0, #0]
 8003760:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003762:	6883      	ldr	r3, [r0, #8]
 8003764:	2b10      	cmp	r3, #16
 8003766:	d102      	bne.n	800376e <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003768:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800376a:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800376c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800376e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8003770:	60e2      	str	r2, [r4, #12]
}
 8003772:	e7fb      	b.n	800376c <DMA_SetConfig+0x34>
 8003774:	40020000 	.word	0x40020000

08003778 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003778:	b510      	push	{r4, lr}
 800377a:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800377c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800377e:	4a09      	ldr	r2, [pc, #36]	@ (80037a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 8003780:	089b      	lsrs	r3, r3, #2
 8003782:	189b      	adds	r3, r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003788:	6800      	ldr	r0, [r0, #0]
 800378a:	2114      	movs	r1, #20
 800378c:	b2c0      	uxtb	r0, r0
 800378e:	3808      	subs	r0, #8
 8003790:	f7fc fcdc 	bl	800014c <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003794:	4b04      	ldr	r3, [pc, #16]	@ (80037a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8003796:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003798:	231f      	movs	r3, #31
 800379a:	4018      	ands	r0, r3
 800379c:	3b1e      	subs	r3, #30
 800379e:	4083      	lsls	r3, r0
 80037a0:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 80037a2:	bd10      	pop	{r4, pc}
 80037a4:	10008200 	.word	0x10008200
 80037a8:	40020880 	.word	0x40020880

080037ac <HAL_DMA_Init>:
{
 80037ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ae:	0004      	movs	r4, r0
    return HAL_ERROR;
 80037b0:	2001      	movs	r0, #1
  if (hdma == NULL)
 80037b2:	2c00      	cmp	r4, #0
 80037b4:	d046      	beq.n	8003844 <HAL_DMA_Init+0x98>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037b6:	6825      	ldr	r5, [r4, #0]
 80037b8:	4b25      	ldr	r3, [pc, #148]	@ (8003850 <HAL_DMA_Init+0xa4>)
 80037ba:	2114      	movs	r1, #20
 80037bc:	18e8      	adds	r0, r5, r3
 80037be:	f7fc fcc5 	bl	800014c <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 80037c2:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037c4:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 80037c6:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037c8:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80037ca:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037cc:	682b      	ldr	r3, [r5, #0]
 80037ce:	4a21      	ldr	r2, [pc, #132]	@ (8003854 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80037d0:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037d2:	4013      	ands	r3, r2
 80037d4:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80037d6:	68e3      	ldr	r3, [r4, #12]
 80037d8:	6921      	ldr	r1, [r4, #16]
 80037da:	433b      	orrs	r3, r7
 80037dc:	430b      	orrs	r3, r1
 80037de:	6961      	ldr	r1, [r4, #20]
 80037e0:	682a      	ldr	r2, [r5, #0]
 80037e2:	430b      	orrs	r3, r1
 80037e4:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80037e6:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80037e8:	430b      	orrs	r3, r1
 80037ea:	69e1      	ldr	r1, [r4, #28]
 80037ec:	430b      	orrs	r3, r1
 80037ee:	6a21      	ldr	r1, [r4, #32]
 80037f0:	430b      	orrs	r3, r1
 80037f2:	4313      	orrs	r3, r2
 80037f4:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80037f6:	f7ff ffbf 	bl	8003778 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80037fa:	2380      	movs	r3, #128	@ 0x80
 80037fc:	01db      	lsls	r3, r3, #7
 80037fe:	429f      	cmp	r7, r3
 8003800:	d101      	bne.n	8003806 <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003802:	2300      	movs	r3, #0
 8003804:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003806:	233f      	movs	r3, #63	@ 0x3f
 8003808:	6862      	ldr	r2, [r4, #4]
 800380a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800380c:	4013      	ands	r3, r2
 800380e:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003810:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003812:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003814:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003816:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003818:	2a03      	cmp	r2, #3
 800381a:	d814      	bhi.n	8003846 <HAL_DMA_Init+0x9a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800381c:	4a0e      	ldr	r2, [pc, #56]	@ (8003858 <HAL_DMA_Init+0xac>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800381e:	480f      	ldr	r0, [pc, #60]	@ (800385c <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003820:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003822:	2201      	movs	r2, #1
 8003824:	3b01      	subs	r3, #1
 8003826:	409a      	lsls	r2, r3
 8003828:	65a2      	str	r2, [r4, #88]	@ 0x58
 800382a:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800382c:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800382e:	0089      	lsls	r1, r1, #2
 8003830:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003832:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003834:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003836:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003838:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800383a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800383c:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 800383e:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 8003840:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8003842:	77e0      	strb	r0, [r4, #31]
}
 8003844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 8003846:	2300      	movs	r3, #0
 8003848:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800384a:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800384c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800384e:	e7f3      	b.n	8003838 <HAL_DMA_Init+0x8c>
 8003850:	bffdfff8 	.word	0xbffdfff8
 8003854:	ffff800f 	.word	0xffff800f
 8003858:	1000823f 	.word	0x1000823f
 800385c:	40020940 	.word	0x40020940

08003860 <HAL_DMA_Start_IT>:
{
 8003860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8003862:	1d45      	adds	r5, r0, #5
{
 8003864:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8003866:	7fee      	ldrb	r6, [r5, #31]
{
 8003868:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 800386a:	2002      	movs	r0, #2
 800386c:	2e01      	cmp	r6, #1
 800386e:	d033      	beq.n	80038d8 <HAL_DMA_Start_IT+0x78>
 8003870:	3801      	subs	r0, #1
 8003872:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 8003874:	1da7      	adds	r7, r4, #6
 8003876:	7ffe      	ldrb	r6, [r7, #31]
 8003878:	46b4      	mov	ip, r6
 800387a:	4663      	mov	r3, ip
 800387c:	b2f6      	uxtb	r6, r6
 800387e:	9600      	str	r6, [sp, #0]
 8003880:	2600      	movs	r6, #0
 8003882:	4283      	cmp	r3, r0
 8003884:	d130      	bne.n	80038e8 <HAL_DMA_Start_IT+0x88>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003886:	3001      	adds	r0, #1
 8003888:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 800388a:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388c:	63e6      	str	r6, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800388e:	6828      	ldr	r0, [r5, #0]
 8003890:	9b00      	ldr	r3, [sp, #0]
 8003892:	4398      	bics	r0, r3
 8003894:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003896:	9b01      	ldr	r3, [sp, #4]
 8003898:	0020      	movs	r0, r4
 800389a:	f7ff ff4d 	bl	8003738 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 800389e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80038a0:	42b3      	cmp	r3, r6
 80038a2:	d01a      	beq.n	80038da <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a4:	230e      	movs	r3, #14
 80038a6:	682a      	ldr	r2, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038a8:	4313      	orrs	r3, r2
 80038aa:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80038ac:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	03d2      	lsls	r2, r2, #15
 80038b2:	d504      	bpl.n	80038be <HAL_DMA_Start_IT+0x5e>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80038b4:	2280      	movs	r2, #128	@ 0x80
 80038b6:	6819      	ldr	r1, [r3, #0]
 80038b8:	0052      	lsls	r2, r2, #1
 80038ba:	430a      	orrs	r2, r1
 80038bc:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80038be:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d004      	beq.n	80038ce <HAL_DMA_Start_IT+0x6e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80038c4:	2280      	movs	r2, #128	@ 0x80
 80038c6:	6819      	ldr	r1, [r3, #0]
 80038c8:	0052      	lsls	r2, r2, #1
 80038ca:	430a      	orrs	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80038ce:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80038d0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80038d2:	682a      	ldr	r2, [r5, #0]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	602b      	str	r3, [r5, #0]
}
 80038d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038da:	2204      	movs	r2, #4
 80038dc:	682b      	ldr	r3, [r5, #0]
 80038de:	4393      	bics	r3, r2
 80038e0:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038e2:	682a      	ldr	r2, [r5, #0]
 80038e4:	230a      	movs	r3, #10
 80038e6:	e7df      	b.n	80038a8 <HAL_DMA_Start_IT+0x48>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80038e8:	2380      	movs	r3, #128	@ 0x80
 80038ea:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80038ec:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 80038ee:	e7f3      	b.n	80038d8 <HAL_DMA_Start_IT+0x78>

080038f0 <HAL_DMA_Abort>:
{
 80038f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (NULL == hdma)
 80038f2:	2800      	cmp	r0, #0
 80038f4:	d008      	beq.n	8003908 <HAL_DMA_Abort+0x18>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038f6:	1d84      	adds	r4, r0, #6
 80038f8:	7fe3      	ldrb	r3, [r4, #31]
 80038fa:	1d41      	adds	r1, r0, #5
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d005      	beq.n	800390c <HAL_DMA_Abort+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003900:	2304      	movs	r3, #4
 8003902:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003904:	2300      	movs	r3, #0
 8003906:	77cb      	strb	r3, [r1, #31]
    return HAL_ERROR;
 8003908:	2001      	movs	r0, #1
}
 800390a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800390c:	250e      	movs	r5, #14
 800390e:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003910:	6c46      	ldr	r6, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003912:	6813      	ldr	r3, [r2, #0]
 8003914:	43ab      	bics	r3, r5
 8003916:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003918:	6833      	ldr	r3, [r6, #0]
 800391a:	4d10      	ldr	r5, [pc, #64]	@ (800395c <HAL_DMA_Abort+0x6c>)
 800391c:	402b      	ands	r3, r5
 800391e:	6033      	str	r3, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 8003920:	2301      	movs	r3, #1
 8003922:	6816      	ldr	r6, [r2, #0]
 8003924:	439e      	bics	r6, r3
 8003926:	6016      	str	r6, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8003928:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800392a:	331b      	adds	r3, #27
 800392c:	401a      	ands	r2, r3
 800392e:	3b1b      	subs	r3, #27
 8003930:	4093      	lsls	r3, r2
 8003932:	4e0b      	ldr	r6, [pc, #44]	@ (8003960 <HAL_DMA_Abort+0x70>)
 8003934:	6877      	ldr	r7, [r6, #4]
 8003936:	433b      	orrs	r3, r7
 8003938:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800393a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800393c:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800393e:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8003940:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	402a      	ands	r2, r5
 800394a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800394c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800394e:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8003950:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003952:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8003954:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003956:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 8003958:	77c8      	strb	r0, [r1, #31]
  return HAL_OK;
 800395a:	e7d6      	b.n	800390a <HAL_DMA_Abort+0x1a>
 800395c:	fffffeff 	.word	0xfffffeff
 8003960:	40020000 	.word	0x40020000

08003964 <HAL_DMA_Abort_IT>:
{
 8003964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003966:	1d81      	adds	r1, r0, #6
 8003968:	7fcb      	ldrb	r3, [r1, #31]
 800396a:	2b02      	cmp	r3, #2
 800396c:	d003      	beq.n	8003976 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800396e:	2304      	movs	r3, #4
 8003970:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8003972:	2001      	movs	r0, #1
}
 8003974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003976:	240e      	movs	r4, #14
 8003978:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800397a:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800397c:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800397e:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003980:	43a3      	bics	r3, r4
 8003982:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003984:	2301      	movs	r3, #1
 8003986:	6814      	ldr	r4, [r2, #0]
 8003988:	439c      	bics	r4, r3
 800398a:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800398c:	682a      	ldr	r2, [r5, #0]
 800398e:	4c10      	ldr	r4, [pc, #64]	@ (80039d0 <HAL_DMA_Abort_IT+0x6c>)
 8003990:	4022      	ands	r2, r4
 8003992:	602a      	str	r2, [r5, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8003994:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003996:	4d0f      	ldr	r5, [pc, #60]	@ (80039d4 <HAL_DMA_Abort_IT+0x70>)
 8003998:	403a      	ands	r2, r7
 800399a:	4093      	lsls	r3, r2
 800399c:	686e      	ldr	r6, [r5, #4]
 800399e:	4333      	orrs	r3, r6
 80039a0:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039a2:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80039a4:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80039a6:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80039a8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d005      	beq.n	80039ba <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	4022      	ands	r2, r4
 80039b2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039b4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80039b6:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80039b8:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80039ba:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80039bc:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 80039be:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 80039c0:	1d43      	adds	r3, r0, #5
 80039c2:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 80039c4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d000      	beq.n	80039cc <HAL_DMA_Abort_IT+0x68>
      hdma->XferAbortCallback(hdma);
 80039ca:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80039cc:	2000      	movs	r0, #0
 80039ce:	e7d1      	b.n	8003974 <HAL_DMA_Abort_IT+0x10>
 80039d0:	fffffeff 	.word	0xfffffeff
 80039d4:	40020000 	.word	0x40020000

080039d8 <HAL_DMA_IRQHandler>:
{
 80039d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80039da:	241c      	movs	r4, #28
 80039dc:	2704      	movs	r7, #4
 80039de:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 80039e0:	4a26      	ldr	r2, [pc, #152]	@ (8003a7c <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80039e2:	4021      	ands	r1, r4
 80039e4:	003c      	movs	r4, r7
 80039e6:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80039e8:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80039ea:	6803      	ldr	r3, [r0, #0]
 80039ec:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80039ee:	4226      	tst	r6, r4
 80039f0:	d00f      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x3a>
 80039f2:	423d      	tst	r5, r7
 80039f4:	d00d      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039f6:	6819      	ldr	r1, [r3, #0]
 80039f8:	0689      	lsls	r1, r1, #26
 80039fa:	d402      	bmi.n	8003a02 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039fc:	6819      	ldr	r1, [r3, #0]
 80039fe:	43b9      	bics	r1, r7
 8003a00:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003a02:	6853      	ldr	r3, [r2, #4]
 8003a04:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003a06:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003a08:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d01b      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 8003a0e:	4798      	blx	r3
  return;
 8003a10:	e019      	b.n	8003a46 <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003a12:	2702      	movs	r7, #2
 8003a14:	003c      	movs	r4, r7
 8003a16:	408c      	lsls	r4, r1
 8003a18:	4226      	tst	r6, r4
 8003a1a:	d015      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x70>
 8003a1c:	423d      	tst	r5, r7
 8003a1e:	d013      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a20:	6819      	ldr	r1, [r3, #0]
 8003a22:	0689      	lsls	r1, r1, #26
 8003a24:	d406      	bmi.n	8003a34 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a26:	250a      	movs	r5, #10
 8003a28:	6819      	ldr	r1, [r3, #0]
 8003a2a:	43a9      	bics	r1, r5
 8003a2c:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	2101      	movs	r1, #1
 8003a30:	1d83      	adds	r3, r0, #6
 8003a32:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003a34:	6853      	ldr	r3, [r2, #4]
 8003a36:	431c      	orrs	r4, r3
 8003a38:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	1d43      	adds	r3, r0, #5
 8003a3e:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 8003a40:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d1e3      	bne.n	8003a0e <HAL_DMA_IRQHandler+0x36>
}
 8003a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003a48:	2408      	movs	r4, #8
 8003a4a:	0027      	movs	r7, r4
 8003a4c:	408f      	lsls	r7, r1
 8003a4e:	423e      	tst	r6, r7
 8003a50:	d0f9      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x6e>
 8003a52:	4225      	tst	r5, r4
 8003a54:	d0f7      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a56:	250e      	movs	r5, #14
 8003a58:	681c      	ldr	r4, [r3, #0]
 8003a5a:	43ac      	bics	r4, r5
 8003a5c:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003a5e:	2301      	movs	r3, #1
 8003a60:	001d      	movs	r5, r3
 8003a62:	408d      	lsls	r5, r1
 8003a64:	0029      	movs	r1, r5
 8003a66:	6854      	ldr	r4, [r2, #4]
 8003a68:	4321      	orrs	r1, r4
 8003a6a:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003a6c:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a6e:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003a70:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003a72:	2200      	movs	r2, #0
 8003a74:	1d43      	adds	r3, r0, #5
 8003a76:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003a78:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003a7a:	e7e2      	b.n	8003a42 <HAL_DMA_IRQHandler+0x6a>
 8003a7c:	40020000 	.word	0x40020000

08003a80 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8003a80:	2300      	movs	r3, #0
{
 8003a82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a84:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a86:	680a      	ldr	r2, [r1, #0]
 8003a88:	0014      	movs	r4, r2
 8003a8a:	40dc      	lsrs	r4, r3
 8003a8c:	d101      	bne.n	8003a92 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 8003a8e:	b005      	add	sp, #20
 8003a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a92:	2501      	movs	r5, #1
 8003a94:	0014      	movs	r4, r2
 8003a96:	409d      	lsls	r5, r3
 8003a98:	402c      	ands	r4, r5
 8003a9a:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8003a9c:	422a      	tst	r2, r5
 8003a9e:	d100      	bne.n	8003aa2 <HAL_GPIO_Init+0x22>
 8003aa0:	e091      	b.n	8003bc6 <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003aa2:	684a      	ldr	r2, [r1, #4]
 8003aa4:	005f      	lsls	r7, r3, #1
 8003aa6:	4694      	mov	ip, r2
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	4664      	mov	r4, ip
 8003aac:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003aae:	2403      	movs	r4, #3
 8003ab0:	40bc      	lsls	r4, r7
 8003ab2:	43e4      	mvns	r4, r4
 8003ab4:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ab6:	1e54      	subs	r4, r2, #1
 8003ab8:	2c01      	cmp	r4, #1
 8003aba:	d82e      	bhi.n	8003b1a <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8003abc:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003abe:	9c01      	ldr	r4, [sp, #4]
 8003ac0:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ac2:	68cc      	ldr	r4, [r1, #12]
 8003ac4:	40bc      	lsls	r4, r7
 8003ac6:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8003ac8:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003aca:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003acc:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ace:	43ac      	bics	r4, r5
 8003ad0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ad2:	4664      	mov	r4, ip
 8003ad4:	0924      	lsrs	r4, r4, #4
 8003ad6:	4034      	ands	r4, r6
 8003ad8:	409c      	lsls	r4, r3
 8003ada:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003adc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8003ade:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003ae0:	9c01      	ldr	r4, [sp, #4]
 8003ae2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003ae4:	688c      	ldr	r4, [r1, #8]
 8003ae6:	40bc      	lsls	r4, r7
 8003ae8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8003aea:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aec:	2a02      	cmp	r2, #2
 8003aee:	d116      	bne.n	8003b1e <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003af0:	2507      	movs	r5, #7
 8003af2:	260f      	movs	r6, #15
 8003af4:	401d      	ands	r5, r3
 8003af6:	00ad      	lsls	r5, r5, #2
 8003af8:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8003afa:	08dc      	lsrs	r4, r3, #3
 8003afc:	00a4      	lsls	r4, r4, #2
 8003afe:	1904      	adds	r4, r0, r4
 8003b00:	9402      	str	r4, [sp, #8]
 8003b02:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b04:	9603      	str	r6, [sp, #12]
 8003b06:	0026      	movs	r6, r4
 8003b08:	9c03      	ldr	r4, [sp, #12]
 8003b0a:	43a6      	bics	r6, r4
 8003b0c:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b0e:	690e      	ldr	r6, [r1, #16]
 8003b10:	40ae      	lsls	r6, r5
 8003b12:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8003b14:	9c02      	ldr	r4, [sp, #8]
 8003b16:	6226      	str	r6, [r4, #32]
 8003b18:	e001      	b.n	8003b1e <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b1a:	2a03      	cmp	r2, #3
 8003b1c:	d1df      	bne.n	8003ade <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b1e:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8003b20:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b22:	9d01      	ldr	r5, [sp, #4]
 8003b24:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b26:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b28:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8003b2a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b2c:	4662      	mov	r2, ip
 8003b2e:	02a4      	lsls	r4, r4, #10
 8003b30:	4222      	tst	r2, r4
 8003b32:	d048      	beq.n	8003bc6 <HAL_GPIO_Init+0x146>
        temp = EXTI->EXTICR[position >> 2u];
 8003b34:	4a25      	ldr	r2, [pc, #148]	@ (8003bcc <HAL_GPIO_Init+0x14c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003b36:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8003b38:	089c      	lsrs	r4, r3, #2
 8003b3a:	00a4      	lsls	r4, r4, #2
 8003b3c:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003b3e:	220f      	movs	r2, #15
 8003b40:	401d      	ands	r5, r3
 8003b42:	00ed      	lsls	r5, r5, #3
 8003b44:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003b46:	27a0      	movs	r7, #160	@ 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8003b48:	6e26      	ldr	r6, [r4, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003b4a:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003b4c:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003b4e:	2200      	movs	r2, #0
 8003b50:	42b8      	cmp	r0, r7
 8003b52:	d00c      	beq.n	8003b6e <HAL_GPIO_Init+0xee>
 8003b54:	4f1e      	ldr	r7, [pc, #120]	@ (8003bd0 <HAL_GPIO_Init+0x150>)
 8003b56:	3201      	adds	r2, #1
 8003b58:	42b8      	cmp	r0, r7
 8003b5a:	d008      	beq.n	8003b6e <HAL_GPIO_Init+0xee>
 8003b5c:	4f1d      	ldr	r7, [pc, #116]	@ (8003bd4 <HAL_GPIO_Init+0x154>)
 8003b5e:	3201      	adds	r2, #1
 8003b60:	42b8      	cmp	r0, r7
 8003b62:	d004      	beq.n	8003b6e <HAL_GPIO_Init+0xee>
 8003b64:	4f1c      	ldr	r7, [pc, #112]	@ (8003bd8 <HAL_GPIO_Init+0x158>)
 8003b66:	3203      	adds	r2, #3
 8003b68:	42b8      	cmp	r0, r7
 8003b6a:	d100      	bne.n	8003b6e <HAL_GPIO_Init+0xee>
 8003b6c:	3a02      	subs	r2, #2
 8003b6e:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b70:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003b72:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8003b74:	6622      	str	r2, [r4, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8003b76:	4c15      	ldr	r4, [pc, #84]	@ (8003bcc <HAL_GPIO_Init+0x14c>)
        temp &= ~(iocurrent);
 8003b78:	9a00      	ldr	r2, [sp, #0]
        temp = EXTI->RTSR1;
 8003b7a:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8003b7c:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8003b7e:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 8003b80:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b82:	02ff      	lsls	r7, r7, #11
 8003b84:	d401      	bmi.n	8003b8a <HAL_GPIO_Init+0x10a>
        temp &= ~(iocurrent);
 8003b86:	0035      	movs	r5, r6
 8003b88:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b8a:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8003b8c:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8003b8e:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 8003b90:	9d00      	ldr	r5, [sp, #0]
 8003b92:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b94:	02bf      	lsls	r7, r7, #10
 8003b96:	d401      	bmi.n	8003b9c <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8003b98:	0035      	movs	r5, r6
 8003b9a:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b9c:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 8003b9e:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 8003ba0:	4c0e      	ldr	r4, [pc, #56]	@ (8003bdc <HAL_GPIO_Init+0x15c>)
          temp |= iocurrent;
 8003ba2:	9d00      	ldr	r5, [sp, #0]
        temp = EXTI->EMR1;
 8003ba4:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8003ba6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ba8:	03bf      	lsls	r7, r7, #14
 8003baa:	d401      	bmi.n	8003bb0 <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8003bac:	0035      	movs	r5, r6
 8003bae:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bb0:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8003bb2:	67e5      	str	r5, [r4, #124]	@ 0x7c
        temp = EXTI->IMR1;
 8003bb4:	4c0a      	ldr	r4, [pc, #40]	@ (8003be0 <HAL_GPIO_Init+0x160>)
          temp |= iocurrent;
 8003bb6:	9e00      	ldr	r6, [sp, #0]
        temp = EXTI->IMR1;
 8003bb8:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8003bba:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bbc:	03ff      	lsls	r7, r7, #15
 8003bbe:	d401      	bmi.n	8003bc4 <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 8003bc0:	4015      	ands	r5, r2
 8003bc2:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 8003bc4:	67e6      	str	r6, [r4, #124]	@ 0x7c
    position++;
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	e75d      	b.n	8003a86 <HAL_GPIO_Init+0x6>
 8003bca:	46c0      	nop			@ (mov r8, r8)
 8003bcc:	40021800 	.word	0x40021800
 8003bd0:	50000400 	.word	0x50000400
 8003bd4:	50000800 	.word	0x50000800
 8003bd8:	50000c00 	.word	0x50000c00
 8003bdc:	40021808 	.word	0x40021808
 8003be0:	40021804 	.word	0x40021804

08003be4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003be4:	6900      	ldr	r0, [r0, #16]
 8003be6:	4008      	ands	r0, r1
 8003be8:	1e43      	subs	r3, r0, #1
 8003bea:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8003bec:	b2c0      	uxtb	r0, r0
}
 8003bee:	4770      	bx	lr

08003bf0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf0:	2a00      	cmp	r2, #0
 8003bf2:	d001      	beq.n	8003bf8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bf4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bf6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bf8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8003bfa:	e7fc      	b.n	8003bf6 <HAL_GPIO_WritePin+0x6>

08003bfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bfc:	b570      	push	{r4, r5, r6, lr}
 8003bfe:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 8003c00:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003c02:	2c00      	cmp	r4, #0
 8003c04:	d04e      	beq.n	8003ca4 <HAL_I2C_Init+0xa8>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c06:	0025      	movs	r5, r4
 8003c08:	3541      	adds	r5, #65	@ 0x41
 8003c0a:	782b      	ldrb	r3, [r5, #0]
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d105      	bne.n	8003c1e <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c12:	0023      	movs	r3, r4
 8003c14:	3340      	adds	r3, #64	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c16:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003c18:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003c1a:	f7ff fb95 	bl	8003348 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c1e:	2324      	movs	r3, #36	@ 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c20:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c22:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003c24:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c26:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003c28:	681a      	ldr	r2, [r3, #0]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c2a:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003c2c:	438a      	bics	r2, r1
 8003c2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c30:	491d      	ldr	r1, [pc, #116]	@ (8003ca8 <HAL_I2C_Init+0xac>)
 8003c32:	6862      	ldr	r2, [r4, #4]
 8003c34:	400a      	ands	r2, r1
 8003c36:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	491c      	ldr	r1, [pc, #112]	@ (8003cac <HAL_I2C_Init+0xb0>)
 8003c3c:	400a      	ands	r2, r1
 8003c3e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c40:	2801      	cmp	r0, #1
 8003c42:	d107      	bne.n	8003c54 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c44:	2280      	movs	r2, #128	@ 0x80
 8003c46:	0212      	lsls	r2, r2, #8
 8003c48:	4332      	orrs	r2, r6
 8003c4a:	609a      	str	r2, [r3, #8]
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	4818      	ldr	r0, [pc, #96]	@ (8003cb0 <HAL_I2C_Init+0xb4>)
 8003c50:	4002      	ands	r2, r0
 8003c52:	e009      	b.n	8003c68 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c54:	2284      	movs	r2, #132	@ 0x84
 8003c56:	0212      	lsls	r2, r2, #8
 8003c58:	4332      	orrs	r2, r6
 8003c5a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c5c:	2802      	cmp	r0, #2
 8003c5e:	d1f5      	bne.n	8003c4c <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c60:	2280      	movs	r2, #128	@ 0x80
 8003c62:	6858      	ldr	r0, [r3, #4]
 8003c64:	0112      	lsls	r2, r2, #4
 8003c66:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c6a:	6858      	ldr	r0, [r3, #4]
 8003c6c:	4a11      	ldr	r2, [pc, #68]	@ (8003cb4 <HAL_I2C_Init+0xb8>)
 8003c6e:	4302      	orrs	r2, r0
 8003c70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c72:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c74:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c76:	400a      	ands	r2, r1
 8003c78:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c7a:	6961      	ldr	r1, [r4, #20]
 8003c7c:	6922      	ldr	r2, [r4, #16]
 8003c7e:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c80:	69a1      	ldr	r1, [r4, #24]
 8003c82:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c84:	430a      	orrs	r2, r1
 8003c86:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c88:	6a21      	ldr	r1, [r4, #32]
 8003c8a:	69e2      	ldr	r2, [r4, #28]
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003c90:	2201      	movs	r2, #1
 8003c92:	6819      	ldr	r1, [r3, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c9a:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c9c:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c9e:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	3442      	adds	r4, #66	@ 0x42
 8003ca2:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003ca4:	bd70      	pop	{r4, r5, r6, pc}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	f0ffffff 	.word	0xf0ffffff
 8003cac:	ffff7fff 	.word	0xffff7fff
 8003cb0:	fffff7ff 	.word	0xfffff7ff
 8003cb4:	02008000 	.word	0x02008000

08003cb8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cba:	0004      	movs	r4, r0
 8003cbc:	3441      	adds	r4, #65	@ 0x41
 8003cbe:	7822      	ldrb	r2, [r4, #0]
{
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cc4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cc6:	b2d6      	uxtb	r6, r2
 8003cc8:	2a20      	cmp	r2, #32
 8003cca:	d118      	bne.n	8003cfe <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003ccc:	001d      	movs	r5, r3
 8003cce:	3540      	adds	r5, #64	@ 0x40
 8003cd0:	782a      	ldrb	r2, [r5, #0]
 8003cd2:	2a01      	cmp	r2, #1
 8003cd4:	d013      	beq.n	8003cfe <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cd6:	2224      	movs	r2, #36	@ 0x24
 8003cd8:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3a23      	subs	r2, #35	@ 0x23
 8003cde:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ce0:	4807      	ldr	r0, [pc, #28]	@ (8003d00 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003ce2:	4391      	bics	r1, r2
 8003ce4:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ce6:	6819      	ldr	r1, [r3, #0]
 8003ce8:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cea:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cec:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cee:	6819      	ldr	r1, [r3, #0]
 8003cf0:	4339      	orrs	r1, r7
 8003cf2:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003cf4:	6819      	ldr	r1, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003cfa:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003cfc:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d00:	ffffefff 	.word	0xffffefff

08003d04 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d04:	0002      	movs	r2, r0
{
 8003d06:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d08:	3241      	adds	r2, #65	@ 0x41
 8003d0a:	7814      	ldrb	r4, [r2, #0]
{
 8003d0c:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d0e:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d12:	2c20      	cmp	r4, #32
 8003d14:	d117      	bne.n	8003d46 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003d16:	001c      	movs	r4, r3
 8003d18:	3440      	adds	r4, #64	@ 0x40
 8003d1a:	7826      	ldrb	r6, [r4, #0]
 8003d1c:	2e01      	cmp	r6, #1
 8003d1e:	d012      	beq.n	8003d46 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d20:	3022      	adds	r0, #34	@ 0x22
 8003d22:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3823      	subs	r0, #35	@ 0x23
 8003d28:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d2a:	4f07      	ldr	r7, [pc, #28]	@ (8003d48 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003d2c:	4386      	bics	r6, r0
 8003d2e:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003d30:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d32:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003d34:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003d36:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d38:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d3a:	6819      	ldr	r1, [r3, #0]
 8003d3c:	4308      	orrs	r0, r1
 8003d3e:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d40:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003d42:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003d44:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d48:	fffff0ff 	.word	0xfffff0ff

08003d4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d4c:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003d4e:	4c11      	ldr	r4, [pc, #68]	@ (8003d94 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8003d50:	4911      	ldr	r1, [pc, #68]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8003d52:	6823      	ldr	r3, [r4, #0]
{
 8003d54:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003d56:	400b      	ands	r3, r1
 8003d58:	4303      	orrs	r3, r0
 8003d5a:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d5c:	2380      	movs	r3, #128	@ 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003d5e:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d10e      	bne.n	8003d84 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003d66:	4b0d      	ldr	r3, [pc, #52]	@ (8003d9c <HAL_PWREx_ControlVoltageScaling+0x50>)
 8003d68:	490d      	ldr	r1, [pc, #52]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8003d6a:	6818      	ldr	r0, [r3, #0]
 8003d6c:	2306      	movs	r3, #6
 8003d6e:	4358      	muls	r0, r3
 8003d70:	f7fc f9ec 	bl	800014c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d74:	2280      	movs	r2, #128	@ 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003d76:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d78:	00d2      	lsls	r2, r2, #3
 8003d7a:	6961      	ldr	r1, [r4, #20]
 8003d7c:	0008      	movs	r0, r1
 8003d7e:	4010      	ands	r0, r2
 8003d80:	4211      	tst	r1, r2
 8003d82:	d100      	bne.n	8003d86 <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8003d84:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	e7f5      	b.n	8003d7a <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8003d8e:	2003      	movs	r0, #3
 8003d90:	e7f8      	b.n	8003d84 <HAL_PWREx_ControlVoltageScaling+0x38>
 8003d92:	46c0      	nop			@ (mov r8, r8)
 8003d94:	40007000 	.word	0x40007000
 8003d98:	fffff9ff 	.word	0xfffff9ff
 8003d9c:	20000000 	.word	0x20000000
 8003da0:	000f4240 	.word	0x000f4240

08003da4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003da6:	0004      	movs	r4, r0
 8003da8:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003daa:	2800      	cmp	r0, #0
 8003dac:	d102      	bne.n	8003db4 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8003dae:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8003db0:	b005      	add	sp, #20
 8003db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003db4:	6803      	ldr	r3, [r0, #0]
 8003db6:	07db      	lsls	r3, r3, #31
 8003db8:	d410      	bmi.n	8003ddc <HAL_RCC_OscConfig+0x38>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	079b      	lsls	r3, r3, #30
 8003dbe:	d45c      	bmi.n	8003e7a <HAL_RCC_OscConfig+0xd6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	071b      	lsls	r3, r3, #28
 8003dc4:	d500      	bpl.n	8003dc8 <HAL_RCC_OscConfig+0x24>
 8003dc6:	e0c1      	b.n	8003f4c <HAL_RCC_OscConfig+0x1a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc8:	6823      	ldr	r3, [r4, #0]
 8003dca:	075b      	lsls	r3, r3, #29
 8003dcc:	d500      	bpl.n	8003dd0 <HAL_RCC_OscConfig+0x2c>
 8003dce:	e0f2      	b.n	8003fb6 <HAL_RCC_OscConfig+0x212>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dd0:	69e3      	ldr	r3, [r4, #28]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d000      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x34>
 8003dd6:	e179      	b.n	80040cc <HAL_RCC_OscConfig+0x328>
  return HAL_OK;
 8003dd8:	2000      	movs	r0, #0
 8003dda:	e7e9      	b.n	8003db0 <HAL_RCC_OscConfig+0xc>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ddc:	2238      	movs	r2, #56	@ 0x38
 8003dde:	4daf      	ldr	r5, [pc, #700]	@ (800409c <HAL_RCC_OscConfig+0x2f8>)
 8003de0:	68ab      	ldr	r3, [r5, #8]
 8003de2:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003de4:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003de6:	2b10      	cmp	r3, #16
 8003de8:	d109      	bne.n	8003dfe <HAL_RCC_OscConfig+0x5a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dea:	43d3      	mvns	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003dec:	079b      	lsls	r3, r3, #30
 8003dee:	d108      	bne.n	8003e02 <HAL_RCC_OscConfig+0x5e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df0:	682b      	ldr	r3, [r5, #0]
 8003df2:	039b      	lsls	r3, r3, #14
 8003df4:	d5e1      	bpl.n	8003dba <HAL_RCC_OscConfig+0x16>
 8003df6:	6863      	ldr	r3, [r4, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1de      	bne.n	8003dba <HAL_RCC_OscConfig+0x16>
 8003dfc:	e7d7      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d0f6      	beq.n	8003df0 <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e02:	2280      	movs	r2, #128	@ 0x80
 8003e04:	6863      	ldr	r3, [r4, #4]
 8003e06:	0252      	lsls	r2, r2, #9
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d111      	bne.n	8003e30 <HAL_RCC_OscConfig+0x8c>
 8003e0c:	682a      	ldr	r2, [r5, #0]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003e12:	f7ff fc29 	bl	8003668 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e16:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003e18:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e1a:	02bf      	lsls	r7, r7, #10
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	423b      	tst	r3, r7
 8003e20:	d1cb      	bne.n	8003dba <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e22:	f7ff fc21 	bl	8003668 <HAL_GetTick>
 8003e26:	1b80      	subs	r0, r0, r6
 8003e28:	2864      	cmp	r0, #100	@ 0x64
 8003e2a:	d9f7      	bls.n	8003e1c <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8003e2c:	2003      	movs	r0, #3
 8003e2e:	e7bf      	b.n	8003db0 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e30:	21a0      	movs	r1, #160	@ 0xa0
 8003e32:	02c9      	lsls	r1, r1, #11
 8003e34:	428b      	cmp	r3, r1
 8003e36:	d108      	bne.n	8003e4a <HAL_RCC_OscConfig+0xa6>
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	6829      	ldr	r1, [r5, #0]
 8003e3c:	02db      	lsls	r3, r3, #11
 8003e3e:	430b      	orrs	r3, r1
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	682b      	ldr	r3, [r5, #0]
 8003e44:	431a      	orrs	r2, r3
 8003e46:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e48:	e7e3      	b.n	8003e12 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e4a:	682a      	ldr	r2, [r5, #0]
 8003e4c:	4994      	ldr	r1, [pc, #592]	@ (80040a0 <HAL_RCC_OscConfig+0x2fc>)
 8003e4e:	400a      	ands	r2, r1
 8003e50:	602a      	str	r2, [r5, #0]
 8003e52:	682a      	ldr	r2, [r5, #0]
 8003e54:	4993      	ldr	r1, [pc, #588]	@ (80040a4 <HAL_RCC_OscConfig+0x300>)
 8003e56:	400a      	ands	r2, r1
 8003e58:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1d9      	bne.n	8003e12 <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8003e5e:	f7ff fc03 	bl	8003668 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e62:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003e64:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e66:	02bf      	lsls	r7, r7, #10
 8003e68:	682b      	ldr	r3, [r5, #0]
 8003e6a:	423b      	tst	r3, r7
 8003e6c:	d0a5      	beq.n	8003dba <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e6e:	f7ff fbfb 	bl	8003668 <HAL_GetTick>
 8003e72:	1b80      	subs	r0, r0, r6
 8003e74:	2864      	cmp	r0, #100	@ 0x64
 8003e76:	d9f7      	bls.n	8003e68 <HAL_RCC_OscConfig+0xc4>
 8003e78:	e7d8      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e7a:	2238      	movs	r2, #56	@ 0x38
 8003e7c:	4d87      	ldr	r5, [pc, #540]	@ (800409c <HAL_RCC_OscConfig+0x2f8>)
 8003e7e:	68ab      	ldr	r3, [r5, #8]
 8003e80:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e82:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003e84:	2b10      	cmp	r3, #16
 8003e86:	d128      	bne.n	8003eda <HAL_RCC_OscConfig+0x136>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e88:	2103      	movs	r1, #3
 8003e8a:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003e8c:	2a02      	cmp	r2, #2
 8003e8e:	d126      	bne.n	8003ede <HAL_RCC_OscConfig+0x13a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e90:	682a      	ldr	r2, [r5, #0]
 8003e92:	0552      	lsls	r2, r2, #21
 8003e94:	d503      	bpl.n	8003e9e <HAL_RCC_OscConfig+0xfa>
 8003e96:	68e2      	ldr	r2, [r4, #12]
 8003e98:	2a00      	cmp	r2, #0
 8003e9a:	d100      	bne.n	8003e9e <HAL_RCC_OscConfig+0xfa>
 8003e9c:	e787      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e9e:	6869      	ldr	r1, [r5, #4]
 8003ea0:	6962      	ldr	r2, [r4, #20]
 8003ea2:	4881      	ldr	r0, [pc, #516]	@ (80040a8 <HAL_RCC_OscConfig+0x304>)
 8003ea4:	0212      	lsls	r2, r2, #8
 8003ea6:	4001      	ands	r1, r0
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d10c      	bne.n	8003eca <HAL_RCC_OscConfig+0x126>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ac <HAL_RCC_OscConfig+0x308>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003eb4:	497e      	ldr	r1, [pc, #504]	@ (80040b0 <HAL_RCC_OscConfig+0x30c>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	6922      	ldr	r2, [r4, #16]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003ebe:	682b      	ldr	r3, [r5, #0]
 8003ec0:	4a7c      	ldr	r2, [pc, #496]	@ (80040b4 <HAL_RCC_OscConfig+0x310>)
 8003ec2:	049b      	lsls	r3, r3, #18
 8003ec4:	0f5b      	lsrs	r3, r3, #29
 8003ec6:	40da      	lsrs	r2, r3
 8003ec8:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003eca:	4b7b      	ldr	r3, [pc, #492]	@ (80040b8 <HAL_RCC_OscConfig+0x314>)
 8003ecc:	6818      	ldr	r0, [r3, #0]
 8003ece:	f7ff fb83 	bl	80035d8 <HAL_InitTick>
 8003ed2:	2800      	cmp	r0, #0
 8003ed4:	d100      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x134>
 8003ed6:	e773      	b.n	8003dc0 <HAL_RCC_OscConfig+0x1c>
 8003ed8:	e769      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0d8      	beq.n	8003e90 <HAL_RCC_OscConfig+0xec>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ede:	68e3      	ldr	r3, [r4, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d020      	beq.n	8003f26 <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003ee4:	682b      	ldr	r3, [r5, #0]
 8003ee6:	4a71      	ldr	r2, [pc, #452]	@ (80040ac <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee8:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003eea:	4013      	ands	r3, r2
 8003eec:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eee:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8003ef4:	2380      	movs	r3, #128	@ 0x80
 8003ef6:	682a      	ldr	r2, [r5, #0]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	4313      	orrs	r3, r2
 8003efc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003efe:	f7ff fbb3 	bl	8003668 <HAL_GetTick>
 8003f02:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	423b      	tst	r3, r7
 8003f08:	d007      	beq.n	8003f1a <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f0a:	686a      	ldr	r2, [r5, #4]
 8003f0c:	6963      	ldr	r3, [r4, #20]
 8003f0e:	4966      	ldr	r1, [pc, #408]	@ (80040a8 <HAL_RCC_OscConfig+0x304>)
 8003f10:	021b      	lsls	r3, r3, #8
 8003f12:	400a      	ands	r2, r1
 8003f14:	4313      	orrs	r3, r2
 8003f16:	606b      	str	r3, [r5, #4]
 8003f18:	e752      	b.n	8003dc0 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f1a:	f7ff fba5 	bl	8003668 <HAL_GetTick>
 8003f1e:	1b80      	subs	r0, r0, r6
 8003f20:	2802      	cmp	r0, #2
 8003f22:	d9ef      	bls.n	8003f04 <HAL_RCC_OscConfig+0x160>
 8003f24:	e782      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8003f26:	682b      	ldr	r3, [r5, #0]
 8003f28:	4a64      	ldr	r2, [pc, #400]	@ (80040bc <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f2a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003f30:	f7ff fb9a 	bl	8003668 <HAL_GetTick>
 8003f34:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f36:	00ff      	lsls	r7, r7, #3
 8003f38:	682b      	ldr	r3, [r5, #0]
 8003f3a:	423b      	tst	r3, r7
 8003f3c:	d100      	bne.n	8003f40 <HAL_RCC_OscConfig+0x19c>
 8003f3e:	e73f      	b.n	8003dc0 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f40:	f7ff fb92 	bl	8003668 <HAL_GetTick>
 8003f44:	1b80      	subs	r0, r0, r6
 8003f46:	2802      	cmp	r0, #2
 8003f48:	d9f6      	bls.n	8003f38 <HAL_RCC_OscConfig+0x194>
 8003f4a:	e76f      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f4c:	2238      	movs	r2, #56	@ 0x38
 8003f4e:	4d53      	ldr	r5, [pc, #332]	@ (800409c <HAL_RCC_OscConfig+0x2f8>)
 8003f50:	68ab      	ldr	r3, [r5, #8]
 8003f52:	4013      	ands	r3, r2
 8003f54:	2b18      	cmp	r3, #24
 8003f56:	d108      	bne.n	8003f6a <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003f58:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003f5a:	079b      	lsls	r3, r3, #30
 8003f5c:	d400      	bmi.n	8003f60 <HAL_RCC_OscConfig+0x1bc>
 8003f5e:	e733      	b.n	8003dc8 <HAL_RCC_OscConfig+0x24>
 8003f60:	69a3      	ldr	r3, [r4, #24]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d000      	beq.n	8003f68 <HAL_RCC_OscConfig+0x1c4>
 8003f66:	e72f      	b.n	8003dc8 <HAL_RCC_OscConfig+0x24>
 8003f68:	e721      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f6a:	69a2      	ldr	r2, [r4, #24]
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	2a00      	cmp	r2, #0
 8003f70:	d010      	beq.n	8003f94 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 8003f72:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f74:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8003f76:	4313      	orrs	r3, r2
 8003f78:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003f7a:	f7ff fb75 	bl	8003668 <HAL_GetTick>
 8003f7e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f80:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003f82:	423b      	tst	r3, r7
 8003f84:	d000      	beq.n	8003f88 <HAL_RCC_OscConfig+0x1e4>
 8003f86:	e71f      	b.n	8003dc8 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f88:	f7ff fb6e 	bl	8003668 <HAL_GetTick>
 8003f8c:	1b80      	subs	r0, r0, r6
 8003f8e:	2802      	cmp	r0, #2
 8003f90:	d9f6      	bls.n	8003f80 <HAL_RCC_OscConfig+0x1dc>
 8003f92:	e74b      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_LSI_DISABLE();
 8003f94:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f96:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8003f98:	439a      	bics	r2, r3
 8003f9a:	662a      	str	r2, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003f9c:	f7ff fb64 	bl	8003668 <HAL_GetTick>
 8003fa0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fa2:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003fa4:	423b      	tst	r3, r7
 8003fa6:	d100      	bne.n	8003faa <HAL_RCC_OscConfig+0x206>
 8003fa8:	e70e      	b.n	8003dc8 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003faa:	f7ff fb5d 	bl	8003668 <HAL_GetTick>
 8003fae:	1b80      	subs	r0, r0, r6
 8003fb0:	2802      	cmp	r0, #2
 8003fb2:	d9f6      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x1fe>
 8003fb4:	e73a      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003fb6:	2238      	movs	r2, #56	@ 0x38
 8003fb8:	4d38      	ldr	r5, [pc, #224]	@ (800409c <HAL_RCC_OscConfig+0x2f8>)
 8003fba:	68ab      	ldr	r3, [r5, #8]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	2b20      	cmp	r3, #32
 8003fc0:	d108      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x230>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003fc2:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8003fc4:	079b      	lsls	r3, r3, #30
 8003fc6:	d400      	bmi.n	8003fca <HAL_RCC_OscConfig+0x226>
 8003fc8:	e702      	b.n	8003dd0 <HAL_RCC_OscConfig+0x2c>
 8003fca:	68a3      	ldr	r3, [r4, #8]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d000      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x22e>
 8003fd0:	e6fe      	b.n	8003dd0 <HAL_RCC_OscConfig+0x2c>
 8003fd2:	e6ec      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fd4:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003fd6:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fd8:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003fda:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8003fdc:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fde:	4213      	tst	r3, r2
 8003fe0:	d108      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_PWR_CLK_ENABLE();
 8003fe2:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8003fe8:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003fea:	4013      	ands	r3, r2
 8003fec:	9303      	str	r3, [sp, #12]
 8003fee:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ff4:	2780      	movs	r7, #128	@ 0x80
 8003ff6:	4e32      	ldr	r6, [pc, #200]	@ (80040c0 <HAL_RCC_OscConfig+0x31c>)
 8003ff8:	007f      	lsls	r7, r7, #1
 8003ffa:	6833      	ldr	r3, [r6, #0]
 8003ffc:	423b      	tst	r3, r7
 8003ffe:	d015      	beq.n	800402c <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004000:	68a3      	ldr	r3, [r4, #8]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d122      	bne.n	800404c <HAL_RCC_OscConfig+0x2a8>
 8004006:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8004008:	4313      	orrs	r3, r2
 800400a:	65eb      	str	r3, [r5, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 800400c:	f7ff fb2c 	bl	8003668 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004010:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8004012:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004014:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8004016:	423b      	tst	r3, r7
 8004018:	d038      	beq.n	800408c <HAL_RCC_OscConfig+0x2e8>
      if (pwrclkchanged == SET)
 800401a:	9b00      	ldr	r3, [sp, #0]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d000      	beq.n	8004022 <HAL_RCC_OscConfig+0x27e>
 8004020:	e6d6      	b.n	8003dd0 <HAL_RCC_OscConfig+0x2c>
        __HAL_RCC_PWR_CLK_DISABLE();
 8004022:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8004024:	4a27      	ldr	r2, [pc, #156]	@ (80040c4 <HAL_RCC_OscConfig+0x320>)
 8004026:	4013      	ands	r3, r2
 8004028:	63eb      	str	r3, [r5, #60]	@ 0x3c
 800402a:	e6d1      	b.n	8003dd0 <HAL_RCC_OscConfig+0x2c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800402c:	6833      	ldr	r3, [r6, #0]
 800402e:	433b      	orrs	r3, r7
 8004030:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004032:	f7ff fb19 	bl	8003668 <HAL_GetTick>
 8004036:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004038:	6833      	ldr	r3, [r6, #0]
 800403a:	423b      	tst	r3, r7
 800403c:	d1e0      	bne.n	8004000 <HAL_RCC_OscConfig+0x25c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800403e:	f7ff fb13 	bl	8003668 <HAL_GetTick>
 8004042:	9b01      	ldr	r3, [sp, #4]
 8004044:	1ac0      	subs	r0, r0, r3
 8004046:	2802      	cmp	r0, #2
 8004048:	d9f6      	bls.n	8004038 <HAL_RCC_OscConfig+0x294>
 800404a:	e6ef      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800404c:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800404e:	2b05      	cmp	r3, #5
 8004050:	d105      	bne.n	800405e <HAL_RCC_OscConfig+0x2ba>
 8004052:	3b01      	subs	r3, #1
 8004054:	4313      	orrs	r3, r2
 8004056:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8004058:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800405a:	2301      	movs	r3, #1
 800405c:	e7d4      	b.n	8004008 <HAL_RCC_OscConfig+0x264>
 800405e:	2101      	movs	r1, #1
 8004060:	438a      	bics	r2, r1
 8004062:	65ea      	str	r2, [r5, #92]	@ 0x5c
 8004064:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8004066:	3103      	adds	r1, #3
 8004068:	438a      	bics	r2, r1
 800406a:	65ea      	str	r2, [r5, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1cd      	bne.n	800400c <HAL_RCC_OscConfig+0x268>
        tickstart = HAL_GetTick();
 8004070:	f7ff fafa 	bl	8003668 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004074:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8004076:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004078:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 800407a:	423b      	tst	r3, r7
 800407c:	d0cd      	beq.n	800401a <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800407e:	f7ff faf3 	bl	8003668 <HAL_GetTick>
 8004082:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <HAL_RCC_OscConfig+0x324>)
 8004084:	1b80      	subs	r0, r0, r6
 8004086:	4298      	cmp	r0, r3
 8004088:	d9f6      	bls.n	8004078 <HAL_RCC_OscConfig+0x2d4>
 800408a:	e6cf      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800408c:	f7ff faec 	bl	8003668 <HAL_GetTick>
 8004090:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <HAL_RCC_OscConfig+0x324>)
 8004092:	1b80      	subs	r0, r0, r6
 8004094:	4298      	cmp	r0, r3
 8004096:	d9bd      	bls.n	8004014 <HAL_RCC_OscConfig+0x270>
 8004098:	e6c8      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
 800409a:	46c0      	nop			@ (mov r8, r8)
 800409c:	40021000 	.word	0x40021000
 80040a0:	fffeffff 	.word	0xfffeffff
 80040a4:	fffbffff 	.word	0xfffbffff
 80040a8:	ffff80ff 	.word	0xffff80ff
 80040ac:	ffffc7ff 	.word	0xffffc7ff
 80040b0:	20000000 	.word	0x20000000
 80040b4:	00f42400 	.word	0x00f42400
 80040b8:	20000008 	.word	0x20000008
 80040bc:	fffffeff 	.word	0xfffffeff
 80040c0:	40007000 	.word	0x40007000
 80040c4:	efffffff 	.word	0xefffffff
 80040c8:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040cc:	2138      	movs	r1, #56	@ 0x38
 80040ce:	4d3f      	ldr	r5, [pc, #252]	@ (80041cc <HAL_RCC_OscConfig+0x428>)
 80040d0:	68aa      	ldr	r2, [r5, #8]
 80040d2:	400a      	ands	r2, r1
 80040d4:	2a10      	cmp	r2, #16
 80040d6:	d051      	beq.n	800417c <HAL_RCC_OscConfig+0x3d8>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040d8:	4a3d      	ldr	r2, [pc, #244]	@ (80041d0 <HAL_RCC_OscConfig+0x42c>)
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d138      	bne.n	8004150 <HAL_RCC_OscConfig+0x3ac>
        __HAL_RCC_PLL_DISABLE();
 80040de:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80040e2:	4013      	ands	r3, r2
 80040e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80040e6:	f7ff fabf 	bl	8003668 <HAL_GetTick>
 80040ea:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ec:	04bf      	lsls	r7, r7, #18
 80040ee:	682b      	ldr	r3, [r5, #0]
 80040f0:	423b      	tst	r3, r7
 80040f2:	d127      	bne.n	8004144 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040f4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80040f6:	6a23      	ldr	r3, [r4, #32]
 80040f8:	68ea      	ldr	r2, [r5, #12]
 80040fa:	430b      	orrs	r3, r1
 80040fc:	4935      	ldr	r1, [pc, #212]	@ (80041d4 <HAL_RCC_OscConfig+0x430>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040fe:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004100:	400a      	ands	r2, r1
 8004102:	4313      	orrs	r3, r2
 8004104:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004106:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004108:	4313      	orrs	r3, r2
 800410a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800410c:	4313      	orrs	r3, r2
 800410e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004110:	0212      	lsls	r2, r2, #8
 8004112:	4313      	orrs	r3, r2
 8004114:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8004116:	2380      	movs	r3, #128	@ 0x80
 8004118:	682a      	ldr	r2, [r5, #0]
 800411a:	045b      	lsls	r3, r3, #17
 800411c:	4313      	orrs	r3, r2
 800411e:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004120:	2380      	movs	r3, #128	@ 0x80
 8004122:	68ea      	ldr	r2, [r5, #12]
 8004124:	055b      	lsls	r3, r3, #21
 8004126:	4313      	orrs	r3, r2
 8004128:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800412a:	f7ff fa9d 	bl	8003668 <HAL_GetTick>
 800412e:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	4233      	tst	r3, r6
 8004134:	d000      	beq.n	8004138 <HAL_RCC_OscConfig+0x394>
 8004136:	e64f      	b.n	8003dd8 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7ff fa96 	bl	8003668 <HAL_GetTick>
 800413c:	1b00      	subs	r0, r0, r4
 800413e:	2802      	cmp	r0, #2
 8004140:	d9f6      	bls.n	8004130 <HAL_RCC_OscConfig+0x38c>
 8004142:	e673      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004144:	f7ff fa90 	bl	8003668 <HAL_GetTick>
 8004148:	1b80      	subs	r0, r0, r6
 800414a:	2802      	cmp	r0, #2
 800414c:	d9cf      	bls.n	80040ee <HAL_RCC_OscConfig+0x34a>
 800414e:	e66d      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 8004150:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004152:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8004154:	4013      	ands	r3, r2
 8004156:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004158:	f7ff fa86 	bl	8003668 <HAL_GetTick>
 800415c:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800415e:	04b6      	lsls	r6, r6, #18
 8004160:	682b      	ldr	r3, [r5, #0]
 8004162:	4233      	tst	r3, r6
 8004164:	d104      	bne.n	8004170 <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004166:	68eb      	ldr	r3, [r5, #12]
 8004168:	4a1b      	ldr	r2, [pc, #108]	@ (80041d8 <HAL_RCC_OscConfig+0x434>)
 800416a:	4013      	ands	r3, r2
 800416c:	60eb      	str	r3, [r5, #12]
 800416e:	e633      	b.n	8003dd8 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004170:	f7ff fa7a 	bl	8003668 <HAL_GetTick>
 8004174:	1b00      	subs	r0, r0, r4
 8004176:	2802      	cmp	r0, #2
 8004178:	d9f2      	bls.n	8004160 <HAL_RCC_OscConfig+0x3bc>
 800417a:	e657      	b.n	8003e2c <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800417c:	2b01      	cmp	r3, #1
 800417e:	d100      	bne.n	8004182 <HAL_RCC_OscConfig+0x3de>
 8004180:	e615      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004182:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8004184:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004186:	6a21      	ldr	r1, [r4, #32]
 8004188:	4002      	ands	r2, r0
 800418a:	428a      	cmp	r2, r1
 800418c:	d000      	beq.n	8004190 <HAL_RCC_OscConfig+0x3ec>
 800418e:	e60e      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004190:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004192:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004194:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004196:	428a      	cmp	r2, r1
 8004198:	d000      	beq.n	800419c <HAL_RCC_OscConfig+0x3f8>
 800419a:	e608      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800419c:	21fe      	movs	r1, #254	@ 0xfe
 800419e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80041a0:	01c9      	lsls	r1, r1, #7
 80041a2:	4001      	ands	r1, r0
 80041a4:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041a6:	4291      	cmp	r1, r2
 80041a8:	d000      	beq.n	80041ac <HAL_RCC_OscConfig+0x408>
 80041aa:	e600      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80041ac:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80041b0:	0392      	lsls	r2, r2, #14
 80041b2:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041b4:	428a      	cmp	r2, r1
 80041b6:	d000      	beq.n	80041ba <HAL_RCC_OscConfig+0x416>
 80041b8:	e5f9      	b.n	8003dae <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80041ba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80041bc:	0f40      	lsrs	r0, r0, #29
 80041be:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80041c0:	1ac0      	subs	r0, r0, r3
 80041c2:	1e43      	subs	r3, r0, #1
 80041c4:	4198      	sbcs	r0, r3
 80041c6:	b2c0      	uxtb	r0, r0
 80041c8:	e5f2      	b.n	8003db0 <HAL_RCC_OscConfig+0xc>
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	40021000 	.word	0x40021000
 80041d0:	feffffff 	.word	0xfeffffff
 80041d4:	1fc1808c 	.word	0x1fc1808c
 80041d8:	effefffc 	.word	0xeffefffc

080041dc <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041dc:	2338      	movs	r3, #56	@ 0x38
{
 80041de:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041e0:	4c1d      	ldr	r4, [pc, #116]	@ (8004258 <HAL_RCC_GetSysClockFreq+0x7c>)
 80041e2:	68a2      	ldr	r2, [r4, #8]
 80041e4:	421a      	tst	r2, r3
 80041e6:	d105      	bne.n	80041f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80041e8:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80041ea:	481c      	ldr	r0, [pc, #112]	@ (800425c <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80041ec:	049b      	lsls	r3, r3, #18
 80041ee:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80041f0:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 80041f2:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041f4:	68a2      	ldr	r2, [r4, #8]
 80041f6:	401a      	ands	r2, r3
 80041f8:	2a08      	cmp	r2, #8
 80041fa:	d027      	beq.n	800424c <HAL_RCC_GetSysClockFreq+0x70>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041fc:	68a2      	ldr	r2, [r4, #8]
 80041fe:	401a      	ands	r2, r3
 8004200:	2a10      	cmp	r2, #16
 8004202:	d117      	bne.n	8004234 <HAL_RCC_GetSysClockFreq+0x58>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004204:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004206:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004208:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800420a:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800420c:	0649      	lsls	r1, r1, #25
 800420e:	0f49      	lsrs	r1, r1, #29
 8004210:	326f      	adds	r2, #111	@ 0x6f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004212:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004214:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004216:	4015      	ands	r5, r2
    switch (pllsource)
 8004218:	079b      	lsls	r3, r3, #30
 800421a:	d109      	bne.n	8004230 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800421c:	4810      	ldr	r0, [pc, #64]	@ (8004260 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800421e:	f7fb ff95 	bl	800014c <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004222:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004224:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004226:	0f49      	lsrs	r1, r1, #29
 8004228:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 800422a:	f7fb ff8f 	bl	800014c <__udivsi3>
 800422e:	e7e0      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004230:	480a      	ldr	r0, [pc, #40]	@ (800425c <HAL_RCC_GetSysClockFreq+0x80>)
 8004232:	e7f4      	b.n	800421e <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004234:	68a2      	ldr	r2, [r4, #8]
 8004236:	401a      	ands	r2, r3
 8004238:	2a20      	cmp	r2, #32
 800423a:	d009      	beq.n	8004250 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800423c:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 800423e:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004240:	4013      	ands	r3, r2
 8004242:	2b18      	cmp	r3, #24
 8004244:	d1d5      	bne.n	80041f2 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 8004246:	20fa      	movs	r0, #250	@ 0xfa
 8004248:	01c0      	lsls	r0, r0, #7
 800424a:	e7d2      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 800424c:	4804      	ldr	r0, [pc, #16]	@ (8004260 <HAL_RCC_GetSysClockFreq+0x84>)
 800424e:	e7d0      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8004250:	2080      	movs	r0, #128	@ 0x80
 8004252:	0200      	lsls	r0, r0, #8
 8004254:	e7cd      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x16>
 8004256:	46c0      	nop			@ (mov r8, r8)
 8004258:	40021000 	.word	0x40021000
 800425c:	00f42400 	.word	0x00f42400
 8004260:	007a1200 	.word	0x007a1200

08004264 <HAL_RCC_ClockConfig>:
{
 8004264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004266:	0004      	movs	r4, r0
 8004268:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800426a:	2800      	cmp	r0, #0
 800426c:	d101      	bne.n	8004272 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800426e:	2001      	movs	r0, #1
}
 8004270:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004272:	2707      	movs	r7, #7
 8004274:	4e48      	ldr	r6, [pc, #288]	@ (8004398 <HAL_RCC_ClockConfig+0x134>)
 8004276:	6833      	ldr	r3, [r6, #0]
 8004278:	403b      	ands	r3, r7
 800427a:	428b      	cmp	r3, r1
 800427c:	d32a      	bcc.n	80042d4 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800427e:	6822      	ldr	r2, [r4, #0]
 8004280:	0793      	lsls	r3, r2, #30
 8004282:	d43b      	bmi.n	80042fc <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004284:	07d2      	lsls	r2, r2, #31
 8004286:	d448      	bmi.n	800431a <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004288:	2707      	movs	r7, #7
 800428a:	6833      	ldr	r3, [r6, #0]
 800428c:	403b      	ands	r3, r7
 800428e:	42ab      	cmp	r3, r5
 8004290:	d90a      	bls.n	80042a8 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004292:	6833      	ldr	r3, [r6, #0]
 8004294:	43bb      	bics	r3, r7
 8004296:	432b      	orrs	r3, r5
 8004298:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800429a:	f7ff f9e5 	bl	8003668 <HAL_GetTick>
 800429e:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80042a0:	6833      	ldr	r3, [r6, #0]
 80042a2:	403b      	ands	r3, r7
 80042a4:	42ab      	cmp	r3, r5
 80042a6:	d168      	bne.n	800437a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	4d3c      	ldr	r5, [pc, #240]	@ (800439c <HAL_RCC_ClockConfig+0x138>)
 80042ac:	075b      	lsls	r3, r3, #29
 80042ae:	d46c      	bmi.n	800438a <HAL_RCC_ClockConfig+0x126>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80042b0:	f7ff ff94 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 80042b4:	68ab      	ldr	r3, [r5, #8]
 80042b6:	493a      	ldr	r1, [pc, #232]	@ (80043a0 <HAL_RCC_ClockConfig+0x13c>)
 80042b8:	051b      	lsls	r3, r3, #20
 80042ba:	0f1b      	lsrs	r3, r3, #28
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	585b      	ldr	r3, [r3, r1]
 80042c0:	211f      	movs	r1, #31
 80042c2:	400b      	ands	r3, r1
 80042c4:	40d8      	lsrs	r0, r3
 80042c6:	4a37      	ldr	r2, [pc, #220]	@ (80043a4 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80042c8:	4b37      	ldr	r3, [pc, #220]	@ (80043a8 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80042ca:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80042cc:	6818      	ldr	r0, [r3, #0]
 80042ce:	f7ff f983 	bl	80035d8 <HAL_InitTick>
 80042d2:	e7cd      	b.n	8004270 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d4:	6833      	ldr	r3, [r6, #0]
 80042d6:	43bb      	bics	r3, r7
 80042d8:	430b      	orrs	r3, r1
 80042da:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80042dc:	f7ff f9c4 	bl	8003668 <HAL_GetTick>
 80042e0:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80042e2:	6833      	ldr	r3, [r6, #0]
 80042e4:	403b      	ands	r3, r7
 80042e6:	42ab      	cmp	r3, r5
 80042e8:	d0c9      	beq.n	800427e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ea:	f7ff f9bd 	bl	8003668 <HAL_GetTick>
 80042ee:	9b01      	ldr	r3, [sp, #4]
 80042f0:	1ac0      	subs	r0, r0, r3
 80042f2:	4b2e      	ldr	r3, [pc, #184]	@ (80043ac <HAL_RCC_ClockConfig+0x148>)
 80042f4:	4298      	cmp	r0, r3
 80042f6:	d9f4      	bls.n	80042e2 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80042f8:	2003      	movs	r0, #3
 80042fa:	e7b9      	b.n	8004270 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042fc:	4927      	ldr	r1, [pc, #156]	@ (800439c <HAL_RCC_ClockConfig+0x138>)
 80042fe:	0753      	lsls	r3, r2, #29
 8004300:	d504      	bpl.n	800430c <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004302:	23e0      	movs	r3, #224	@ 0xe0
 8004304:	6888      	ldr	r0, [r1, #8]
 8004306:	01db      	lsls	r3, r3, #7
 8004308:	4303      	orrs	r3, r0
 800430a:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800430c:	688b      	ldr	r3, [r1, #8]
 800430e:	4828      	ldr	r0, [pc, #160]	@ (80043b0 <HAL_RCC_ClockConfig+0x14c>)
 8004310:	4003      	ands	r3, r0
 8004312:	68a0      	ldr	r0, [r4, #8]
 8004314:	4303      	orrs	r3, r0
 8004316:	608b      	str	r3, [r1, #8]
 8004318:	e7b4      	b.n	8004284 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800431a:	6860      	ldr	r0, [r4, #4]
 800431c:	4f1f      	ldr	r7, [pc, #124]	@ (800439c <HAL_RCC_ClockConfig+0x138>)
 800431e:	2803      	cmp	r0, #3
 8004320:	d829      	bhi.n	8004376 <HAL_RCC_ClockConfig+0x112>
 8004322:	f7fb feff 	bl	8000124 <__gnu_thumb1_case_uqi>
 8004326:	0220      	.short	0x0220
 8004328:	241c      	.short	0x241c
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	039b      	lsls	r3, r3, #14
 800432e:	d59e      	bpl.n	800426e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004330:	2207      	movs	r2, #7
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	4393      	bics	r3, r2
 8004336:	4303      	orrs	r3, r0
 8004338:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800433a:	f7ff f995 	bl	8003668 <HAL_GetTick>
 800433e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004340:	2338      	movs	r3, #56	@ 0x38
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	401a      	ands	r2, r3
 8004346:	6863      	ldr	r3, [r4, #4]
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	429a      	cmp	r2, r3
 800434c:	d09c      	beq.n	8004288 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800434e:	f7ff f98b 	bl	8003668 <HAL_GetTick>
 8004352:	9b01      	ldr	r3, [sp, #4]
 8004354:	1ac0      	subs	r0, r0, r3
 8004356:	4b15      	ldr	r3, [pc, #84]	@ (80043ac <HAL_RCC_ClockConfig+0x148>)
 8004358:	4298      	cmp	r0, r3
 800435a:	d9f1      	bls.n	8004340 <HAL_RCC_ClockConfig+0xdc>
 800435c:	e7cc      	b.n	80042f8 <HAL_RCC_ClockConfig+0x94>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	019b      	lsls	r3, r3, #6
 8004362:	d4e5      	bmi.n	8004330 <HAL_RCC_ClockConfig+0xcc>
 8004364:	e783      	b.n	800426e <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	055b      	lsls	r3, r3, #21
 800436a:	d4e1      	bmi.n	8004330 <HAL_RCC_ClockConfig+0xcc>
 800436c:	e77f      	b.n	800426e <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800436e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004370:	079b      	lsls	r3, r3, #30
 8004372:	d4dd      	bmi.n	8004330 <HAL_RCC_ClockConfig+0xcc>
 8004374:	e77b      	b.n	800426e <HAL_RCC_ClockConfig+0xa>
 8004376:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004378:	e7fa      	b.n	8004370 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800437a:	f7ff f975 	bl	8003668 <HAL_GetTick>
 800437e:	9b01      	ldr	r3, [sp, #4]
 8004380:	1ac0      	subs	r0, r0, r3
 8004382:	4b0a      	ldr	r3, [pc, #40]	@ (80043ac <HAL_RCC_ClockConfig+0x148>)
 8004384:	4298      	cmp	r0, r3
 8004386:	d98b      	bls.n	80042a0 <HAL_RCC_ClockConfig+0x3c>
 8004388:	e7b6      	b.n	80042f8 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800438a:	68ab      	ldr	r3, [r5, #8]
 800438c:	4a09      	ldr	r2, [pc, #36]	@ (80043b4 <HAL_RCC_ClockConfig+0x150>)
 800438e:	4013      	ands	r3, r2
 8004390:	68e2      	ldr	r2, [r4, #12]
 8004392:	4313      	orrs	r3, r2
 8004394:	60ab      	str	r3, [r5, #8]
 8004396:	e78b      	b.n	80042b0 <HAL_RCC_ClockConfig+0x4c>
 8004398:	40022000 	.word	0x40022000
 800439c:	40021000 	.word	0x40021000
 80043a0:	08007014 	.word	0x08007014
 80043a4:	20000000 	.word	0x20000000
 80043a8:	20000008 	.word	0x20000008
 80043ac:	00001388 	.word	0x00001388
 80043b0:	fffff0ff 	.word	0xfffff0ff
 80043b4:	ffff8fff 	.word	0xffff8fff

080043b8 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80043b8:	4b06      	ldr	r3, [pc, #24]	@ (80043d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80043ba:	4907      	ldr	r1, [pc, #28]	@ (80043d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043bc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80043be:	4a07      	ldr	r2, [pc, #28]	@ (80043dc <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80043c0:	045b      	lsls	r3, r3, #17
 80043c2:	0f5b      	lsrs	r3, r3, #29
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	585b      	ldr	r3, [r3, r1]
 80043c8:	211f      	movs	r1, #31
 80043ca:	6810      	ldr	r0, [r2, #0]
 80043cc:	400b      	ands	r3, r1
 80043ce:	40d8      	lsrs	r0, r3
}
 80043d0:	4770      	bx	lr
 80043d2:	46c0      	nop			@ (mov r8, r8)
 80043d4:	40021000 	.word	0x40021000
 80043d8:	08006ff4 	.word	0x08006ff4
 80043dc:	20000000 	.word	0x20000000

080043e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043e2:	6803      	ldr	r3, [r0, #0]
{
 80043e4:	0005      	movs	r5, r0
 80043e6:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043e8:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043ea:	039b      	lsls	r3, r3, #14
 80043ec:	d551      	bpl.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xb2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ee:	2280      	movs	r2, #128	@ 0x80
 80043f0:	4c48      	ldr	r4, [pc, #288]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043f2:	0552      	lsls	r2, r2, #21
 80043f4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80043f6:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043f8:	4213      	tst	r3, r2
 80043fa:	d108      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80043fe:	4313      	orrs	r3, r2
 8004400:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004402:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004404:	4013      	ands	r3, r2
 8004406:	9303      	str	r3, [sp, #12]
 8004408:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800440a:	2301      	movs	r3, #1
 800440c:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800440e:	2780      	movs	r7, #128	@ 0x80
 8004410:	4e41      	ldr	r6, [pc, #260]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8004412:	007f      	lsls	r7, r7, #1
 8004414:	6833      	ldr	r3, [r6, #0]
 8004416:	433b      	orrs	r3, r7
 8004418:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800441a:	f7ff f925 	bl	8003668 <HAL_GetTick>
 800441e:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004420:	6833      	ldr	r3, [r6, #0]
 8004422:	423b      	tst	r3, r7
 8004424:	d027      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x96>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004426:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004428:	23c0      	movs	r3, #192	@ 0xc0
 800442a:	0010      	movs	r0, r2
 800442c:	009b      	lsls	r3, r3, #2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800442e:	6969      	ldr	r1, [r5, #20]
 8004430:	4e3a      	ldr	r6, [pc, #232]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004432:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004434:	421a      	tst	r2, r3
 8004436:	d017      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8004438:	4281      	cmp	r1, r0
 800443a:	d015      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800443c:	2280      	movs	r2, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800443e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8004440:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004442:	0019      	movs	r1, r3
        __HAL_RCC_BACKUPRESET_FORCE();
 8004444:	0252      	lsls	r2, r2, #9
 8004446:	4302      	orrs	r2, r0
 8004448:	65e2      	str	r2, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800444a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800444c:	4834      	ldr	r0, [pc, #208]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x140>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800444e:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004450:	4002      	ands	r2, r0
 8004452:	65e2      	str	r2, [r4, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004454:	65e1      	str	r1, [r4, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004456:	07db      	lsls	r3, r3, #31
 8004458:	d506      	bpl.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445a:	f7ff f905 	bl	8003668 <HAL_GetTick>
 800445e:	0007      	movs	r7, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004460:	2202      	movs	r2, #2
 8004462:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004464:	4213      	tst	r3, r2
 8004466:	d04d      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x124>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004468:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800446a:	696a      	ldr	r2, [r5, #20]
 800446c:	4033      	ands	r3, r6
 800446e:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004470:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004472:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004474:	e006      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004476:	f7ff f8f7 	bl	8003668 <HAL_GetTick>
 800447a:	9b01      	ldr	r3, [sp, #4]
 800447c:	1ac0      	subs	r0, r0, r3
 800447e:	2802      	cmp	r0, #2
 8004480:	d9ce      	bls.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x40>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004482:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004484:	9b00      	ldr	r3, [sp, #0]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d103      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800448a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800448c:	4a25      	ldr	r2, [pc, #148]	@ (8004524 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800448e:	4013      	ands	r3, r2
 8004490:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004492:	682a      	ldr	r2, [r5, #0]
 8004494:	07d3      	lsls	r3, r2, #31
 8004496:	d506      	bpl.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004498:	2403      	movs	r4, #3
 800449a:	491e      	ldr	r1, [pc, #120]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800449c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800449e:	43a3      	bics	r3, r4
 80044a0:	686c      	ldr	r4, [r5, #4]
 80044a2:	4323      	orrs	r3, r4
 80044a4:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044a6:	0693      	lsls	r3, r2, #26
 80044a8:	d506      	bpl.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044aa:	491a      	ldr	r1, [pc, #104]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044ac:	4c1e      	ldr	r4, [pc, #120]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80044ae:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80044b0:	4023      	ands	r3, r4
 80044b2:	68ac      	ldr	r4, [r5, #8]
 80044b4:	4323      	orrs	r3, r4
 80044b6:	654b      	str	r3, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044b8:	0453      	lsls	r3, r2, #17
 80044ba:	d50f      	bpl.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044bc:	4915      	ldr	r1, [pc, #84]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044be:	692c      	ldr	r4, [r5, #16]
 80044c0:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	089b      	lsrs	r3, r3, #2
 80044c6:	4323      	orrs	r3, r4
 80044c8:	654b      	str	r3, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80044ca:	2380      	movs	r3, #128	@ 0x80
 80044cc:	05db      	lsls	r3, r3, #23
 80044ce:	429c      	cmp	r4, r3
 80044d0:	d104      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xfc>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80044d2:	2380      	movs	r3, #128	@ 0x80
 80044d4:	68cc      	ldr	r4, [r1, #12]
 80044d6:	025b      	lsls	r3, r3, #9
 80044d8:	4323      	orrs	r3, r4
 80044da:	60cb      	str	r3, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80044dc:	0512      	lsls	r2, r2, #20
 80044de:	d50f      	bpl.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80044e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044e2:	4c12      	ldr	r4, [pc, #72]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80044e4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80044e6:	68e9      	ldr	r1, [r5, #12]
 80044e8:	4023      	ands	r3, r4
 80044ea:	430b      	orrs	r3, r1
 80044ec:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80044ee:	2380      	movs	r3, #128	@ 0x80
 80044f0:	01db      	lsls	r3, r3, #7
 80044f2:	4299      	cmp	r1, r3
 80044f4:	d104      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80044f6:	2380      	movs	r3, #128	@ 0x80
 80044f8:	68d1      	ldr	r1, [r2, #12]
 80044fa:	025b      	lsls	r3, r3, #9
 80044fc:	430b      	orrs	r3, r1
 80044fe:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8004500:	b005      	add	sp, #20
 8004502:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004504:	f7ff f8b0 	bl	8003668 <HAL_GetTick>
 8004508:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800450a:	1bc0      	subs	r0, r0, r7
 800450c:	4298      	cmp	r0, r3
 800450e:	d9a7      	bls.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8004510:	e7b7      	b.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	40021000 	.word	0x40021000
 8004518:	40007000 	.word	0x40007000
 800451c:	fffffcff 	.word	0xfffffcff
 8004520:	fffeffff 	.word	0xfffeffff
 8004524:	efffffff 	.word	0xefffffff
 8004528:	ffffcfff 	.word	0xffffcfff
 800452c:	ffff3fff 	.word	0xffff3fff
 8004530:	00001388 	.word	0x00001388

08004534 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004534:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004536:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8004538:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800453a:	6a02      	ldr	r2, [r0, #32]
 800453c:	43a2      	bics	r2, r4
 800453e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004540:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004542:	4a12      	ldr	r2, [pc, #72]	@ (800458c <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8004544:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004546:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004548:	680a      	ldr	r2, [r1, #0]
 800454a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800454c:	2202      	movs	r2, #2
 800454e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004550:	688a      	ldr	r2, [r1, #8]
 8004552:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004554:	4a0e      	ldr	r2, [pc, #56]	@ (8004590 <TIM_OC1_SetConfig+0x5c>)
 8004556:	4290      	cmp	r0, r2
 8004558:	d005      	beq.n	8004566 <TIM_OC1_SetConfig+0x32>
 800455a:	4a0e      	ldr	r2, [pc, #56]	@ (8004594 <TIM_OC1_SetConfig+0x60>)
 800455c:	4290      	cmp	r0, r2
 800455e:	d002      	beq.n	8004566 <TIM_OC1_SetConfig+0x32>
 8004560:	4a0d      	ldr	r2, [pc, #52]	@ (8004598 <TIM_OC1_SetConfig+0x64>)
 8004562:	4290      	cmp	r0, r2
 8004564:	d10b      	bne.n	800457e <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004566:	2208      	movs	r2, #8
 8004568:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800456a:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800456c:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800456e:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8004570:	2204      	movs	r2, #4
 8004572:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004574:	4a09      	ldr	r2, [pc, #36]	@ (800459c <TIM_OC1_SetConfig+0x68>)
 8004576:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004578:	694c      	ldr	r4, [r1, #20]
 800457a:	4334      	orrs	r4, r6
 800457c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800457e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004580:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004582:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004584:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004586:	6203      	str	r3, [r0, #32]
}
 8004588:	bd70      	pop	{r4, r5, r6, pc}
 800458a:	46c0      	nop			@ (mov r8, r8)
 800458c:	fffeff8c 	.word	0xfffeff8c
 8004590:	40012c00 	.word	0x40012c00
 8004594:	40014400 	.word	0x40014400
 8004598:	40014800 	.word	0x40014800
 800459c:	fffffcff 	.word	0xfffffcff

080045a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045a0:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045a2:	4a17      	ldr	r2, [pc, #92]	@ (8004600 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 80045a4:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045a6:	6a03      	ldr	r3, [r0, #32]
 80045a8:	4013      	ands	r3, r2
 80045aa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ac:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045ae:	4b15      	ldr	r3, [pc, #84]	@ (8004604 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 80045b0:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045b2:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045b4:	680b      	ldr	r3, [r1, #0]
 80045b6:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045b8:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <TIM_OC3_SetConfig+0x68>)
 80045ba:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045bc:	688b      	ldr	r3, [r1, #8]
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045c2:	4d12      	ldr	r5, [pc, #72]	@ (800460c <TIM_OC3_SetConfig+0x6c>)
 80045c4:	42a8      	cmp	r0, r5
 80045c6:	d10e      	bne.n	80045e6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045c8:	4d11      	ldr	r5, [pc, #68]	@ (8004610 <TIM_OC3_SetConfig+0x70>)
 80045ca:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045cc:	68cb      	ldr	r3, [r1, #12]
 80045ce:	021b      	lsls	r3, r3, #8
 80045d0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045d2:	4d10      	ldr	r5, [pc, #64]	@ (8004614 <TIM_OC3_SetConfig+0x74>)
 80045d4:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045d6:	4d10      	ldr	r5, [pc, #64]	@ (8004618 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045d8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045da:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045dc:	694a      	ldr	r2, [r1, #20]
 80045de:	4332      	orrs	r2, r6
 80045e0:	0112      	lsls	r2, r2, #4
 80045e2:	432a      	orrs	r2, r5
 80045e4:	e005      	b.n	80045f2 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045e6:	4d0d      	ldr	r5, [pc, #52]	@ (800461c <TIM_OC3_SetConfig+0x7c>)
 80045e8:	42a8      	cmp	r0, r5
 80045ea:	d0f4      	beq.n	80045d6 <TIM_OC3_SetConfig+0x36>
 80045ec:	4d0c      	ldr	r5, [pc, #48]	@ (8004620 <TIM_OC3_SetConfig+0x80>)
 80045ee:	42a8      	cmp	r0, r5
 80045f0:	d0f1      	beq.n	80045d6 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045f4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80045f6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80045f8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045fa:	6203      	str	r3, [r0, #32]
}
 80045fc:	bd70      	pop	{r4, r5, r6, pc}
 80045fe:	46c0      	nop			@ (mov r8, r8)
 8004600:	fffffeff 	.word	0xfffffeff
 8004604:	fffeff8c 	.word	0xfffeff8c
 8004608:	fffffdff 	.word	0xfffffdff
 800460c:	40012c00 	.word	0x40012c00
 8004610:	fffff7ff 	.word	0xfffff7ff
 8004614:	fffffbff 	.word	0xfffffbff
 8004618:	ffffcfff 	.word	0xffffcfff
 800461c:	40014400 	.word	0x40014400
 8004620:	40014800 	.word	0x40014800

08004624 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004624:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004626:	4a12      	ldr	r2, [pc, #72]	@ (8004670 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8004628:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800462a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800462c:	4d11      	ldr	r5, [pc, #68]	@ (8004674 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800462e:	4013      	ands	r3, r2
 8004630:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004632:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8004634:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004636:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004638:	680d      	ldr	r5, [r1, #0]
 800463a:	022d      	lsls	r5, r5, #8
 800463c:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800463e:	4a0e      	ldr	r2, [pc, #56]	@ (8004678 <TIM_OC4_SetConfig+0x54>)
 8004640:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004642:	688a      	ldr	r2, [r1, #8]
 8004644:	0312      	lsls	r2, r2, #12
 8004646:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004648:	4c0c      	ldr	r4, [pc, #48]	@ (800467c <TIM_OC4_SetConfig+0x58>)
 800464a:	42a0      	cmp	r0, r4
 800464c:	d005      	beq.n	800465a <TIM_OC4_SetConfig+0x36>
 800464e:	4c0c      	ldr	r4, [pc, #48]	@ (8004680 <TIM_OC4_SetConfig+0x5c>)
 8004650:	42a0      	cmp	r0, r4
 8004652:	d002      	beq.n	800465a <TIM_OC4_SetConfig+0x36>
 8004654:	4c0b      	ldr	r4, [pc, #44]	@ (8004684 <TIM_OC4_SetConfig+0x60>)
 8004656:	42a0      	cmp	r0, r4
 8004658:	d104      	bne.n	8004664 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800465a:	4c0b      	ldr	r4, [pc, #44]	@ (8004688 <TIM_OC4_SetConfig+0x64>)
 800465c:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800465e:	694b      	ldr	r3, [r1, #20]
 8004660:	019b      	lsls	r3, r3, #6
 8004662:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004664:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004666:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004668:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800466a:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800466c:	6202      	str	r2, [r0, #32]
}
 800466e:	bd30      	pop	{r4, r5, pc}
 8004670:	ffffefff 	.word	0xffffefff
 8004674:	feff8cff 	.word	0xfeff8cff
 8004678:	ffffdfff 	.word	0xffffdfff
 800467c:	40012c00 	.word	0x40012c00
 8004680:	40014400 	.word	0x40014400
 8004684:	40014800 	.word	0x40014800
 8004688:	ffffbfff 	.word	0xffffbfff

0800468c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800468c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800468e:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004690:	4c10      	ldr	r4, [pc, #64]	@ (80046d4 <TIM_OC5_SetConfig+0x48>)
 8004692:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004694:	4a10      	ldr	r2, [pc, #64]	@ (80046d8 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004696:	4023      	ands	r3, r4
 8004698:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800469a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800469c:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800469e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046a0:	680a      	ldr	r2, [r1, #0]
 80046a2:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80046a4:	4a0d      	ldr	r2, [pc, #52]	@ (80046dc <TIM_OC5_SetConfig+0x50>)
 80046a6:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80046a8:	688a      	ldr	r2, [r1, #8]
 80046aa:	0412      	lsls	r2, r2, #16
 80046ac:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ae:	4e0c      	ldr	r6, [pc, #48]	@ (80046e0 <TIM_OC5_SetConfig+0x54>)
 80046b0:	42b0      	cmp	r0, r6
 80046b2:	d005      	beq.n	80046c0 <TIM_OC5_SetConfig+0x34>
 80046b4:	4e0b      	ldr	r6, [pc, #44]	@ (80046e4 <TIM_OC5_SetConfig+0x58>)
 80046b6:	42b0      	cmp	r0, r6
 80046b8:	d002      	beq.n	80046c0 <TIM_OC5_SetConfig+0x34>
 80046ba:	4e0b      	ldr	r6, [pc, #44]	@ (80046e8 <TIM_OC5_SetConfig+0x5c>)
 80046bc:	42b0      	cmp	r0, r6
 80046be:	d103      	bne.n	80046c8 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80046c0:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80046c2:	694b      	ldr	r3, [r1, #20]
 80046c4:	021b      	lsls	r3, r3, #8
 80046c6:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046c8:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80046ca:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80046cc:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80046ce:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d0:	6202      	str	r2, [r0, #32]
}
 80046d2:	bd70      	pop	{r4, r5, r6, pc}
 80046d4:	fffeffff 	.word	0xfffeffff
 80046d8:	fffeff8f 	.word	0xfffeff8f
 80046dc:	fffdffff 	.word	0xfffdffff
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40014400 	.word	0x40014400
 80046e8:	40014800 	.word	0x40014800

080046ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80046ec:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046ee:	4a12      	ldr	r2, [pc, #72]	@ (8004738 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80046f0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046f2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046f4:	4d11      	ldr	r5, [pc, #68]	@ (800473c <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046f6:	4013      	ands	r3, r2
 80046f8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80046fa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80046fc:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046fe:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004700:	680d      	ldr	r5, [r1, #0]
 8004702:	022d      	lsls	r5, r5, #8
 8004704:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004706:	4a0e      	ldr	r2, [pc, #56]	@ (8004740 <TIM_OC6_SetConfig+0x54>)
 8004708:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800470a:	688a      	ldr	r2, [r1, #8]
 800470c:	0512      	lsls	r2, r2, #20
 800470e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004710:	4c0c      	ldr	r4, [pc, #48]	@ (8004744 <TIM_OC6_SetConfig+0x58>)
 8004712:	42a0      	cmp	r0, r4
 8004714:	d005      	beq.n	8004722 <TIM_OC6_SetConfig+0x36>
 8004716:	4c0c      	ldr	r4, [pc, #48]	@ (8004748 <TIM_OC6_SetConfig+0x5c>)
 8004718:	42a0      	cmp	r0, r4
 800471a:	d002      	beq.n	8004722 <TIM_OC6_SetConfig+0x36>
 800471c:	4c0b      	ldr	r4, [pc, #44]	@ (800474c <TIM_OC6_SetConfig+0x60>)
 800471e:	42a0      	cmp	r0, r4
 8004720:	d104      	bne.n	800472c <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004722:	4c0b      	ldr	r4, [pc, #44]	@ (8004750 <TIM_OC6_SetConfig+0x64>)
 8004724:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004726:	694b      	ldr	r3, [r1, #20]
 8004728:	029b      	lsls	r3, r3, #10
 800472a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800472c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800472e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004730:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004732:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004734:	6202      	str	r2, [r0, #32]
}
 8004736:	bd30      	pop	{r4, r5, pc}
 8004738:	ffefffff 	.word	0xffefffff
 800473c:	feff8fff 	.word	0xfeff8fff
 8004740:	ffdfffff 	.word	0xffdfffff
 8004744:	40012c00 	.word	0x40012c00
 8004748:	40014400 	.word	0x40014400
 800474c:	40014800 	.word	0x40014800
 8004750:	fffbffff 	.word	0xfffbffff

08004754 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004754:	4770      	bx	lr

08004756 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8004756:	4770      	bx	lr

08004758 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8004758:	4770      	bx	lr

0800475a <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800475a:	4770      	bx	lr

0800475c <TIM_DMADelayPulseCplt>:
{
 800475c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800475e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004760:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004762:	4282      	cmp	r2, r0
 8004764:	d10d      	bne.n	8004782 <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004766:	2301      	movs	r3, #1
 8004768:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800476a:	69d2      	ldr	r2, [r2, #28]
 800476c:	2a00      	cmp	r2, #0
 800476e:	d102      	bne.n	8004776 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004770:	0022      	movs	r2, r4
 8004772:	323e      	adds	r2, #62	@ 0x3e
 8004774:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004776:	0020      	movs	r0, r4
 8004778:	f7fe f96a 	bl	8002a50 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477c:	2300      	movs	r3, #0
 800477e:	7723      	strb	r3, [r4, #28]
}
 8004780:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004782:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004784:	4283      	cmp	r3, r0
 8004786:	d109      	bne.n	800479c <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004788:	2202      	movs	r2, #2
 800478a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800478c:	69db      	ldr	r3, [r3, #28]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f1      	bne.n	8004776 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004792:	0023      	movs	r3, r4
 8004794:	3a01      	subs	r2, #1
 8004796:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	e7ec      	b.n	8004776 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800479c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800479e:	4283      	cmp	r3, r0
 80047a0:	d108      	bne.n	80047b4 <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047a2:	2204      	movs	r2, #4
 80047a4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1e4      	bne.n	8004776 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80047ac:	0023      	movs	r3, r4
 80047ae:	3a03      	subs	r2, #3
 80047b0:	3340      	adds	r3, #64	@ 0x40
 80047b2:	e7f1      	b.n	8004798 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80047b4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80047b6:	4283      	cmp	r3, r0
 80047b8:	d1dd      	bne.n	8004776 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ba:	2208      	movs	r2, #8
 80047bc:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1d8      	bne.n	8004776 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80047c4:	0023      	movs	r3, r4
 80047c6:	3a07      	subs	r2, #7
 80047c8:	3341      	adds	r3, #65	@ 0x41
 80047ca:	e7e5      	b.n	8004798 <TIM_DMADelayPulseCplt+0x3c>

080047cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80047cc:	4770      	bx	lr

080047ce <TIM_DMADelayPulseHalfCplt>:
{
 80047ce:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047d0:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80047d2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80047d4:	4283      	cmp	r3, r0
 80047d6:	d107      	bne.n	80047e8 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047d8:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047da:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80047dc:	0020      	movs	r0, r4
 80047de:	f7ff fff5 	bl	80047cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e2:	2300      	movs	r3, #0
 80047e4:	7723      	strb	r3, [r4, #28]
}
 80047e6:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80047e8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80047ea:	4283      	cmp	r3, r0
 80047ec:	d101      	bne.n	80047f2 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047ee:	2302      	movs	r3, #2
 80047f0:	e7f3      	b.n	80047da <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80047f2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80047f4:	4283      	cmp	r3, r0
 80047f6:	d101      	bne.n	80047fc <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047f8:	2304      	movs	r3, #4
 80047fa:	e7ee      	b.n	80047da <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80047fc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80047fe:	4283      	cmp	r3, r0
 8004800:	d1ec      	bne.n	80047dc <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004802:	2308      	movs	r3, #8
 8004804:	e7e9      	b.n	80047da <TIM_DMADelayPulseHalfCplt+0xc>

08004806 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8004806:	4770      	bx	lr

08004808 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004808:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 800480a:	6803      	ldr	r3, [r0, #0]
{
 800480c:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800480e:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004810:	691e      	ldr	r6, [r3, #16]
{
 8004812:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004814:	4216      	tst	r6, r2
 8004816:	d00d      	beq.n	8004834 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004818:	4215      	tst	r5, r2
 800481a:	d00b      	beq.n	8004834 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800481c:	3a05      	subs	r2, #5
 800481e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004820:	3204      	adds	r2, #4
 8004822:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	079b      	lsls	r3, r3, #30
 8004828:	d100      	bne.n	800482c <HAL_TIM_IRQHandler+0x24>
 800482a:	e07c      	b.n	8004926 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800482c:	f7ff ff95 	bl	800475a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004830:	2300      	movs	r3, #0
 8004832:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004834:	2304      	movs	r3, #4
 8004836:	421e      	tst	r6, r3
 8004838:	d012      	beq.n	8004860 <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800483a:	421d      	tst	r5, r3
 800483c:	d010      	beq.n	8004860 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800483e:	2205      	movs	r2, #5
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	4252      	negs	r2, r2
 8004844:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004846:	3207      	adds	r2, #7
 8004848:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800484a:	699a      	ldr	r2, [r3, #24]
 800484c:	23c0      	movs	r3, #192	@ 0xc0
 800484e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004850:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004852:	421a      	tst	r2, r3
 8004854:	d100      	bne.n	8004858 <HAL_TIM_IRQHandler+0x50>
 8004856:	e06c      	b.n	8004932 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004858:	f7ff ff7f 	bl	800475a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800485c:	2300      	movs	r3, #0
 800485e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004860:	2308      	movs	r3, #8
 8004862:	421e      	tst	r6, r3
 8004864:	d00f      	beq.n	8004886 <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004866:	421d      	tst	r5, r3
 8004868:	d00d      	beq.n	8004886 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800486a:	2209      	movs	r2, #9
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	4252      	negs	r2, r2
 8004870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004872:	320d      	adds	r2, #13
 8004874:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004876:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004878:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800487a:	079b      	lsls	r3, r3, #30
 800487c:	d05f      	beq.n	800493e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800487e:	f7ff ff6c 	bl	800475a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004882:	2300      	movs	r3, #0
 8004884:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004886:	2310      	movs	r3, #16
 8004888:	421e      	tst	r6, r3
 800488a:	d011      	beq.n	80048b0 <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800488c:	421d      	tst	r5, r3
 800488e:	d00f      	beq.n	80048b0 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004890:	2211      	movs	r2, #17
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	4252      	negs	r2, r2
 8004896:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004898:	3219      	adds	r2, #25
 800489a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800489c:	69da      	ldr	r2, [r3, #28]
 800489e:	23c0      	movs	r3, #192	@ 0xc0
 80048a0:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80048a2:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048a4:	421a      	tst	r2, r3
 80048a6:	d050      	beq.n	800494a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80048a8:	f7ff ff57 	bl	800475a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ac:	2300      	movs	r3, #0
 80048ae:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048b0:	2301      	movs	r3, #1
 80048b2:	421e      	tst	r6, r3
 80048b4:	d008      	beq.n	80048c8 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048b6:	421d      	tst	r5, r3
 80048b8:	d006      	beq.n	80048c8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048ba:	2202      	movs	r2, #2
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 80048c0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048c2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80048c4:	f7ff ff47 	bl	8004756 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80048c8:	2382      	movs	r3, #130	@ 0x82
 80048ca:	019b      	lsls	r3, r3, #6
 80048cc:	421e      	tst	r6, r3
 80048ce:	d007      	beq.n	80048e0 <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048d0:	062b      	lsls	r3, r5, #24
 80048d2:	d505      	bpl.n	80048e0 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	4a20      	ldr	r2, [pc, #128]	@ (8004958 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 80048d8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80048da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80048dc:	f000 fba9 	bl	8005032 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80048e0:	05f3      	lsls	r3, r6, #23
 80048e2:	d507      	bpl.n	80048f4 <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048e4:	062b      	lsls	r3, r5, #24
 80048e6:	d505      	bpl.n	80048f4 <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80048e8:	6823      	ldr	r3, [r4, #0]
 80048ea:	4a1c      	ldr	r2, [pc, #112]	@ (800495c <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 80048ec:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80048ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80048f0:	f000 fba0 	bl	8005034 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80048f4:	2340      	movs	r3, #64	@ 0x40
 80048f6:	421e      	tst	r6, r3
 80048f8:	d008      	beq.n	800490c <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80048fa:	421d      	tst	r5, r3
 80048fc:	d006      	beq.n	800490c <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048fe:	2241      	movs	r2, #65	@ 0x41
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8004904:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004906:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004908:	f7ff ff7d 	bl	8004806 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800490c:	2320      	movs	r3, #32
 800490e:	421e      	tst	r6, r3
 8004910:	d008      	beq.n	8004924 <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004912:	421d      	tst	r5, r3
 8004914:	d006      	beq.n	8004924 <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004916:	2221      	movs	r2, #33	@ 0x21
 8004918:	6823      	ldr	r3, [r4, #0]
 800491a:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 800491c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800491e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004920:	f000 fb86 	bl	8005030 <HAL_TIMEx_CommutCallback>
}
 8004924:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004926:	f7ff ff17 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800492a:	0020      	movs	r0, r4
 800492c:	f7fe f890 	bl	8002a50 <HAL_TIM_PWM_PulseFinishedCallback>
 8004930:	e77e      	b.n	8004830 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004932:	f7ff ff11 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004936:	0020      	movs	r0, r4
 8004938:	f7fe f88a 	bl	8002a50 <HAL_TIM_PWM_PulseFinishedCallback>
 800493c:	e78e      	b.n	800485c <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493e:	f7ff ff0b 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004942:	0020      	movs	r0, r4
 8004944:	f7fe f884 	bl	8002a50 <HAL_TIM_PWM_PulseFinishedCallback>
 8004948:	e79b      	b.n	8004882 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800494a:	f7ff ff05 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800494e:	0020      	movs	r0, r4
 8004950:	f7fe f87e 	bl	8002a50 <HAL_TIM_PWM_PulseFinishedCallback>
 8004954:	e7aa      	b.n	80048ac <HAL_TIM_IRQHandler+0xa4>
 8004956:	46c0      	nop			@ (mov r8, r8)
 8004958:	ffffdf7f 	.word	0xffffdf7f
 800495c:	fffffeff 	.word	0xfffffeff

08004960 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8004960:	4770      	bx	lr

08004962 <TIM_DMAError>:
{
 8004962:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004964:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004966:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004968:	4283      	cmp	r3, r0
 800496a:	d105      	bne.n	8004978 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800496c:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800496e:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004970:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004972:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8004974:	7013      	strb	r3, [r2, #0]
 8004976:	e008      	b.n	800498a <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004978:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800497a:	4283      	cmp	r3, r0
 800497c:	d10b      	bne.n	8004996 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800497e:	2302      	movs	r3, #2
 8004980:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004982:	0023      	movs	r3, r4
 8004984:	2201      	movs	r2, #1
 8004986:	333f      	adds	r3, #63	@ 0x3f
 8004988:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 800498a:	0020      	movs	r0, r4
 800498c:	f7ff ffe8 	bl	8004960 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004990:	2300      	movs	r3, #0
 8004992:	7723      	strb	r3, [r4, #28]
}
 8004994:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004996:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004998:	2301      	movs	r3, #1
 800499a:	4282      	cmp	r2, r0
 800499c:	d104      	bne.n	80049a8 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800499e:	2204      	movs	r2, #4
 80049a0:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80049a2:	0022      	movs	r2, r4
 80049a4:	3240      	adds	r2, #64	@ 0x40
 80049a6:	e7e5      	b.n	8004974 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80049a8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80049aa:	4282      	cmp	r2, r0
 80049ac:	d104      	bne.n	80049b8 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049ae:	2208      	movs	r2, #8
 80049b0:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80049b2:	0022      	movs	r2, r4
 80049b4:	3241      	adds	r2, #65	@ 0x41
 80049b6:	e7dd      	b.n	8004974 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 80049b8:	0022      	movs	r2, r4
 80049ba:	323d      	adds	r2, #61	@ 0x3d
 80049bc:	e7da      	b.n	8004974 <TIM_DMAError+0x12>
	...

080049c0 <TIM_Base_SetConfig>:
{
 80049c0:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049c2:	4c1b      	ldr	r4, [pc, #108]	@ (8004a30 <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 80049c4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049c6:	42a0      	cmp	r0, r4
 80049c8:	d00a      	beq.n	80049e0 <TIM_Base_SetConfig+0x20>
 80049ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004a34 <TIM_Base_SetConfig+0x74>)
 80049cc:	4290      	cmp	r0, r2
 80049ce:	d007      	beq.n	80049e0 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049d0:	4a19      	ldr	r2, [pc, #100]	@ (8004a38 <TIM_Base_SetConfig+0x78>)
 80049d2:	4290      	cmp	r0, r2
 80049d4:	d109      	bne.n	80049ea <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d6:	4a19      	ldr	r2, [pc, #100]	@ (8004a3c <TIM_Base_SetConfig+0x7c>)
 80049d8:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049da:	68cb      	ldr	r3, [r1, #12]
 80049dc:	4313      	orrs	r3, r2
 80049de:	e00a      	b.n	80049f6 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049e0:	2270      	movs	r2, #112	@ 0x70
 80049e2:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80049e4:	684a      	ldr	r2, [r1, #4]
 80049e6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049e8:	e7f5      	b.n	80049d6 <TIM_Base_SetConfig+0x16>
 80049ea:	4a15      	ldr	r2, [pc, #84]	@ (8004a40 <TIM_Base_SetConfig+0x80>)
 80049ec:	4290      	cmp	r0, r2
 80049ee:	d0f2      	beq.n	80049d6 <TIM_Base_SetConfig+0x16>
 80049f0:	4a14      	ldr	r2, [pc, #80]	@ (8004a44 <TIM_Base_SetConfig+0x84>)
 80049f2:	4290      	cmp	r0, r2
 80049f4:	d0ef      	beq.n	80049d6 <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f6:	2280      	movs	r2, #128	@ 0x80
 80049f8:	4393      	bics	r3, r2
 80049fa:	694a      	ldr	r2, [r1, #20]
 80049fc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80049fe:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a00:	688b      	ldr	r3, [r1, #8]
 8004a02:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004a04:	680b      	ldr	r3, [r1, #0]
 8004a06:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a08:	42a0      	cmp	r0, r4
 8004a0a:	d005      	beq.n	8004a18 <TIM_Base_SetConfig+0x58>
 8004a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004a40 <TIM_Base_SetConfig+0x80>)
 8004a0e:	4298      	cmp	r0, r3
 8004a10:	d002      	beq.n	8004a18 <TIM_Base_SetConfig+0x58>
 8004a12:	4b0c      	ldr	r3, [pc, #48]	@ (8004a44 <TIM_Base_SetConfig+0x84>)
 8004a14:	4298      	cmp	r0, r3
 8004a16:	d101      	bne.n	8004a1c <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 8004a18:	690b      	ldr	r3, [r1, #16]
 8004a1a:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a20:	6903      	ldr	r3, [r0, #16]
 8004a22:	4213      	tst	r3, r2
 8004a24:	d002      	beq.n	8004a2c <TIM_Base_SetConfig+0x6c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a26:	6903      	ldr	r3, [r0, #16]
 8004a28:	4393      	bics	r3, r2
 8004a2a:	6103      	str	r3, [r0, #16]
}
 8004a2c:	bd10      	pop	{r4, pc}
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	40012c00 	.word	0x40012c00
 8004a34:	40000400 	.word	0x40000400
 8004a38:	40002000 	.word	0x40002000
 8004a3c:	fffffcff 	.word	0xfffffcff
 8004a40:	40014400 	.word	0x40014400
 8004a44:	40014800 	.word	0x40014800

08004a48 <HAL_TIM_Base_Init>:
{
 8004a48:	b570      	push	{r4, r5, r6, lr}
 8004a4a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004a4c:	2001      	movs	r0, #1
  if (htim == NULL)
 8004a4e:	2c00      	cmp	r4, #0
 8004a50:	d023      	beq.n	8004a9a <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a52:	0025      	movs	r5, r4
 8004a54:	353d      	adds	r5, #61	@ 0x3d
 8004a56:	782b      	ldrb	r3, [r5, #0]
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d105      	bne.n	8004a6a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8004a5e:	0023      	movs	r3, r4
 8004a60:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004a62:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004a64:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8004a66:	f7fe fcb1 	bl	80033cc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a6e:	6820      	ldr	r0, [r4, #0]
 8004a70:	1d21      	adds	r1, r4, #4
 8004a72:	f7ff ffa5 	bl	80049c0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a76:	0022      	movs	r2, r4
 8004a78:	2301      	movs	r3, #1
  return HAL_OK;
 8004a7a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a7c:	3248      	adds	r2, #72	@ 0x48
 8004a7e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a80:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a82:	3a0a      	subs	r2, #10
 8004a84:	7013      	strb	r3, [r2, #0]
 8004a86:	7053      	strb	r3, [r2, #1]
 8004a88:	7093      	strb	r3, [r2, #2]
 8004a8a:	70d3      	strb	r3, [r2, #3]
 8004a8c:	7113      	strb	r3, [r2, #4]
 8004a8e:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a90:	7193      	strb	r3, [r2, #6]
 8004a92:	71d3      	strb	r3, [r2, #7]
 8004a94:	7213      	strb	r3, [r2, #8]
 8004a96:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004a98:	702b      	strb	r3, [r5, #0]
}
 8004a9a:	bd70      	pop	{r4, r5, r6, pc}

08004a9c <HAL_TIM_PWM_Init>:
{
 8004a9c:	b570      	push	{r4, r5, r6, lr}
 8004a9e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004aa0:	2001      	movs	r0, #1
  if (htim == NULL)
 8004aa2:	2c00      	cmp	r4, #0
 8004aa4:	d023      	beq.n	8004aee <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004aa6:	0025      	movs	r5, r4
 8004aa8:	353d      	adds	r5, #61	@ 0x3d
 8004aaa:	782b      	ldrb	r3, [r5, #0]
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d105      	bne.n	8004abe <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8004ab2:	0023      	movs	r3, r4
 8004ab4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004ab6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004ab8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8004aba:	f7ff fe4b 	bl	8004754 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004abe:	2302      	movs	r3, #2
 8004ac0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ac2:	6820      	ldr	r0, [r4, #0]
 8004ac4:	1d21      	adds	r1, r4, #4
 8004ac6:	f7ff ff7b 	bl	80049c0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aca:	0022      	movs	r2, r4
 8004acc:	2301      	movs	r3, #1
  return HAL_OK;
 8004ace:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ad0:	3248      	adds	r2, #72	@ 0x48
 8004ad2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad4:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad6:	3a0a      	subs	r2, #10
 8004ad8:	7013      	strb	r3, [r2, #0]
 8004ada:	7053      	strb	r3, [r2, #1]
 8004adc:	7093      	strb	r3, [r2, #2]
 8004ade:	70d3      	strb	r3, [r2, #3]
 8004ae0:	7113      	strb	r3, [r2, #4]
 8004ae2:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae4:	7193      	strb	r3, [r2, #6]
 8004ae6:	71d3      	strb	r3, [r2, #7]
 8004ae8:	7213      	strb	r3, [r2, #8]
 8004aea:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004aec:	702b      	strb	r3, [r5, #0]
}
 8004aee:	bd70      	pop	{r4, r5, r6, pc}

08004af0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af0:	2210      	movs	r2, #16
{
 8004af2:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8004af4:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af6:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004af8:	4c16      	ldr	r4, [pc, #88]	@ (8004b54 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004afa:	4393      	bics	r3, r2
 8004afc:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004afe:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004b00:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b02:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b04:	680c      	ldr	r4, [r1, #0]
 8004b06:	0224      	lsls	r4, r4, #8
 8004b08:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8004b0a:	2320      	movs	r3, #32
 8004b0c:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b0e:	688b      	ldr	r3, [r1, #8]
 8004b10:	011b      	lsls	r3, r3, #4
 8004b12:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b14:	4d10      	ldr	r5, [pc, #64]	@ (8004b58 <TIM_OC2_SetConfig+0x68>)
 8004b16:	42a8      	cmp	r0, r5
 8004b18:	d10f      	bne.n	8004b3a <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b1a:	2580      	movs	r5, #128	@ 0x80
 8004b1c:	43ab      	bics	r3, r5
 8004b1e:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b20:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b22:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b24:	011b      	lsls	r3, r3, #4
 8004b26:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b28:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b2a:	4d0c      	ldr	r5, [pc, #48]	@ (8004b5c <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b2c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b2e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b30:	694a      	ldr	r2, [r1, #20]
 8004b32:	4332      	orrs	r2, r6
 8004b34:	0092      	lsls	r2, r2, #2
 8004b36:	432a      	orrs	r2, r5
 8004b38:	e005      	b.n	8004b46 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b3a:	4d09      	ldr	r5, [pc, #36]	@ (8004b60 <TIM_OC2_SetConfig+0x70>)
 8004b3c:	42a8      	cmp	r0, r5
 8004b3e:	d0f4      	beq.n	8004b2a <TIM_OC2_SetConfig+0x3a>
 8004b40:	4d08      	ldr	r5, [pc, #32]	@ (8004b64 <TIM_OC2_SetConfig+0x74>)
 8004b42:	42a8      	cmp	r0, r5
 8004b44:	d0f1      	beq.n	8004b2a <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8004b46:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8004b48:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004b4a:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004b4c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004b4e:	6203      	str	r3, [r0, #32]
}
 8004b50:	bd70      	pop	{r4, r5, r6, pc}
 8004b52:	46c0      	nop			@ (mov r8, r8)
 8004b54:	feff8cff 	.word	0xfeff8cff
 8004b58:	40012c00 	.word	0x40012c00
 8004b5c:	fffff3ff 	.word	0xfffff3ff
 8004b60:	40014400 	.word	0x40014400
 8004b64:	40014800 	.word	0x40014800

08004b68 <HAL_TIM_PWM_ConfigChannel>:
{
 8004b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004b6a:	0007      	movs	r7, r0
 8004b6c:	373c      	adds	r7, #60	@ 0x3c
{
 8004b6e:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8004b70:	783a      	ldrb	r2, [r7, #0]
{
 8004b72:	0003      	movs	r3, r0
 8004b74:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8004b76:	2002      	movs	r0, #2
 8004b78:	2a01      	cmp	r2, #1
 8004b7a:	d00c      	beq.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x2e>
 8004b7c:	3801      	subs	r0, #1
 8004b7e:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8004b80:	2d0c      	cmp	r5, #12
 8004b82:	d051      	beq.n	8004c28 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8004b84:	d808      	bhi.n	8004b98 <HAL_TIM_PWM_ConfigChannel+0x30>
 8004b86:	2d04      	cmp	r5, #4
 8004b88:	d02d      	beq.n	8004be6 <HAL_TIM_PWM_ConfigChannel+0x7e>
 8004b8a:	2d08      	cmp	r5, #8
 8004b8c:	d03c      	beq.n	8004c08 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8004b8e:	2d00      	cmp	r5, #0
 8004b90:	d017      	beq.n	8004bc2 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 8004b92:	2300      	movs	r3, #0
 8004b94:	703b      	strb	r3, [r7, #0]
}
 8004b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8004b98:	2d10      	cmp	r5, #16
 8004b9a:	d058      	beq.n	8004c4e <HAL_TIM_PWM_ConfigChannel+0xe6>
 8004b9c:	2d14      	cmp	r5, #20
 8004b9e:	d1f8      	bne.n	8004b92 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004ba0:	681d      	ldr	r5, [r3, #0]
 8004ba2:	0028      	movs	r0, r5
 8004ba4:	f7ff fda2 	bl	80046ec <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ba8:	2380      	movs	r3, #128	@ 0x80
 8004baa:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004bb2:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8004bb4:	4a2e      	ldr	r2, [pc, #184]	@ (8004c70 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004bba:	6923      	ldr	r3, [r4, #16]
 8004bbc:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	e053      	b.n	8004c6a <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bc2:	681d      	ldr	r5, [r3, #0]
 8004bc4:	0028      	movs	r0, r5
 8004bc6:	f7ff fcb5 	bl	8004534 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bca:	2308      	movs	r3, #8
 8004bcc:	69aa      	ldr	r2, [r5, #24]
 8004bce:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bd0:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bd2:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bd4:	69ab      	ldr	r3, [r5, #24]
 8004bd6:	4393      	bics	r3, r2
 8004bd8:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bda:	69ab      	ldr	r3, [r5, #24]
 8004bdc:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004bde:	4313      	orrs	r3, r2
 8004be0:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004be2:	2000      	movs	r0, #0
 8004be4:	e7d5      	b.n	8004b92 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004be6:	681d      	ldr	r5, [r3, #0]
 8004be8:	0028      	movs	r0, r5
 8004bea:	f7ff ff81 	bl	8004af0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004bee:	2380      	movs	r3, #128	@ 0x80
 8004bf0:	69aa      	ldr	r2, [r5, #24]
 8004bf2:	011b      	lsls	r3, r3, #4
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004bf8:	69ab      	ldr	r3, [r5, #24]
 8004bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8004c70 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c00:	6923      	ldr	r3, [r4, #16]
 8004c02:	69aa      	ldr	r2, [r5, #24]
 8004c04:	021b      	lsls	r3, r3, #8
 8004c06:	e7ea      	b.n	8004bde <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c08:	681e      	ldr	r6, [r3, #0]
 8004c0a:	0030      	movs	r0, r6
 8004c0c:	f7ff fcc8 	bl	80045a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c10:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c12:	69f3      	ldr	r3, [r6, #28]
 8004c14:	431d      	orrs	r5, r3
 8004c16:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c18:	69f3      	ldr	r3, [r6, #28]
 8004c1a:	4393      	bics	r3, r2
 8004c1c:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c1e:	69f3      	ldr	r3, [r6, #28]
 8004c20:	6922      	ldr	r2, [r4, #16]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	61f3      	str	r3, [r6, #28]
      break;
 8004c26:	e7dc      	b.n	8004be2 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c28:	681d      	ldr	r5, [r3, #0]
 8004c2a:	0028      	movs	r0, r5
 8004c2c:	f7ff fcfa 	bl	8004624 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c30:	2380      	movs	r3, #128	@ 0x80
 8004c32:	69ea      	ldr	r2, [r5, #28]
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	4313      	orrs	r3, r2
 8004c38:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c3a:	69eb      	ldr	r3, [r5, #28]
 8004c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8004c70 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004c3e:	4013      	ands	r3, r2
 8004c40:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c42:	6923      	ldr	r3, [r4, #16]
 8004c44:	69ea      	ldr	r2, [r5, #28]
 8004c46:	021b      	lsls	r3, r3, #8
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	61eb      	str	r3, [r5, #28]
      break;
 8004c4c:	e7c9      	b.n	8004be2 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c4e:	681d      	ldr	r5, [r3, #0]
 8004c50:	0028      	movs	r0, r5
 8004c52:	f7ff fd1b 	bl	800468c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004c56:	2308      	movs	r3, #8
 8004c58:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004c5a:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c5c:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004c5e:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c60:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8004c62:	4393      	bics	r3, r2
 8004c64:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c66:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8004c68:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 8004c6e:	e7b8      	b.n	8004be2 <HAL_TIM_PWM_ConfigChannel+0x7a>
 8004c70:	fffffbff 	.word	0xfffffbff

08004c74 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c74:	231f      	movs	r3, #31
{
 8004c76:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c78:	2401      	movs	r4, #1
 8004c7a:	4019      	ands	r1, r3
 8004c7c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c7e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8004c80:	6a03      	ldr	r3, [r0, #32]
 8004c82:	43a3      	bics	r3, r4
 8004c84:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c86:	6a03      	ldr	r3, [r0, #32]
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	6202      	str	r2, [r0, #32]
}
 8004c8c:	bd10      	pop	{r4, pc}
	...

08004c90 <HAL_TIM_OC_Start_DMA>:
{
 8004c90:	b570      	push	{r4, r5, r6, lr}
 8004c92:	000e      	movs	r6, r1
 8004c94:	0005      	movs	r5, r0
 8004c96:	0011      	movs	r1, r2
 8004c98:	2e08      	cmp	r6, #8
 8004c9a:	d01c      	beq.n	8004cd6 <HAL_TIM_OC_Start_DMA+0x46>
 8004c9c:	d806      	bhi.n	8004cac <HAL_TIM_OC_Start_DMA+0x1c>
 8004c9e:	2e00      	cmp	r6, #0
 8004ca0:	d00b      	beq.n	8004cba <HAL_TIM_OC_Start_DMA+0x2a>
 8004ca2:	2e04      	cmp	r6, #4
 8004ca4:	d014      	beq.n	8004cd0 <HAL_TIM_OC_Start_DMA+0x40>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004ca6:	002a      	movs	r2, r5
 8004ca8:	3243      	adds	r2, #67	@ 0x43
 8004caa:	e008      	b.n	8004cbe <HAL_TIM_OC_Start_DMA+0x2e>
 8004cac:	2e0c      	cmp	r6, #12
 8004cae:	d015      	beq.n	8004cdc <HAL_TIM_OC_Start_DMA+0x4c>
 8004cb0:	2e10      	cmp	r6, #16
 8004cb2:	d1f8      	bne.n	8004ca6 <HAL_TIM_OC_Start_DMA+0x16>
 8004cb4:	0002      	movs	r2, r0
 8004cb6:	3242      	adds	r2, #66	@ 0x42
 8004cb8:	e001      	b.n	8004cbe <HAL_TIM_OC_Start_DMA+0x2e>
 8004cba:	0002      	movs	r2, r0
 8004cbc:	323e      	adds	r2, #62	@ 0x3e
 8004cbe:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8004cc0:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004cc2:	3c02      	subs	r4, #2
 8004cc4:	4262      	negs	r2, r4
 8004cc6:	4154      	adcs	r4, r2
 8004cc8:	b2e4      	uxtb	r4, r4
 8004cca:	2c00      	cmp	r4, #0
 8004ccc:	d009      	beq.n	8004ce2 <HAL_TIM_OC_Start_DMA+0x52>
}
 8004cce:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004cd0:	0002      	movs	r2, r0
 8004cd2:	323f      	adds	r2, #63	@ 0x3f
 8004cd4:	e7f3      	b.n	8004cbe <HAL_TIM_OC_Start_DMA+0x2e>
 8004cd6:	0002      	movs	r2, r0
 8004cd8:	3240      	adds	r2, #64	@ 0x40
 8004cda:	e7f0      	b.n	8004cbe <HAL_TIM_OC_Start_DMA+0x2e>
 8004cdc:	0002      	movs	r2, r0
 8004cde:	3241      	adds	r2, #65	@ 0x41
 8004ce0:	e7ed      	b.n	8004cbe <HAL_TIM_OC_Start_DMA+0x2e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004ce2:	2e08      	cmp	r6, #8
 8004ce4:	d024      	beq.n	8004d30 <HAL_TIM_OC_Start_DMA+0xa0>
 8004ce6:	d806      	bhi.n	8004cf6 <HAL_TIM_OC_Start_DMA+0x66>
 8004ce8:	2e00      	cmp	r6, #0
 8004cea:	d00b      	beq.n	8004d04 <HAL_TIM_OC_Start_DMA+0x74>
 8004cec:	2e04      	cmp	r6, #4
 8004cee:	d01c      	beq.n	8004d2a <HAL_TIM_OC_Start_DMA+0x9a>
 8004cf0:	002a      	movs	r2, r5
 8004cf2:	3243      	adds	r2, #67	@ 0x43
 8004cf4:	e008      	b.n	8004d08 <HAL_TIM_OC_Start_DMA+0x78>
 8004cf6:	2e0c      	cmp	r6, #12
 8004cf8:	d025      	beq.n	8004d46 <HAL_TIM_OC_Start_DMA+0xb6>
 8004cfa:	2e10      	cmp	r6, #16
 8004cfc:	d1f8      	bne.n	8004cf0 <HAL_TIM_OC_Start_DMA+0x60>
 8004cfe:	002a      	movs	r2, r5
 8004d00:	3242      	adds	r2, #66	@ 0x42
 8004d02:	e017      	b.n	8004d34 <HAL_TIM_OC_Start_DMA+0xa4>
 8004d04:	002a      	movs	r2, r5
 8004d06:	323e      	adds	r2, #62	@ 0x3e
 8004d08:	7812      	ldrb	r2, [r2, #0]
 8004d0a:	2a01      	cmp	r2, #1
 8004d0c:	d119      	bne.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
    if ((pData == NULL) || (Length == 0U))
 8004d0e:	2900      	cmp	r1, #0
 8004d10:	d017      	beq.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d015      	beq.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d16:	2202      	movs	r2, #2
 8004d18:	2e08      	cmp	r6, #8
 8004d1a:	d066      	beq.n	8004dea <HAL_TIM_OC_Start_DMA+0x15a>
 8004d1c:	d816      	bhi.n	8004d4c <HAL_TIM_OC_Start_DMA+0xbc>
 8004d1e:	2e00      	cmp	r6, #0
 8004d20:	d01b      	beq.n	8004d5a <HAL_TIM_OC_Start_DMA+0xca>
 8004d22:	2e04      	cmp	r6, #4
 8004d24:	d04c      	beq.n	8004dc0 <HAL_TIM_OC_Start_DMA+0x130>
 8004d26:	3543      	adds	r5, #67	@ 0x43
 8004d28:	e015      	b.n	8004d56 <HAL_TIM_OC_Start_DMA+0xc6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004d2a:	002a      	movs	r2, r5
 8004d2c:	323f      	adds	r2, #63	@ 0x3f
 8004d2e:	e7eb      	b.n	8004d08 <HAL_TIM_OC_Start_DMA+0x78>
 8004d30:	002a      	movs	r2, r5
 8004d32:	3240      	adds	r2, #64	@ 0x40
 8004d34:	7812      	ldrb	r2, [r2, #0]
 8004d36:	3a01      	subs	r2, #1
 8004d38:	4250      	negs	r0, r2
 8004d3a:	4142      	adcs	r2, r0
 8004d3c:	b2d2      	uxtb	r2, r2
 8004d3e:	2a00      	cmp	r2, #0
 8004d40:	d1e5      	bne.n	8004d0e <HAL_TIM_OC_Start_DMA+0x7e>
      return HAL_ERROR;
 8004d42:	2001      	movs	r0, #1
 8004d44:	e7c3      	b.n	8004cce <HAL_TIM_OC_Start_DMA+0x3e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004d46:	002a      	movs	r2, r5
 8004d48:	3241      	adds	r2, #65	@ 0x41
 8004d4a:	e7f3      	b.n	8004d34 <HAL_TIM_OC_Start_DMA+0xa4>
 8004d4c:	2e0c      	cmp	r6, #12
 8004d4e:	d061      	beq.n	8004e14 <HAL_TIM_OC_Start_DMA+0x184>
 8004d50:	2e10      	cmp	r6, #16
 8004d52:	d1e8      	bne.n	8004d26 <HAL_TIM_OC_Start_DMA+0x96>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d54:	3542      	adds	r5, #66	@ 0x42
 8004d56:	702a      	strb	r2, [r5, #0]
  switch (Channel)
 8004d58:	e7f3      	b.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d5a:	0028      	movs	r0, r5
 8004d5c:	303e      	adds	r0, #62	@ 0x3e
 8004d5e:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d60:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8004d62:	4a3d      	ldr	r2, [pc, #244]	@ (8004e58 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8004d64:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d66:	4a3d      	ldr	r2, [pc, #244]	@ (8004e5c <HAL_TIM_OC_Start_DMA+0x1cc>)
 8004d68:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004d6a:	4a3d      	ldr	r2, [pc, #244]	@ (8004e60 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8004d6c:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004d6e:	682a      	ldr	r2, [r5, #0]
 8004d70:	3234      	adds	r2, #52	@ 0x34
 8004d72:	f7fe fd75 	bl	8003860 <HAL_DMA_Start_IT>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	d1e3      	bne.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004d7a:	2380      	movs	r3, #128	@ 0x80
 8004d7c:	682a      	ldr	r2, [r5, #0]
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d82:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004d84:	430b      	orrs	r3, r1
 8004d86:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d88:	0031      	movs	r1, r6
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	0020      	movs	r0, r4
 8004d8e:	f7ff ff71 	bl	8004c74 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d92:	4a34      	ldr	r2, [pc, #208]	@ (8004e64 <HAL_TIM_OC_Start_DMA+0x1d4>)
 8004d94:	4294      	cmp	r4, r2
 8004d96:	d005      	beq.n	8004da4 <HAL_TIM_OC_Start_DMA+0x114>
 8004d98:	4b33      	ldr	r3, [pc, #204]	@ (8004e68 <HAL_TIM_OC_Start_DMA+0x1d8>)
 8004d9a:	429c      	cmp	r4, r3
 8004d9c:	d002      	beq.n	8004da4 <HAL_TIM_OC_Start_DMA+0x114>
 8004d9e:	4b33      	ldr	r3, [pc, #204]	@ (8004e6c <HAL_TIM_OC_Start_DMA+0x1dc>)
 8004da0:	429c      	cmp	r4, r3
 8004da2:	d14c      	bne.n	8004e3e <HAL_TIM_OC_Start_DMA+0x1ae>
      __HAL_TIM_MOE_ENABLE(htim);
 8004da4:	2380      	movs	r3, #128	@ 0x80
 8004da6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004da8:	021b      	lsls	r3, r3, #8
 8004daa:	430b      	orrs	r3, r1
 8004dac:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dae:	4294      	cmp	r4, r2
 8004db0:	d148      	bne.n	8004e44 <HAL_TIM_OC_Start_DMA+0x1b4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004db2:	68a3      	ldr	r3, [r4, #8]
 8004db4:	4a2e      	ldr	r2, [pc, #184]	@ (8004e70 <HAL_TIM_OC_Start_DMA+0x1e0>)
 8004db6:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db8:	2b06      	cmp	r3, #6
 8004dba:	d148      	bne.n	8004e4e <HAL_TIM_OC_Start_DMA+0x1be>
    return HAL_BUSY;
 8004dbc:	2000      	movs	r0, #0
 8004dbe:	e786      	b.n	8004cce <HAL_TIM_OC_Start_DMA+0x3e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dc0:	0028      	movs	r0, r5
 8004dc2:	303f      	adds	r0, #63	@ 0x3f
 8004dc4:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004dc6:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8004dc8:	4a23      	ldr	r2, [pc, #140]	@ (8004e58 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8004dca:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004dcc:	4a23      	ldr	r2, [pc, #140]	@ (8004e5c <HAL_TIM_OC_Start_DMA+0x1cc>)
 8004dce:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004dd0:	4a23      	ldr	r2, [pc, #140]	@ (8004e60 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8004dd2:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004dd4:	682a      	ldr	r2, [r5, #0]
 8004dd6:	3238      	adds	r2, #56	@ 0x38
 8004dd8:	f7fe fd42 	bl	8003860 <HAL_DMA_Start_IT>
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	d1b0      	bne.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004de0:	2380      	movs	r3, #128	@ 0x80
 8004de2:	682a      	ldr	r2, [r5, #0]
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	68d1      	ldr	r1, [r2, #12]
 8004de8:	e7cb      	b.n	8004d82 <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dea:	0028      	movs	r0, r5
 8004dec:	3040      	adds	r0, #64	@ 0x40
 8004dee:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004df0:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8004df2:	4a19      	ldr	r2, [pc, #100]	@ (8004e58 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8004df4:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004df6:	4a19      	ldr	r2, [pc, #100]	@ (8004e5c <HAL_TIM_OC_Start_DMA+0x1cc>)
 8004df8:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004dfa:	4a19      	ldr	r2, [pc, #100]	@ (8004e60 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8004dfc:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004dfe:	682a      	ldr	r2, [r5, #0]
 8004e00:	323c      	adds	r2, #60	@ 0x3c
 8004e02:	f7fe fd2d 	bl	8003860 <HAL_DMA_Start_IT>
 8004e06:	2800      	cmp	r0, #0
 8004e08:	d19b      	bne.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004e0a:	2380      	movs	r3, #128	@ 0x80
 8004e0c:	682a      	ldr	r2, [r5, #0]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	68d1      	ldr	r1, [r2, #12]
 8004e12:	e7b6      	b.n	8004d82 <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e14:	0028      	movs	r0, r5
 8004e16:	3041      	adds	r0, #65	@ 0x41
 8004e18:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004e1a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8004e1c:	4a0e      	ldr	r2, [pc, #56]	@ (8004e58 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8004e1e:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004e20:	4a0e      	ldr	r2, [pc, #56]	@ (8004e5c <HAL_TIM_OC_Start_DMA+0x1cc>)
 8004e22:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004e24:	4a0e      	ldr	r2, [pc, #56]	@ (8004e60 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8004e26:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004e28:	682a      	ldr	r2, [r5, #0]
 8004e2a:	3240      	adds	r2, #64	@ 0x40
 8004e2c:	f7fe fd18 	bl	8003860 <HAL_DMA_Start_IT>
 8004e30:	2800      	cmp	r0, #0
 8004e32:	d186      	bne.n	8004d42 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004e34:	2380      	movs	r3, #128	@ 0x80
 8004e36:	682a      	ldr	r2, [r5, #0]
 8004e38:	015b      	lsls	r3, r3, #5
 8004e3a:	68d1      	ldr	r1, [r2, #12]
 8004e3c:	e7a1      	b.n	8004d82 <HAL_TIM_OC_Start_DMA+0xf2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e74 <HAL_TIM_OC_Start_DMA+0x1e4>)
 8004e40:	429c      	cmp	r4, r3
 8004e42:	d0b6      	beq.n	8004db2 <HAL_TIM_OC_Start_DMA+0x122>
      __HAL_TIM_ENABLE(htim);
 8004e44:	2301      	movs	r3, #1
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	6023      	str	r3, [r4, #0]
 8004e4c:	e7b6      	b.n	8004dbc <HAL_TIM_OC_Start_DMA+0x12c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4e:	2280      	movs	r2, #128	@ 0x80
 8004e50:	0252      	lsls	r2, r2, #9
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d1f6      	bne.n	8004e44 <HAL_TIM_OC_Start_DMA+0x1b4>
 8004e56:	e7b1      	b.n	8004dbc <HAL_TIM_OC_Start_DMA+0x12c>
 8004e58:	0800475d 	.word	0x0800475d
 8004e5c:	080047cf 	.word	0x080047cf
 8004e60:	08004963 	.word	0x08004963
 8004e64:	40012c00 	.word	0x40012c00
 8004e68:	40014400 	.word	0x40014400
 8004e6c:	40014800 	.word	0x40014800
 8004e70:	00010007 	.word	0x00010007
 8004e74:	40000400 	.word	0x40000400

08004e78 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	f7ff ff09 	bl	8004c90 <HAL_TIM_OC_Start_DMA>
 8004e7e:	bd10      	pop	{r4, pc}

08004e80 <HAL_TIM_OC_Stop_DMA>:
{
 8004e80:	b570      	push	{r4, r5, r6, lr}
 8004e82:	0004      	movs	r4, r0
 8004e84:	000e      	movs	r6, r1
  switch (Channel)
 8004e86:	2908      	cmp	r1, #8
 8004e88:	d04b      	beq.n	8004f22 <HAL_TIM_OC_Stop_DMA+0xa2>
 8004e8a:	d805      	bhi.n	8004e98 <HAL_TIM_OC_Stop_DMA+0x18>
 8004e8c:	2900      	cmp	r1, #0
 8004e8e:	d00c      	beq.n	8004eaa <HAL_TIM_OC_Stop_DMA+0x2a>
 8004e90:	2904      	cmp	r1, #4
 8004e92:	d03f      	beq.n	8004f14 <HAL_TIM_OC_Stop_DMA+0x94>
 8004e94:	2001      	movs	r0, #1
}
 8004e96:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8004e98:	290c      	cmp	r1, #12
 8004e9a:	d1fb      	bne.n	8004e94 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004e9c:	6802      	ldr	r2, [r0, #0]
 8004e9e:	4929      	ldr	r1, [pc, #164]	@ (8004f44 <HAL_TIM_OC_Stop_DMA+0xc4>)
 8004ea0:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004ea2:	6b00      	ldr	r0, [r0, #48]	@ 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004ea4:	400b      	ands	r3, r1
 8004ea6:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004ea8:	e005      	b.n	8004eb6 <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004eaa:	6802      	ldr	r2, [r0, #0]
 8004eac:	4926      	ldr	r1, [pc, #152]	@ (8004f48 <HAL_TIM_OC_Stop_DMA+0xc8>)
 8004eae:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004eb0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004eb2:	400b      	ands	r3, r1
 8004eb4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004eb6:	f7fe fd55 	bl	8003964 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004eba:	6825      	ldr	r5, [r4, #0]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	0031      	movs	r1, r6
 8004ec0:	0028      	movs	r0, r5
 8004ec2:	f7ff fed7 	bl	8004c74 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ec6:	4b21      	ldr	r3, [pc, #132]	@ (8004f4c <HAL_TIM_OC_Stop_DMA+0xcc>)
 8004ec8:	4a21      	ldr	r2, [pc, #132]	@ (8004f50 <HAL_TIM_OC_Stop_DMA+0xd0>)
 8004eca:	429d      	cmp	r5, r3
 8004ecc:	d005      	beq.n	8004eda <HAL_TIM_OC_Stop_DMA+0x5a>
 8004ece:	4b21      	ldr	r3, [pc, #132]	@ (8004f54 <HAL_TIM_OC_Stop_DMA+0xd4>)
 8004ed0:	429d      	cmp	r5, r3
 8004ed2:	d002      	beq.n	8004eda <HAL_TIM_OC_Stop_DMA+0x5a>
 8004ed4:	4b20      	ldr	r3, [pc, #128]	@ (8004f58 <HAL_TIM_OC_Stop_DMA+0xd8>)
 8004ed6:	429d      	cmp	r5, r3
 8004ed8:	d10a      	bne.n	8004ef0 <HAL_TIM_OC_Stop_DMA+0x70>
      __HAL_TIM_MOE_DISABLE(htim);
 8004eda:	6a2b      	ldr	r3, [r5, #32]
 8004edc:	4213      	tst	r3, r2
 8004ede:	d107      	bne.n	8004ef0 <HAL_TIM_OC_Stop_DMA+0x70>
 8004ee0:	6a29      	ldr	r1, [r5, #32]
 8004ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f5c <HAL_TIM_OC_Stop_DMA+0xdc>)
 8004ee4:	4219      	tst	r1, r3
 8004ee6:	d103      	bne.n	8004ef0 <HAL_TIM_OC_Stop_DMA+0x70>
 8004ee8:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8004eea:	491d      	ldr	r1, [pc, #116]	@ (8004f60 <HAL_TIM_OC_Stop_DMA+0xe0>)
 8004eec:	400b      	ands	r3, r1
 8004eee:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8004ef0:	6a2b      	ldr	r3, [r5, #32]
 8004ef2:	4213      	tst	r3, r2
 8004ef4:	d107      	bne.n	8004f06 <HAL_TIM_OC_Stop_DMA+0x86>
 8004ef6:	6a2a      	ldr	r2, [r5, #32]
 8004ef8:	4b18      	ldr	r3, [pc, #96]	@ (8004f5c <HAL_TIM_OC_Stop_DMA+0xdc>)
 8004efa:	421a      	tst	r2, r3
 8004efc:	d103      	bne.n	8004f06 <HAL_TIM_OC_Stop_DMA+0x86>
 8004efe:	2201      	movs	r2, #1
 8004f00:	682b      	ldr	r3, [r5, #0]
 8004f02:	4393      	bics	r3, r2
 8004f04:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f06:	2301      	movs	r3, #1
 8004f08:	2e00      	cmp	r6, #0
 8004f0a:	d111      	bne.n	8004f30 <HAL_TIM_OC_Stop_DMA+0xb0>
 8004f0c:	343e      	adds	r4, #62	@ 0x3e
  switch (Channel)
 8004f0e:	2000      	movs	r0, #0
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f10:	7023      	strb	r3, [r4, #0]
 8004f12:	e7c0      	b.n	8004e96 <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004f14:	6802      	ldr	r2, [r0, #0]
 8004f16:	4913      	ldr	r1, [pc, #76]	@ (8004f64 <HAL_TIM_OC_Stop_DMA+0xe4>)
 8004f18:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004f1a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004f1c:	400b      	ands	r3, r1
 8004f1e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004f20:	e7c9      	b.n	8004eb6 <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004f22:	6802      	ldr	r2, [r0, #0]
 8004f24:	4910      	ldr	r1, [pc, #64]	@ (8004f68 <HAL_TIM_OC_Stop_DMA+0xe8>)
 8004f26:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004f28:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004f2a:	400b      	ands	r3, r1
 8004f2c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004f2e:	e7c2      	b.n	8004eb6 <HAL_TIM_OC_Stop_DMA+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f30:	2e04      	cmp	r6, #4
 8004f32:	d101      	bne.n	8004f38 <HAL_TIM_OC_Stop_DMA+0xb8>
 8004f34:	343f      	adds	r4, #63	@ 0x3f
 8004f36:	e7ea      	b.n	8004f0e <HAL_TIM_OC_Stop_DMA+0x8e>
 8004f38:	2e08      	cmp	r6, #8
 8004f3a:	d101      	bne.n	8004f40 <HAL_TIM_OC_Stop_DMA+0xc0>
 8004f3c:	3440      	adds	r4, #64	@ 0x40
 8004f3e:	e7e6      	b.n	8004f0e <HAL_TIM_OC_Stop_DMA+0x8e>
 8004f40:	3441      	adds	r4, #65	@ 0x41
 8004f42:	e7e4      	b.n	8004f0e <HAL_TIM_OC_Stop_DMA+0x8e>
 8004f44:	ffffefff 	.word	0xffffefff
 8004f48:	fffffdff 	.word	0xfffffdff
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	00001111 	.word	0x00001111
 8004f54:	40014400 	.word	0x40014400
 8004f58:	40014800 	.word	0x40014800
 8004f5c:	00000444 	.word	0x00000444
 8004f60:	ffff7fff 	.word	0xffff7fff
 8004f64:	fffffbff 	.word	0xfffffbff
 8004f68:	fffff7ff 	.word	0xfffff7ff

08004f6c <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	f7ff ff87 	bl	8004e80 <HAL_TIM_OC_Stop_DMA>
 8004f72:	bd10      	pop	{r4, pc}

08004f74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f74:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f76:	0004      	movs	r4, r0
 8004f78:	343c      	adds	r4, #60	@ 0x3c
 8004f7a:	7823      	ldrb	r3, [r4, #0]
{
 8004f7c:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8004f7e:	2002      	movs	r0, #2
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d039      	beq.n	8004ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f84:	481d      	ldr	r0, [pc, #116]	@ (8004ffc <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8004f86:	68cb      	ldr	r3, [r1, #12]
 8004f88:	4003      	ands	r3, r0
 8004f8a:	6888      	ldr	r0, [r1, #8]
 8004f8c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f8e:	481c      	ldr	r0, [pc, #112]	@ (8005000 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004f90:	4003      	ands	r3, r0
 8004f92:	6848      	ldr	r0, [r1, #4]
 8004f94:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f96:	481b      	ldr	r0, [pc, #108]	@ (8005004 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8004f98:	4003      	ands	r3, r0
 8004f9a:	6808      	ldr	r0, [r1, #0]
 8004f9c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f9e:	481a      	ldr	r0, [pc, #104]	@ (8005008 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8004fa0:	4003      	ands	r3, r0
 8004fa2:	6908      	ldr	r0, [r1, #16]
 8004fa4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fa6:	4819      	ldr	r0, [pc, #100]	@ (800500c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8004fa8:	4003      	ands	r3, r0
 8004faa:	6948      	ldr	r0, [r1, #20]
 8004fac:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fae:	4818      	ldr	r0, [pc, #96]	@ (8005010 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8004fb0:	4003      	ands	r3, r0
 8004fb2:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8004fb4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004fb6:	4817      	ldr	r0, [pc, #92]	@ (8005014 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8004fb8:	4003      	ands	r3, r0
 8004fba:	6988      	ldr	r0, [r1, #24]
 8004fbc:	0400      	lsls	r0, r0, #16
 8004fbe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004fc0:	4815      	ldr	r0, [pc, #84]	@ (8005018 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8004fc2:	4003      	ands	r3, r0
 8004fc4:	69c8      	ldr	r0, [r1, #28]
 8004fc6:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004fc8:	6810      	ldr	r0, [r2, #0]
 8004fca:	4a14      	ldr	r2, [pc, #80]	@ (800501c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8004fcc:	4290      	cmp	r0, r2
 8004fce:	d110      	bne.n	8004ff2 <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004fd0:	4a13      	ldr	r2, [pc, #76]	@ (8005020 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8004fd6:	0512      	lsls	r2, r2, #20
 8004fd8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004fda:	4b12      	ldr	r3, [pc, #72]	@ (8005024 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8004fdc:	401a      	ands	r2, r3
 8004fde:	6a0b      	ldr	r3, [r1, #32]
 8004fe0:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004fe2:	4b11      	ldr	r3, [pc, #68]	@ (8005028 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8004fe4:	401a      	ands	r2, r3
 8004fe6:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8004fe8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004fea:	4b10      	ldr	r3, [pc, #64]	@ (800502c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8004fec:	401a      	ands	r2, r3
 8004fee:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8004ff0:	4313      	orrs	r3, r2
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ff2:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004ff8:	bd10      	pop	{r4, pc}
 8004ffa:	46c0      	nop			@ (mov r8, r8)
 8004ffc:	fffffcff 	.word	0xfffffcff
 8005000:	fffffbff 	.word	0xfffffbff
 8005004:	fffff7ff 	.word	0xfffff7ff
 8005008:	ffffefff 	.word	0xffffefff
 800500c:	ffffdfff 	.word	0xffffdfff
 8005010:	ffffbfff 	.word	0xffffbfff
 8005014:	fff0ffff 	.word	0xfff0ffff
 8005018:	efffffff 	.word	0xefffffff
 800501c:	40012c00 	.word	0x40012c00
 8005020:	ff0fffff 	.word	0xff0fffff
 8005024:	feffffff 	.word	0xfeffffff
 8005028:	fdffffff 	.word	0xfdffffff
 800502c:	dfffffff 	.word	0xdfffffff

08005030 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005030:	4770      	bx	lr

08005032 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005032:	4770      	bx	lr

08005034 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8005034:	4770      	bx	lr
	...

08005038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005038:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800503a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503e:	2201      	movs	r2, #1
 8005040:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005044:	6801      	ldr	r1, [r0, #0]
 8005046:	4d13      	ldr	r5, [pc, #76]	@ (8005094 <UART_EndRxTransfer+0x5c>)
 8005048:	680b      	ldr	r3, [r1, #0]
 800504a:	402b      	ands	r3, r5
 800504c:	600b      	str	r3, [r1, #0]
 800504e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005052:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005056:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800505a:	6802      	ldr	r2, [r0, #0]
 800505c:	4c0e      	ldr	r4, [pc, #56]	@ (8005098 <UART_EndRxTransfer+0x60>)
 800505e:	6893      	ldr	r3, [r2, #8]
 8005060:	4023      	ands	r3, r4
 8005062:	6093      	str	r3, [r2, #8]
 8005064:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005068:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800506a:	2b01      	cmp	r3, #1
 800506c:	d10a      	bne.n	8005084 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800506e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005072:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005076:	2410      	movs	r4, #16
 8005078:	6802      	ldr	r2, [r0, #0]
 800507a:	6813      	ldr	r3, [r2, #0]
 800507c:	43a3      	bics	r3, r4
 800507e:	6013      	str	r3, [r2, #0]
 8005080:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005084:	0003      	movs	r3, r0
 8005086:	2220      	movs	r2, #32
 8005088:	338c      	adds	r3, #140	@ 0x8c
 800508a:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800508c:	2300      	movs	r3, #0
 800508e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005090:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8005092:	bd30      	pop	{r4, r5, pc}
 8005094:	fffffedf 	.word	0xfffffedf
 8005098:	effffffe 	.word	0xeffffffe

0800509c <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 800509c:	4770      	bx	lr

0800509e <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800509e:	4770      	bx	lr

080050a0 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050a0:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	0002      	movs	r2, r0
{
 80050a6:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80050a8:	325e      	adds	r2, #94	@ 0x5e
 80050aa:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80050ac:	3a08      	subs	r2, #8
 80050ae:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050b0:	f7ff fff5 	bl	800509e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b4:	bd10      	pop	{r4, pc}

080050b6 <HAL_UARTEx_RxEventCallback>:
}
 80050b6:	4770      	bx	lr

080050b8 <HAL_UART_IRQHandler>:
{
 80050b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050ba:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050bc:	4dc1      	ldr	r5, [pc, #772]	@ (80053c4 <HAL_UART_IRQHandler+0x30c>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050be:	69cb      	ldr	r3, [r1, #28]
{
 80050c0:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050c2:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050c4:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 80050c6:	422b      	tst	r3, r5
 80050c8:	d110      	bne.n	80050ec <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80050ca:	2520      	movs	r5, #32
 80050cc:	422b      	tst	r3, r5
 80050ce:	d100      	bne.n	80050d2 <HAL_UART_IRQHandler+0x1a>
 80050d0:	e09b      	b.n	800520a <HAL_UART_IRQHandler+0x152>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80050d2:	2680      	movs	r6, #128	@ 0x80
 80050d4:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80050d6:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80050d8:	4006      	ands	r6, r0
 80050da:	4335      	orrs	r5, r6
 80050dc:	d100      	bne.n	80050e0 <HAL_UART_IRQHandler+0x28>
 80050de:	e094      	b.n	800520a <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 80050e0:	6f63      	ldr	r3, [r4, #116]	@ 0x74
      huart->TxISR(huart);
 80050e2:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d000      	beq.n	80050ea <HAL_UART_IRQHandler+0x32>
 80050e8:	e085      	b.n	80051f6 <HAL_UART_IRQHandler+0x13e>
 80050ea:	e085      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80050ec:	4db6      	ldr	r5, [pc, #728]	@ (80053c8 <HAL_UART_IRQHandler+0x310>)
 80050ee:	4005      	ands	r5, r0
 80050f0:	9500      	str	r5, [sp, #0]
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80050f2:	4db6      	ldr	r5, [pc, #728]	@ (80053cc <HAL_UART_IRQHandler+0x314>)
 80050f4:	9e00      	ldr	r6, [sp, #0]
 80050f6:	4015      	ands	r5, r2
 80050f8:	4335      	orrs	r5, r6
 80050fa:	d100      	bne.n	80050fe <HAL_UART_IRQHandler+0x46>
 80050fc:	e085      	b.n	800520a <HAL_UART_IRQHandler+0x152>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050fe:	0025      	movs	r5, r4
 8005100:	2601      	movs	r6, #1
 8005102:	3590      	adds	r5, #144	@ 0x90
 8005104:	4233      	tst	r3, r6
 8005106:	d005      	beq.n	8005114 <HAL_UART_IRQHandler+0x5c>
 8005108:	05d7      	lsls	r7, r2, #23
 800510a:	d503      	bpl.n	8005114 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800510c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800510e:	682f      	ldr	r7, [r5, #0]
 8005110:	433e      	orrs	r6, r7
 8005112:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005114:	2602      	movs	r6, #2
 8005116:	4233      	tst	r3, r6
 8005118:	d00c      	beq.n	8005134 <HAL_UART_IRQHandler+0x7c>
 800511a:	07c7      	lsls	r7, r0, #31
 800511c:	d50a      	bpl.n	8005134 <HAL_UART_IRQHandler+0x7c>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800511e:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005120:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005122:	3790      	adds	r7, #144	@ 0x90
 8005124:	683e      	ldr	r6, [r7, #0]
 8005126:	9701      	str	r7, [sp, #4]
 8005128:	46b4      	mov	ip, r6
 800512a:	2604      	movs	r6, #4
 800512c:	4667      	mov	r7, ip
 800512e:	433e      	orrs	r6, r7
 8005130:	9f01      	ldr	r7, [sp, #4]
 8005132:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005134:	2604      	movs	r6, #4
 8005136:	4233      	tst	r3, r6
 8005138:	d00c      	beq.n	8005154 <HAL_UART_IRQHandler+0x9c>
 800513a:	07c7      	lsls	r7, r0, #31
 800513c:	d50a      	bpl.n	8005154 <HAL_UART_IRQHandler+0x9c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800513e:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005140:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005142:	3790      	adds	r7, #144	@ 0x90
 8005144:	683e      	ldr	r6, [r7, #0]
 8005146:	9701      	str	r7, [sp, #4]
 8005148:	46b4      	mov	ip, r6
 800514a:	2602      	movs	r6, #2
 800514c:	4667      	mov	r7, ip
 800514e:	433e      	orrs	r6, r7
 8005150:	9f01      	ldr	r7, [sp, #4]
 8005152:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005154:	2608      	movs	r6, #8
 8005156:	46b4      	mov	ip, r6
 8005158:	4233      	tst	r3, r6
 800515a:	d009      	beq.n	8005170 <HAL_UART_IRQHandler+0xb8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800515c:	2720      	movs	r7, #32
 800515e:	9e00      	ldr	r6, [sp, #0]
 8005160:	4017      	ands	r7, r2
 8005162:	4337      	orrs	r7, r6
 8005164:	d004      	beq.n	8005170 <HAL_UART_IRQHandler+0xb8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005166:	4666      	mov	r6, ip
 8005168:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800516a:	682f      	ldr	r7, [r5, #0]
 800516c:	433e      	orrs	r6, r7
 800516e:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005170:	2680      	movs	r6, #128	@ 0x80
 8005172:	0136      	lsls	r6, r6, #4
 8005174:	4233      	tst	r3, r6
 8005176:	d006      	beq.n	8005186 <HAL_UART_IRQHandler+0xce>
 8005178:	0157      	lsls	r7, r2, #5
 800517a:	d504      	bpl.n	8005186 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800517c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800517e:	2120      	movs	r1, #32
 8005180:	682e      	ldr	r6, [r5, #0]
 8005182:	4331      	orrs	r1, r6
 8005184:	6029      	str	r1, [r5, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005186:	6829      	ldr	r1, [r5, #0]
 8005188:	2900      	cmp	r1, #0
 800518a:	d035      	beq.n	80051f8 <HAL_UART_IRQHandler+0x140>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800518c:	2120      	movs	r1, #32
 800518e:	420b      	tst	r3, r1
 8005190:	d00a      	beq.n	80051a8 <HAL_UART_IRQHandler+0xf0>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005192:	2380      	movs	r3, #128	@ 0x80
 8005194:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005196:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005198:	4003      	ands	r3, r0
 800519a:	4319      	orrs	r1, r3
 800519c:	d004      	beq.n	80051a8 <HAL_UART_IRQHandler+0xf0>
        if (huart->RxISR != NULL)
 800519e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <HAL_UART_IRQHandler+0xf0>
          huart->RxISR(huart);
 80051a4:	0020      	movs	r0, r4
 80051a6:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051a8:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 80051aa:	682b      	ldr	r3, [r5, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051ac:	2740      	movs	r7, #64	@ 0x40
 80051ae:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80051b0:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051b2:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80051b4:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 80051b6:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051b8:	431e      	orrs	r6, r3
 80051ba:	d022      	beq.n	8005202 <HAL_UART_IRQHandler+0x14a>
        UART_EndRxTransfer(huart);
 80051bc:	f7ff ff3c 	bl	8005038 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	423b      	tst	r3, r7
 80051c6:	d018      	beq.n	80051fa <HAL_UART_IRQHandler+0x142>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051c8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051cc:	2301      	movs	r3, #1
 80051ce:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051d2:	0025      	movs	r5, r4
 80051d4:	cd04      	ldmia	r5!, {r2}
 80051d6:	6893      	ldr	r3, [r2, #8]
 80051d8:	43bb      	bics	r3, r7
 80051da:	6093      	str	r3, [r2, #8]
 80051dc:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80051e0:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80051e2:	2800      	cmp	r0, #0
 80051e4:	d009      	beq.n	80051fa <HAL_UART_IRQHandler+0x142>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051e6:	4b7a      	ldr	r3, [pc, #488]	@ (80053d0 <HAL_UART_IRQHandler+0x318>)
 80051e8:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051ea:	f7fe fbbb 	bl	8003964 <HAL_DMA_Abort_IT>
 80051ee:	2800      	cmp	r0, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_UART_IRQHandler+0x140>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051f2:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80051f4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80051f6:	4798      	blx	r3
}
 80051f8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80051fa:	0020      	movs	r0, r4
 80051fc:	f7ff ff4f 	bl	800509e <HAL_UART_ErrorCallback>
 8005200:	e7fa      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
        HAL_UART_ErrorCallback(huart);
 8005202:	f7ff ff4c 	bl	800509e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005206:	602e      	str	r6, [r5, #0]
 8005208:	e7f6      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800520a:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 800520c:	2d01      	cmp	r5, #1
 800520e:	d000      	beq.n	8005212 <HAL_UART_IRQHandler+0x15a>
 8005210:	e09f      	b.n	8005352 <HAL_UART_IRQHandler+0x29a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005212:	2610      	movs	r6, #16
 8005214:	4233      	tst	r3, r6
 8005216:	d100      	bne.n	800521a <HAL_UART_IRQHandler+0x162>
 8005218:	e09b      	b.n	8005352 <HAL_UART_IRQHandler+0x29a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800521a:	4232      	tst	r2, r6
 800521c:	d100      	bne.n	8005220 <HAL_UART_IRQHandler+0x168>
 800521e:	e098      	b.n	8005352 <HAL_UART_IRQHandler+0x29a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005220:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005222:	6889      	ldr	r1, [r1, #8]
 8005224:	2340      	movs	r3, #64	@ 0x40
 8005226:	000a      	movs	r2, r1
 8005228:	401a      	ands	r2, r3
 800522a:	4219      	tst	r1, r3
 800522c:	d057      	beq.n	80052de <HAL_UART_IRQHandler+0x226>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800522e:	1d21      	adds	r1, r4, #4
 8005230:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 8005232:	6810      	ldr	r0, [r2, #0]
 8005234:	6842      	ldr	r2, [r0, #4]
 8005236:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8005238:	2a00      	cmp	r2, #0
 800523a:	d0dd      	beq.n	80051f8 <HAL_UART_IRQHandler+0x140>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800523c:	0027      	movs	r7, r4
 800523e:	375c      	adds	r7, #92	@ 0x5c
 8005240:	883f      	ldrh	r7, [r7, #0]
 8005242:	4297      	cmp	r7, r2
 8005244:	d9d8      	bls.n	80051f8 <HAL_UART_IRQHandler+0x140>
        huart->RxXferCount = nb_remaining_rx_data;
 8005246:	0027      	movs	r7, r4
 8005248:	375e      	adds	r7, #94	@ 0x5e
 800524a:	803a      	strh	r2, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800524c:	6802      	ldr	r2, [r0, #0]
 800524e:	2020      	movs	r0, #32
 8005250:	4684      	mov	ip, r0
 8005252:	4010      	ands	r0, r2
 8005254:	9000      	str	r0, [sp, #0]
 8005256:	4660      	mov	r0, ip
 8005258:	4202      	tst	r2, r0
 800525a:	d132      	bne.n	80052c2 <HAL_UART_IRQHandler+0x20a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800525c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005260:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005264:	6820      	ldr	r0, [r4, #0]
 8005266:	4e5b      	ldr	r6, [pc, #364]	@ (80053d4 <HAL_UART_IRQHandler+0x31c>)
 8005268:	6802      	ldr	r2, [r0, #0]
 800526a:	4032      	ands	r2, r6
 800526c:	6002      	str	r2, [r0, #0]
 800526e:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005272:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005276:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527a:	6820      	ldr	r0, [r4, #0]
 800527c:	6882      	ldr	r2, [r0, #8]
 800527e:	43aa      	bics	r2, r5
 8005280:	6082      	str	r2, [r0, #8]
 8005282:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005286:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800528a:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800528e:	6820      	ldr	r0, [r4, #0]
 8005290:	6882      	ldr	r2, [r0, #8]
 8005292:	439a      	bics	r2, r3
 8005294:	6082      	str	r2, [r0, #8]
 8005296:	f387 8810 	msr	PRIMASK, r7
          huart->RxState = HAL_UART_STATE_READY;
 800529a:	0023      	movs	r3, r4
 800529c:	4662      	mov	r2, ip
 800529e:	338c      	adds	r3, #140	@ 0x8c
 80052a0:	601a      	str	r2, [r3, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a2:	9b00      	ldr	r3, [sp, #0]
 80052a4:	66e3      	str	r3, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052a6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052aa:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ae:	6822      	ldr	r2, [r4, #0]
 80052b0:	350f      	adds	r5, #15
 80052b2:	6813      	ldr	r3, [r2, #0]
 80052b4:	43ab      	bics	r3, r5
 80052b6:	6013      	str	r3, [r2, #0]
 80052b8:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052bc:	6fc8      	ldr	r0, [r1, #124]	@ 0x7c
 80052be:	f7fe fb17 	bl	80038f0 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052c2:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052c4:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052c6:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052c8:	0023      	movs	r3, r4
 80052ca:	325c      	adds	r2, #92	@ 0x5c
 80052cc:	335e      	adds	r3, #94	@ 0x5e
 80052ce:	881b      	ldrh	r3, [r3, #0]
 80052d0:	8811      	ldrh	r1, [r2, #0]
 80052d2:	1ac9      	subs	r1, r1, r3
 80052d4:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052d6:	0020      	movs	r0, r4
 80052d8:	f7ff feed 	bl	80050b6 <HAL_UARTEx_RxEventCallback>
 80052dc:	e78c      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052de:	0023      	movs	r3, r4
 80052e0:	0020      	movs	r0, r4
 80052e2:	335c      	adds	r3, #92	@ 0x5c
 80052e4:	305e      	adds	r0, #94	@ 0x5e
 80052e6:	8819      	ldrh	r1, [r3, #0]
 80052e8:	8803      	ldrh	r3, [r0, #0]
      if ((huart->RxXferCount > 0U)
 80052ea:	8800      	ldrh	r0, [r0, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052ec:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80052ee:	2800      	cmp	r0, #0
 80052f0:	d100      	bne.n	80052f4 <HAL_UART_IRQHandler+0x23c>
 80052f2:	e781      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052f4:	1ac9      	subs	r1, r1, r3
 80052f6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80052f8:	2900      	cmp	r1, #0
 80052fa:	d100      	bne.n	80052fe <HAL_UART_IRQHandler+0x246>
 80052fc:	e77c      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052fe:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005302:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005306:	6820      	ldr	r0, [r4, #0]
 8005308:	4e33      	ldr	r6, [pc, #204]	@ (80053d8 <HAL_UART_IRQHandler+0x320>)
 800530a:	6803      	ldr	r3, [r0, #0]
 800530c:	4033      	ands	r3, r6
 800530e:	6003      	str	r3, [r0, #0]
 8005310:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005314:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005318:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800531c:	6820      	ldr	r0, [r4, #0]
 800531e:	4e2f      	ldr	r6, [pc, #188]	@ (80053dc <HAL_UART_IRQHandler+0x324>)
 8005320:	6883      	ldr	r3, [r0, #8]
 8005322:	4033      	ands	r3, r6
 8005324:	6083      	str	r3, [r0, #8]
 8005326:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 800532a:	0023      	movs	r3, r4
 800532c:	2020      	movs	r0, #32
 800532e:	338c      	adds	r3, #140	@ 0x8c
 8005330:	6018      	str	r0, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005332:	66e2      	str	r2, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8005334:	6762      	str	r2, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005336:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800533a:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533e:	2510      	movs	r5, #16
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	6813      	ldr	r3, [r2, #0]
 8005344:	43ab      	bics	r3, r5
 8005346:	6013      	str	r3, [r2, #0]
 8005348:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800534c:	2302      	movs	r3, #2
 800534e:	6723      	str	r3, [r4, #112]	@ 0x70
 8005350:	e7c1      	b.n	80052d6 <HAL_UART_IRQHandler+0x21e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005352:	2580      	movs	r5, #128	@ 0x80
 8005354:	036d      	lsls	r5, r5, #13
 8005356:	422b      	tst	r3, r5
 8005358:	d006      	beq.n	8005368 <HAL_UART_IRQHandler+0x2b0>
 800535a:	0246      	lsls	r6, r0, #9
 800535c:	d504      	bpl.n	8005368 <HAL_UART_IRQHandler+0x2b0>
    HAL_UARTEx_WakeupCallback(huart);
 800535e:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005360:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8005362:	f000 fe1b 	bl	8005f9c <HAL_UARTEx_WakeupCallback>
    return;
 8005366:	e747      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005368:	2180      	movs	r1, #128	@ 0x80
 800536a:	420b      	tst	r3, r1
 800536c:	d007      	beq.n	800537e <HAL_UART_IRQHandler+0x2c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800536e:	2580      	movs	r5, #128	@ 0x80
 8005370:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005372:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005374:	4028      	ands	r0, r5
 8005376:	4301      	orrs	r1, r0
 8005378:	d001      	beq.n	800537e <HAL_UART_IRQHandler+0x2c6>
    if (huart->TxISR != NULL)
 800537a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800537c:	e6b1      	b.n	80050e2 <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800537e:	2140      	movs	r1, #64	@ 0x40
 8005380:	420b      	tst	r3, r1
 8005382:	d016      	beq.n	80053b2 <HAL_UART_IRQHandler+0x2fa>
 8005384:	420a      	tst	r2, r1
 8005386:	d014      	beq.n	80053b2 <HAL_UART_IRQHandler+0x2fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005388:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800538c:	2301      	movs	r3, #1
 800538e:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005392:	6822      	ldr	r2, [r4, #0]
 8005394:	6813      	ldr	r3, [r2, #0]
 8005396:	438b      	bics	r3, r1
 8005398:	6013      	str	r3, [r2, #0]
 800539a:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800539e:	0023      	movs	r3, r4
 80053a0:	2220      	movs	r2, #32
 80053a2:	3388      	adds	r3, #136	@ 0x88
 80053a4:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80053a6:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053a8:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 80053aa:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 80053ac:	f7ff fe76 	bl	800509c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053b0:	e722      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80053b2:	0219      	lsls	r1, r3, #8
 80053b4:	d514      	bpl.n	80053e0 <HAL_UART_IRQHandler+0x328>
 80053b6:	0051      	lsls	r1, r2, #1
 80053b8:	d512      	bpl.n	80053e0 <HAL_UART_IRQHandler+0x328>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80053ba:	0020      	movs	r0, r4
 80053bc:	f000 fdf0 	bl	8005fa0 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 80053c0:	e71a      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
 80053c2:	46c0      	nop			@ (mov r8, r8)
 80053c4:	0000080f 	.word	0x0000080f
 80053c8:	10000001 	.word	0x10000001
 80053cc:	04000120 	.word	0x04000120
 80053d0:	080050a1 	.word	0x080050a1
 80053d4:	fffffeff 	.word	0xfffffeff
 80053d8:	fffffedf 	.word	0xfffffedf
 80053dc:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80053e0:	01db      	lsls	r3, r3, #7
 80053e2:	d400      	bmi.n	80053e6 <HAL_UART_IRQHandler+0x32e>
 80053e4:	e708      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
 80053e6:	2a00      	cmp	r2, #0
 80053e8:	db00      	blt.n	80053ec <HAL_UART_IRQHandler+0x334>
 80053ea:	e705      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80053ec:	0020      	movs	r0, r4
 80053ee:	f000 fdd6 	bl	8005f9e <HAL_UARTEx_RxFifoFullCallback>
    return;
 80053f2:	e701      	b.n	80051f8 <HAL_UART_IRQHandler+0x140>

080053f4 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053f4:	0001      	movs	r1, r0
{
 80053f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80053f8:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053fa:	318c      	adds	r1, #140	@ 0x8c
 80053fc:	680c      	ldr	r4, [r1, #0]
  uint16_t uhMask = huart->Mask;
 80053fe:	3360      	adds	r3, #96	@ 0x60
 8005400:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005402:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005404:	2c22      	cmp	r4, #34	@ 0x22
 8005406:	d157      	bne.n	80054b8 <UART_RxISR_8BIT+0xc4>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800540a:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 800540c:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 800540e:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005410:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 8005412:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8005414:	325e      	adds	r2, #94	@ 0x5e
    huart->pRxBuffPtr++;
 8005416:	3301      	adds	r3, #1
 8005418:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800541a:	8813      	ldrh	r3, [r2, #0]
 800541c:	3b01      	subs	r3, #1
 800541e:	b29b      	uxth	r3, r3
 8005420:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8005422:	8813      	ldrh	r3, [r2, #0]
 8005424:	b29c      	uxth	r4, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d142      	bne.n	80054b0 <UART_RxISR_8BIT+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800542e:	3301      	adds	r3, #1
 8005430:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005434:	6805      	ldr	r5, [r0, #0]
 8005436:	4f23      	ldr	r7, [pc, #140]	@ (80054c4 <UART_RxISR_8BIT+0xd0>)
 8005438:	682a      	ldr	r2, [r5, #0]
 800543a:	403a      	ands	r2, r7
 800543c:	602a      	str	r2, [r5, #0]
 800543e:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005442:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005446:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800544a:	6805      	ldr	r5, [r0, #0]
 800544c:	68aa      	ldr	r2, [r5, #8]
 800544e:	439a      	bics	r2, r3
 8005450:	60aa      	str	r2, [r5, #8]
 8005452:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005456:	2220      	movs	r2, #32
 8005458:	600a      	str	r2, [r1, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800545a:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800545c:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800545e:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 8005460:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005462:	0212      	lsls	r2, r2, #8
 8005464:	d50a      	bpl.n	800547c <UART_RxISR_8BIT+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005466:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800546a:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800546e:	6802      	ldr	r2, [r0, #0]
 8005470:	4c15      	ldr	r4, [pc, #84]	@ (80054c8 <UART_RxISR_8BIT+0xd4>)
 8005472:	6813      	ldr	r3, [r2, #0]
 8005474:	4023      	ands	r3, r4
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800547c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800547e:	2b01      	cmp	r3, #1
 8005480:	d117      	bne.n	80054b2 <UART_RxISR_8BIT+0xbe>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005482:	2200      	movs	r2, #0
 8005484:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005486:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800548a:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800548e:	6801      	ldr	r1, [r0, #0]
 8005490:	330f      	adds	r3, #15
 8005492:	680a      	ldr	r2, [r1, #0]
 8005494:	439a      	bics	r2, r3
 8005496:	600a      	str	r2, [r1, #0]
 8005498:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800549c:	6802      	ldr	r2, [r0, #0]
 800549e:	69d1      	ldr	r1, [r2, #28]
 80054a0:	4219      	tst	r1, r3
 80054a2:	d000      	beq.n	80054a6 <UART_RxISR_8BIT+0xb2>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054a4:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054a6:	0003      	movs	r3, r0
 80054a8:	335c      	adds	r3, #92	@ 0x5c
 80054aa:	8819      	ldrh	r1, [r3, #0]
 80054ac:	f7ff fe03 	bl	80050b6 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80054b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80054b2:	f7fd fadd 	bl	8002a70 <HAL_UART_RxCpltCallback>
 80054b6:	e7fb      	b.n	80054b0 <UART_RxISR_8BIT+0xbc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054b8:	2208      	movs	r2, #8
 80054ba:	6999      	ldr	r1, [r3, #24]
 80054bc:	430a      	orrs	r2, r1
 80054be:	619a      	str	r2, [r3, #24]
}
 80054c0:	e7f6      	b.n	80054b0 <UART_RxISR_8BIT+0xbc>
 80054c2:	46c0      	nop			@ (mov r8, r8)
 80054c4:	fffffedf 	.word	0xfffffedf
 80054c8:	fbffffff 	.word	0xfbffffff

080054cc <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054cc:	0002      	movs	r2, r0
{
 80054ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80054d0:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054d2:	328c      	adds	r2, #140	@ 0x8c
 80054d4:	6811      	ldr	r1, [r2, #0]
  uint16_t uhMask = huart->Mask;
 80054d6:	3360      	adds	r3, #96	@ 0x60
 80054d8:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80054da:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054dc:	2922      	cmp	r1, #34	@ 0x22
 80054de:	d156      	bne.n	800558e <UART_RxISR_16BIT+0xc2>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80054e0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80054e2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 80054e4:	4021      	ands	r1, r4
 80054e6:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 80054e8:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 80054ea:	3302      	adds	r3, #2
 80054ec:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80054ee:	315e      	adds	r1, #94	@ 0x5e
 80054f0:	880b      	ldrh	r3, [r1, #0]
 80054f2:	3b01      	subs	r3, #1
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 80054f8:	880b      	ldrh	r3, [r1, #0]
 80054fa:	b29c      	uxth	r4, r3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d142      	bne.n	8005586 <UART_RxISR_16BIT+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005500:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005504:	3301      	adds	r3, #1
 8005506:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800550a:	6805      	ldr	r5, [r0, #0]
 800550c:	4f22      	ldr	r7, [pc, #136]	@ (8005598 <UART_RxISR_16BIT+0xcc>)
 800550e:	6829      	ldr	r1, [r5, #0]
 8005510:	4039      	ands	r1, r7
 8005512:	6029      	str	r1, [r5, #0]
 8005514:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005518:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800551c:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005520:	6805      	ldr	r5, [r0, #0]
 8005522:	68a9      	ldr	r1, [r5, #8]
 8005524:	4399      	bics	r1, r3
 8005526:	60a9      	str	r1, [r5, #8]
 8005528:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800552c:	2120      	movs	r1, #32
 800552e:	6011      	str	r1, [r2, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005530:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005532:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005534:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 8005536:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005538:	0212      	lsls	r2, r2, #8
 800553a:	d50a      	bpl.n	8005552 <UART_RxISR_16BIT+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800553c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005540:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005544:	6802      	ldr	r2, [r0, #0]
 8005546:	4c15      	ldr	r4, [pc, #84]	@ (800559c <UART_RxISR_16BIT+0xd0>)
 8005548:	6813      	ldr	r3, [r2, #0]
 800554a:	4023      	ands	r3, r4
 800554c:	6013      	str	r3, [r2, #0]
 800554e:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005552:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8005554:	2b01      	cmp	r3, #1
 8005556:	d117      	bne.n	8005588 <UART_RxISR_16BIT+0xbc>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005558:	2200      	movs	r2, #0
 800555a:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800555c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005560:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005564:	6801      	ldr	r1, [r0, #0]
 8005566:	330f      	adds	r3, #15
 8005568:	680a      	ldr	r2, [r1, #0]
 800556a:	439a      	bics	r2, r3
 800556c:	600a      	str	r2, [r1, #0]
 800556e:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005572:	6802      	ldr	r2, [r0, #0]
 8005574:	69d1      	ldr	r1, [r2, #28]
 8005576:	4219      	tst	r1, r3
 8005578:	d000      	beq.n	800557c <UART_RxISR_16BIT+0xb0>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800557a:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800557c:	0003      	movs	r3, r0
 800557e:	335c      	adds	r3, #92	@ 0x5c
 8005580:	8819      	ldrh	r1, [r3, #0]
 8005582:	f7ff fd98 	bl	80050b6 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8005588:	f7fd fa72 	bl	8002a70 <HAL_UART_RxCpltCallback>
 800558c:	e7fb      	b.n	8005586 <UART_RxISR_16BIT+0xba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800558e:	2208      	movs	r2, #8
 8005590:	6999      	ldr	r1, [r3, #24]
 8005592:	430a      	orrs	r2, r1
 8005594:	619a      	str	r2, [r3, #24]
}
 8005596:	e7f6      	b.n	8005586 <UART_RxISR_16BIT+0xba>
 8005598:	fffffedf 	.word	0xfffffedf
 800559c:	fbffffff 	.word	0xfbffffff

080055a0 <UART_RxISR_8BIT_FIFOEN>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  uhMask = huart->Mask;
 80055a0:	0003      	movs	r3, r0
{
 80055a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 80055a4:	3360      	adds	r3, #96	@ 0x60
 80055a6:	881b      	ldrh	r3, [r3, #0]
{
 80055a8:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 80055aa:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80055ac:	6803      	ldr	r3, [r0, #0]
{
 80055ae:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80055b0:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80055b6:	689a      	ldr	r2, [r3, #8]
 80055b8:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055ba:	0002      	movs	r2, r0
 80055bc:	328c      	adds	r2, #140	@ 0x8c
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	2a22      	cmp	r2, #34	@ 0x22
 80055c2:	d000      	beq.n	80055c6 <UART_RxISR_8BIT_FIFOEN+0x26>
 80055c4:	e0c4      	b.n	8005750 <UART_RxISR_8BIT_FIFOEN+0x1b0>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80055c6:	0003      	movs	r3, r0
 80055c8:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <UART_RxISR_8BIT_FIFOEN+0x36>
 80055d0:	2320      	movs	r3, #32
 80055d2:	421d      	tst	r5, r3
 80055d4:	d108      	bne.n	80055e8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80055d6:	0023      	movs	r3, r4
 80055d8:	335e      	adds	r3, #94	@ 0x5e
 80055da:	881b      	ldrh	r3, [r3, #0]
 80055dc:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d000      	beq.n	80055e4 <UART_RxISR_8BIT_FIFOEN+0x44>
 80055e2:	e095      	b.n	8005710 <UART_RxISR_8BIT_FIFOEN+0x170>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80055e4:	b005      	add	sp, #20
 80055e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 80055e8:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055ea:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80055ec:	9902      	ldr	r1, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80055f0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80055f2:	400b      	ands	r3, r1
 80055f4:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80055f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80055f8:	365e      	adds	r6, #94	@ 0x5e
      huart->pRxBuffPtr++;
 80055fa:	3301      	adds	r3, #1
 80055fc:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80055fe:	8833      	ldrh	r3, [r6, #0]
      isrflags = READ_REG(huart->Instance->ISR);
 8005600:	6822      	ldr	r2, [r4, #0]
      huart->RxXferCount--;
 8005602:	3b01      	subs	r3, #1
 8005604:	b29b      	uxth	r3, r3
 8005606:	8033      	strh	r3, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005608:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 800560a:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800560c:	421d      	tst	r5, r3
 800560e:	d02f      	beq.n	8005670 <UART_RxISR_8BIT_FIFOEN+0xd0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005610:	3b06      	subs	r3, #6
 8005612:	421d      	tst	r5, r3
 8005614:	d008      	beq.n	8005628 <UART_RxISR_8BIT_FIFOEN+0x88>
 8005616:	9903      	ldr	r1, [sp, #12]
 8005618:	05c9      	lsls	r1, r1, #23
 800561a:	d505      	bpl.n	8005628 <UART_RxISR_8BIT_FIFOEN+0x88>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800561c:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800561e:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005620:	3190      	adds	r1, #144	@ 0x90
 8005622:	6808      	ldr	r0, [r1, #0]
 8005624:	4303      	orrs	r3, r0
 8005626:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005628:	2302      	movs	r3, #2
 800562a:	421d      	tst	r5, r3
 800562c:	d009      	beq.n	8005642 <UART_RxISR_8BIT_FIFOEN+0xa2>
 800562e:	9901      	ldr	r1, [sp, #4]
 8005630:	07c9      	lsls	r1, r1, #31
 8005632:	d506      	bpl.n	8005642 <UART_RxISR_8BIT_FIFOEN+0xa2>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005634:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005636:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005638:	3190      	adds	r1, #144	@ 0x90
 800563a:	6808      	ldr	r0, [r1, #0]
 800563c:	18db      	adds	r3, r3, r3
 800563e:	4303      	orrs	r3, r0
 8005640:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005642:	2304      	movs	r3, #4
 8005644:	421d      	tst	r5, r3
 8005646:	d009      	beq.n	800565c <UART_RxISR_8BIT_FIFOEN+0xbc>
 8005648:	9901      	ldr	r1, [sp, #4]
 800564a:	07c9      	lsls	r1, r1, #31
 800564c:	d506      	bpl.n	800565c <UART_RxISR_8BIT_FIFOEN+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800564e:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005650:	0022      	movs	r2, r4
 8005652:	3290      	adds	r2, #144	@ 0x90
 8005654:	6811      	ldr	r1, [r2, #0]
 8005656:	3b02      	subs	r3, #2
 8005658:	430b      	orrs	r3, r1
 800565a:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800565c:	0027      	movs	r7, r4
 800565e:	3790      	adds	r7, #144	@ 0x90
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d004      	beq.n	8005670 <UART_RxISR_8BIT_FIFOEN+0xd0>
          HAL_UART_ErrorCallback(huart);
 8005666:	0020      	movs	r0, r4
 8005668:	f7ff fd19 	bl	800509e <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800566c:	2300      	movs	r3, #0
 800566e:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8005670:	8833      	ldrh	r3, [r6, #0]
 8005672:	b299      	uxth	r1, r3
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1ab      	bne.n	80055d0 <UART_RxISR_8BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005678:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567c:	3301      	adds	r3, #1
 800567e:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005682:	6820      	ldr	r0, [r4, #0]
 8005684:	4f35      	ldr	r7, [pc, #212]	@ (800575c <UART_RxISR_8BIT_FIFOEN+0x1bc>)
 8005686:	6802      	ldr	r2, [r0, #0]
 8005688:	403a      	ands	r2, r7
 800568a:	6002      	str	r2, [r0, #0]
 800568c:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005690:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005694:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005698:	6820      	ldr	r0, [r4, #0]
 800569a:	4f31      	ldr	r7, [pc, #196]	@ (8005760 <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 800569c:	6882      	ldr	r2, [r0, #8]
 800569e:	403a      	ands	r2, r7
 80056a0:	6082      	str	r2, [r0, #8]
 80056a2:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 80056a6:	0022      	movs	r2, r4
 80056a8:	2020      	movs	r0, #32
 80056aa:	328c      	adds	r2, #140	@ 0x8c
 80056ac:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056ae:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056b0:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056b2:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 80056b4:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056b6:	0212      	lsls	r2, r2, #8
 80056b8:	d50a      	bpl.n	80056d0 <UART_RxISR_8BIT_FIFOEN+0x130>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ba:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056be:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80056c2:	6822      	ldr	r2, [r4, #0]
 80056c4:	4827      	ldr	r0, [pc, #156]	@ (8005764 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80056c6:	6813      	ldr	r3, [r2, #0]
 80056c8:	4003      	ands	r3, r0
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056d0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d118      	bne.n	8005708 <UART_RxISR_8BIT_FIFOEN+0x168>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056d6:	2200      	movs	r2, #0
 80056d8:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056da:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056de:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e2:	6821      	ldr	r1, [r4, #0]
 80056e4:	330f      	adds	r3, #15
 80056e6:	680a      	ldr	r2, [r1, #0]
 80056e8:	439a      	bics	r2, r3
 80056ea:	600a      	str	r2, [r1, #0]
 80056ec:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80056f0:	6822      	ldr	r2, [r4, #0]
 80056f2:	69d1      	ldr	r1, [r2, #28]
 80056f4:	4219      	tst	r1, r3
 80056f6:	d000      	beq.n	80056fa <UART_RxISR_8BIT_FIFOEN+0x15a>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056f8:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056fa:	0023      	movs	r3, r4
 80056fc:	335c      	adds	r3, #92	@ 0x5c
 80056fe:	0020      	movs	r0, r4
 8005700:	8819      	ldrh	r1, [r3, #0]
 8005702:	f7ff fcd8 	bl	80050b6 <HAL_UARTEx_RxEventCallback>
 8005706:	e763      	b.n	80055d0 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 8005708:	0020      	movs	r0, r4
 800570a:	f7fd f9b1 	bl	8002a70 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800570e:	e75f      	b.n	80055d0 <UART_RxISR_8BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005710:	0023      	movs	r3, r4
 8005712:	3368      	adds	r3, #104	@ 0x68
 8005714:	881b      	ldrh	r3, [r3, #0]
 8005716:	4293      	cmp	r3, r2
 8005718:	d800      	bhi.n	800571c <UART_RxISR_8BIT_FIFOEN+0x17c>
 800571a:	e763      	b.n	80055e4 <UART_RxISR_8BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800571c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005720:	2201      	movs	r2, #1
 8005722:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005726:	6821      	ldr	r1, [r4, #0]
 8005728:	4d0f      	ldr	r5, [pc, #60]	@ (8005768 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 800572a:	688b      	ldr	r3, [r1, #8]
 800572c:	402b      	ands	r3, r5
 800572e:	608b      	str	r3, [r1, #8]
 8005730:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_8BIT;
 8005734:	4b0d      	ldr	r3, [pc, #52]	@ (800576c <UART_RxISR_8BIT_FIFOEN+0x1cc>)
 8005736:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005738:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800573c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005740:	2320      	movs	r3, #32
 8005742:	6822      	ldr	r2, [r4, #0]
 8005744:	6810      	ldr	r0, [r2, #0]
 8005746:	4303      	orrs	r3, r0
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	f381 8810 	msr	PRIMASK, r1
}
 800574e:	e749      	b.n	80055e4 <UART_RxISR_8BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005750:	2208      	movs	r2, #8
 8005752:	6999      	ldr	r1, [r3, #24]
 8005754:	430a      	orrs	r2, r1
 8005756:	619a      	str	r2, [r3, #24]
}
 8005758:	e744      	b.n	80055e4 <UART_RxISR_8BIT_FIFOEN+0x44>
 800575a:	46c0      	nop			@ (mov r8, r8)
 800575c:	fffffeff 	.word	0xfffffeff
 8005760:	effffffe 	.word	0xeffffffe
 8005764:	fbffffff 	.word	0xfbffffff
 8005768:	efffffff 	.word	0xefffffff
 800576c:	080053f5 	.word	0x080053f5

08005770 <UART_RxISR_16BIT_FIFOEN>:
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005770:	0003      	movs	r3, r0
{
 8005772:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 8005774:	3360      	adds	r3, #96	@ 0x60
 8005776:	881b      	ldrh	r3, [r3, #0]
{
 8005778:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 800577a:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800577c:	6803      	ldr	r3, [r0, #0]
{
 800577e:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005780:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800578a:	0002      	movs	r2, r0
 800578c:	328c      	adds	r2, #140	@ 0x8c
 800578e:	6812      	ldr	r2, [r2, #0]
 8005790:	2a22      	cmp	r2, #34	@ 0x22
 8005792:	d000      	beq.n	8005796 <UART_RxISR_16BIT_FIFOEN+0x26>
 8005794:	e0c2      	b.n	800591c <UART_RxISR_16BIT_FIFOEN+0x1ac>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005796:	0003      	movs	r3, r0
 8005798:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800579a:	881b      	ldrh	r3, [r3, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <UART_RxISR_16BIT_FIFOEN+0x36>
 80057a0:	2320      	movs	r3, #32
 80057a2:	421d      	tst	r5, r3
 80057a4:	d108      	bne.n	80057b8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80057a6:	0023      	movs	r3, r4
 80057a8:	335e      	adds	r3, #94	@ 0x5e
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d000      	beq.n	80057b4 <UART_RxISR_16BIT_FIFOEN+0x44>
 80057b2:	e093      	b.n	80058dc <UART_RxISR_16BIT_FIFOEN+0x16c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80057b4:	b005      	add	sp, #20
 80057b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 80057b8:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057ba:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 80057bc:	9802      	ldr	r0, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057be:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80057c0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 80057c2:	4001      	ands	r1, r0
 80057c4:	8011      	strh	r1, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80057c6:	3202      	adds	r2, #2
 80057c8:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80057ca:	365e      	adds	r6, #94	@ 0x5e
 80057cc:	8832      	ldrh	r2, [r6, #0]
 80057ce:	3a01      	subs	r2, #1
 80057d0:	b292      	uxth	r2, r2
 80057d2:	8032      	strh	r2, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80057d4:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80057d6:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80057d8:	4215      	tst	r5, r2
 80057da:	d02f      	beq.n	800583c <UART_RxISR_16BIT_FIFOEN+0xcc>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80057dc:	3a06      	subs	r2, #6
 80057de:	4215      	tst	r5, r2
 80057e0:	d008      	beq.n	80057f4 <UART_RxISR_16BIT_FIFOEN+0x84>
 80057e2:	9903      	ldr	r1, [sp, #12]
 80057e4:	05c9      	lsls	r1, r1, #23
 80057e6:	d505      	bpl.n	80057f4 <UART_RxISR_16BIT_FIFOEN+0x84>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057e8:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80057ea:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057ec:	3190      	adds	r1, #144	@ 0x90
 80057ee:	6808      	ldr	r0, [r1, #0]
 80057f0:	4302      	orrs	r2, r0
 80057f2:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057f4:	2202      	movs	r2, #2
 80057f6:	4215      	tst	r5, r2
 80057f8:	d009      	beq.n	800580e <UART_RxISR_16BIT_FIFOEN+0x9e>
 80057fa:	9901      	ldr	r1, [sp, #4]
 80057fc:	07c9      	lsls	r1, r1, #31
 80057fe:	d506      	bpl.n	800580e <UART_RxISR_16BIT_FIFOEN+0x9e>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005800:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005802:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005804:	3190      	adds	r1, #144	@ 0x90
 8005806:	6808      	ldr	r0, [r1, #0]
 8005808:	1892      	adds	r2, r2, r2
 800580a:	4302      	orrs	r2, r0
 800580c:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800580e:	2204      	movs	r2, #4
 8005810:	4215      	tst	r5, r2
 8005812:	d009      	beq.n	8005828 <UART_RxISR_16BIT_FIFOEN+0xb8>
 8005814:	9901      	ldr	r1, [sp, #4]
 8005816:	07c9      	lsls	r1, r1, #31
 8005818:	d506      	bpl.n	8005828 <UART_RxISR_16BIT_FIFOEN+0xb8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800581a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800581c:	0022      	movs	r2, r4
 800581e:	2302      	movs	r3, #2
 8005820:	3290      	adds	r2, #144	@ 0x90
 8005822:	6811      	ldr	r1, [r2, #0]
 8005824:	430b      	orrs	r3, r1
 8005826:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005828:	0027      	movs	r7, r4
 800582a:	3790      	adds	r7, #144	@ 0x90
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d004      	beq.n	800583c <UART_RxISR_16BIT_FIFOEN+0xcc>
          HAL_UART_ErrorCallback(huart);
 8005832:	0020      	movs	r0, r4
 8005834:	f7ff fc33 	bl	800509e <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005838:	2300      	movs	r3, #0
 800583a:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 800583c:	8833      	ldrh	r3, [r6, #0]
 800583e:	b299      	uxth	r1, r3
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1ad      	bne.n	80057a0 <UART_RxISR_16BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005844:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005848:	3301      	adds	r3, #1
 800584a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800584e:	6820      	ldr	r0, [r4, #0]
 8005850:	4f35      	ldr	r7, [pc, #212]	@ (8005928 <UART_RxISR_16BIT_FIFOEN+0x1b8>)
 8005852:	6802      	ldr	r2, [r0, #0]
 8005854:	403a      	ands	r2, r7
 8005856:	6002      	str	r2, [r0, #0]
 8005858:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800585c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005860:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005864:	6820      	ldr	r0, [r4, #0]
 8005866:	4f31      	ldr	r7, [pc, #196]	@ (800592c <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 8005868:	6882      	ldr	r2, [r0, #8]
 800586a:	403a      	ands	r2, r7
 800586c:	6082      	str	r2, [r0, #8]
 800586e:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 8005872:	0022      	movs	r2, r4
 8005874:	2020      	movs	r0, #32
 8005876:	328c      	adds	r2, #140	@ 0x8c
 8005878:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800587a:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800587c:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800587e:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 8005880:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005882:	0212      	lsls	r2, r2, #8
 8005884:	d50a      	bpl.n	800589c <UART_RxISR_16BIT_FIFOEN+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005886:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800588a:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800588e:	6822      	ldr	r2, [r4, #0]
 8005890:	4827      	ldr	r0, [pc, #156]	@ (8005930 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8005892:	6813      	ldr	r3, [r2, #0]
 8005894:	4003      	ands	r3, r0
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800589c:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d118      	bne.n	80058d4 <UART_RxISR_16BIT_FIFOEN+0x164>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a2:	2200      	movs	r2, #0
 80058a4:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058a6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058aa:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ae:	6821      	ldr	r1, [r4, #0]
 80058b0:	330f      	adds	r3, #15
 80058b2:	680a      	ldr	r2, [r1, #0]
 80058b4:	439a      	bics	r2, r3
 80058b6:	600a      	str	r2, [r1, #0]
 80058b8:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80058bc:	6822      	ldr	r2, [r4, #0]
 80058be:	69d1      	ldr	r1, [r2, #28]
 80058c0:	4219      	tst	r1, r3
 80058c2:	d000      	beq.n	80058c6 <UART_RxISR_16BIT_FIFOEN+0x156>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80058c4:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058c6:	0023      	movs	r3, r4
 80058c8:	335c      	adds	r3, #92	@ 0x5c
 80058ca:	0020      	movs	r0, r4
 80058cc:	8819      	ldrh	r1, [r3, #0]
 80058ce:	f7ff fbf2 	bl	80050b6 <HAL_UARTEx_RxEventCallback>
 80058d2:	e765      	b.n	80057a0 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 80058d4:	0020      	movs	r0, r4
 80058d6:	f7fd f8cb 	bl	8002a70 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80058da:	e761      	b.n	80057a0 <UART_RxISR_16BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80058dc:	0023      	movs	r3, r4
 80058de:	3368      	adds	r3, #104	@ 0x68
 80058e0:	881b      	ldrh	r3, [r3, #0]
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d800      	bhi.n	80058e8 <UART_RxISR_16BIT_FIFOEN+0x178>
 80058e6:	e765      	b.n	80057b4 <UART_RxISR_16BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058e8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058ec:	2201      	movs	r2, #1
 80058ee:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80058f2:	6821      	ldr	r1, [r4, #0]
 80058f4:	4d0f      	ldr	r5, [pc, #60]	@ (8005934 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 80058f6:	688b      	ldr	r3, [r1, #8]
 80058f8:	402b      	ands	r3, r5
 80058fa:	608b      	str	r3, [r1, #8]
 80058fc:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_16BIT;
 8005900:	4b0d      	ldr	r3, [pc, #52]	@ (8005938 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 8005902:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005904:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005908:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800590c:	2320      	movs	r3, #32
 800590e:	6822      	ldr	r2, [r4, #0]
 8005910:	6810      	ldr	r0, [r2, #0]
 8005912:	4303      	orrs	r3, r0
 8005914:	6013      	str	r3, [r2, #0]
 8005916:	f381 8810 	msr	PRIMASK, r1
}
 800591a:	e74b      	b.n	80057b4 <UART_RxISR_16BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800591c:	2208      	movs	r2, #8
 800591e:	6999      	ldr	r1, [r3, #24]
 8005920:	430a      	orrs	r2, r1
 8005922:	619a      	str	r2, [r3, #24]
}
 8005924:	e746      	b.n	80057b4 <UART_RxISR_16BIT_FIFOEN+0x44>
 8005926:	46c0      	nop			@ (mov r8, r8)
 8005928:	fffffeff 	.word	0xfffffeff
 800592c:	effffffe 	.word	0xeffffffe
 8005930:	fbffffff 	.word	0xfbffffff
 8005934:	efffffff 	.word	0xefffffff
 8005938:	080054cd 	.word	0x080054cd

0800593c <UART_SetConfig>:
{
 800593c:	b570      	push	{r4, r5, r6, lr}
 800593e:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005940:	6925      	ldr	r5, [r4, #16]
 8005942:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005944:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005946:	4329      	orrs	r1, r5
 8005948:	6965      	ldr	r5, [r4, #20]
 800594a:	69c2      	ldr	r2, [r0, #28]
 800594c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800594e:	6818      	ldr	r0, [r3, #0]
 8005950:	4d49      	ldr	r5, [pc, #292]	@ (8005a78 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005952:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005954:	4028      	ands	r0, r5
 8005956:	4301      	orrs	r1, r0
 8005958:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800595a:	6859      	ldr	r1, [r3, #4]
 800595c:	4847      	ldr	r0, [pc, #284]	@ (8005a7c <UART_SetConfig+0x140>)
    tmpreg |= huart->Init.OneBitSampling;
 800595e:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005960:	4001      	ands	r1, r0
 8005962:	68e0      	ldr	r0, [r4, #12]
 8005964:	4301      	orrs	r1, r0
 8005966:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005968:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800596a:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800596c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800596e:	4d44      	ldr	r5, [pc, #272]	@ (8005a80 <UART_SetConfig+0x144>)
 8005970:	4028      	ands	r0, r5
 8005972:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005974:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005976:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005978:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800597a:	4381      	bics	r1, r0
 800597c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800597e:	4301      	orrs	r1, r0
 8005980:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005982:	4940      	ldr	r1, [pc, #256]	@ (8005a84 <UART_SetConfig+0x148>)
 8005984:	428b      	cmp	r3, r1
 8005986:	d115      	bne.n	80059b4 <UART_SetConfig+0x78>
 8005988:	2103      	movs	r1, #3
 800598a:	4b3f      	ldr	r3, [pc, #252]	@ (8005a88 <UART_SetConfig+0x14c>)
 800598c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800598e:	400b      	ands	r3, r1
 8005990:	3b01      	subs	r3, #1
 8005992:	2b02      	cmp	r3, #2
 8005994:	d860      	bhi.n	8005a58 <UART_SetConfig+0x11c>
 8005996:	493d      	ldr	r1, [pc, #244]	@ (8005a8c <UART_SetConfig+0x150>)
 8005998:	5cc8      	ldrb	r0, [r1, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800599a:	2380      	movs	r3, #128	@ 0x80
 800599c:	021b      	lsls	r3, r3, #8
 800599e:	429a      	cmp	r2, r3
 80059a0:	d12f      	bne.n	8005a02 <UART_SetConfig+0xc6>
    switch (clocksource)
 80059a2:	2808      	cmp	r0, #8
 80059a4:	d856      	bhi.n	8005a54 <UART_SetConfig+0x118>
 80059a6:	f7fa fbbd 	bl	8000124 <__gnu_thumb1_case_uqi>
 80059aa:	555b      	.short	0x555b
 80059ac:	550b550e 	.word	0x550b550e
 80059b0:	5555      	.short	0x5555
 80059b2:	0f          	.byte	0x0f
 80059b3:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059b4:	4936      	ldr	r1, [pc, #216]	@ (8005a90 <UART_SetConfig+0x154>)
 80059b6:	185b      	adds	r3, r3, r1
 80059b8:	1e59      	subs	r1, r3, #1
 80059ba:	418b      	sbcs	r3, r1
 80059bc:	0118      	lsls	r0, r3, #4
 80059be:	e7ec      	b.n	800599a <UART_SetConfig+0x5e>
        pclk = HAL_RCC_GetSysClockFreq();
 80059c0:	f7fe fc0c 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 80059c4:	e04e      	b.n	8005a64 <UART_SetConfig+0x128>
    switch (clocksource)
 80059c6:	4a33      	ldr	r2, [pc, #204]	@ (8005a94 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059c8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80059ca:	4b33      	ldr	r3, [pc, #204]	@ (8005a98 <UART_SetConfig+0x15c>)
 80059cc:	0049      	lsls	r1, r1, #1
 80059ce:	0010      	movs	r0, r2
 80059d0:	5ac9      	ldrh	r1, [r1, r3]
 80059d2:	f7fa fbbb 	bl	800014c <__udivsi3>
 80059d6:	6865      	ldr	r5, [r4, #4]
 80059d8:	0040      	lsls	r0, r0, #1
 80059da:	086b      	lsrs	r3, r5, #1
 80059dc:	18c0      	adds	r0, r0, r3
 80059de:	0029      	movs	r1, r5
 80059e0:	f7fa fbb4 	bl	800014c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059e4:	0002      	movs	r2, r0
 80059e6:	4b2d      	ldr	r3, [pc, #180]	@ (8005a9c <UART_SetConfig+0x160>)
 80059e8:	3a10      	subs	r2, #16
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d832      	bhi.n	8005a54 <UART_SetConfig+0x118>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059ee:	230f      	movs	r3, #15
 80059f0:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059f2:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059f4:	439a      	bics	r2, r3
 80059f6:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059f8:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80059fa:	6822      	ldr	r2, [r4, #0]
 80059fc:	4303      	orrs	r3, r0
 80059fe:	60d3      	str	r3, [r2, #12]
 8005a00:	e032      	b.n	8005a68 <UART_SetConfig+0x12c>
    switch (clocksource)
 8005a02:	2808      	cmp	r0, #8
 8005a04:	d826      	bhi.n	8005a54 <UART_SetConfig+0x118>
 8005a06:	f7fa fb8d 	bl	8000124 <__gnu_thumb1_case_uqi>
 8005a0a:	251a      	.short	0x251a
 8005a0c:	251f2505 	.word	0x251f2505
 8005a10:	2525      	.short	0x2525
 8005a12:	22          	.byte	0x22
 8005a13:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 8005a14:	481f      	ldr	r0, [pc, #124]	@ (8005a94 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a16:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005a18:	4b1f      	ldr	r3, [pc, #124]	@ (8005a98 <UART_SetConfig+0x15c>)
 8005a1a:	0052      	lsls	r2, r2, #1
 8005a1c:	5ad1      	ldrh	r1, [r2, r3]
 8005a1e:	f7fa fb95 	bl	800014c <__udivsi3>
 8005a22:	6865      	ldr	r5, [r4, #4]
 8005a24:	086b      	lsrs	r3, r5, #1
 8005a26:	18c0      	adds	r0, r0, r3
 8005a28:	0029      	movs	r1, r5
 8005a2a:	f7fa fb8f 	bl	800014c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a2e:	0002      	movs	r2, r0
 8005a30:	4b1a      	ldr	r3, [pc, #104]	@ (8005a9c <UART_SetConfig+0x160>)
 8005a32:	3a10      	subs	r2, #16
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d80d      	bhi.n	8005a54 <UART_SetConfig+0x118>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a38:	6823      	ldr	r3, [r4, #0]
 8005a3a:	60d8      	str	r0, [r3, #12]
 8005a3c:	e014      	b.n	8005a68 <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a3e:	f7fe fcbb 	bl	80043b8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005a42:	2800      	cmp	r0, #0
 8005a44:	d010      	beq.n	8005a68 <UART_SetConfig+0x12c>
 8005a46:	e7e6      	b.n	8005a16 <UART_SetConfig+0xda>
        pclk = HAL_RCC_GetSysClockFreq();
 8005a48:	f7fe fbc8 	bl	80041dc <HAL_RCC_GetSysClockFreq>
        break;
 8005a4c:	e7f9      	b.n	8005a42 <UART_SetConfig+0x106>
    switch (clocksource)
 8005a4e:	2080      	movs	r0, #128	@ 0x80
 8005a50:	0200      	lsls	r0, r0, #8
 8005a52:	e7e0      	b.n	8005a16 <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 8005a54:	2001      	movs	r0, #1
 8005a56:	e008      	b.n	8005a6a <UART_SetConfig+0x12e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a58:	2380      	movs	r3, #128	@ 0x80
 8005a5a:	021b      	lsls	r3, r3, #8
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d1ee      	bne.n	8005a3e <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a60:	f7fe fcaa 	bl	80043b8 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8005a64:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8005a66:	d1af      	bne.n	80059c8 <UART_SetConfig+0x8c>
        ret = HAL_ERROR;
 8005a68:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8005a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa0 <UART_SetConfig+0x164>)
 8005a6c:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a72:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8005a74:	bd70      	pop	{r4, r5, r6, pc}
 8005a76:	46c0      	nop			@ (mov r8, r8)
 8005a78:	cfff69f3 	.word	0xcfff69f3
 8005a7c:	ffffcfff 	.word	0xffffcfff
 8005a80:	11fff4ff 	.word	0x11fff4ff
 8005a84:	40013800 	.word	0x40013800
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	08007054 	.word	0x08007054
 8005a90:	bfffbc00 	.word	0xbfffbc00
 8005a94:	00f42400 	.word	0x00f42400
 8005a98:	08007058 	.word	0x08007058
 8005a9c:	0000ffef 	.word	0x0000ffef
 8005aa0:	00010001 	.word	0x00010001

08005aa4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005aa4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8005aa6:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005aa8:	071a      	lsls	r2, r3, #28
 8005aaa:	d506      	bpl.n	8005aba <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005aac:	6801      	ldr	r1, [r0, #0]
 8005aae:	4c28      	ldr	r4, [pc, #160]	@ (8005b50 <UART_AdvFeatureConfig+0xac>)
 8005ab0:	684a      	ldr	r2, [r1, #4]
 8005ab2:	4022      	ands	r2, r4
 8005ab4:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8005ab6:	4322      	orrs	r2, r4
 8005ab8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005aba:	07da      	lsls	r2, r3, #31
 8005abc:	d506      	bpl.n	8005acc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005abe:	6801      	ldr	r1, [r0, #0]
 8005ac0:	4c24      	ldr	r4, [pc, #144]	@ (8005b54 <UART_AdvFeatureConfig+0xb0>)
 8005ac2:	684a      	ldr	r2, [r1, #4]
 8005ac4:	4022      	ands	r2, r4
 8005ac6:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8005ac8:	4322      	orrs	r2, r4
 8005aca:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005acc:	079a      	lsls	r2, r3, #30
 8005ace:	d506      	bpl.n	8005ade <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ad0:	6801      	ldr	r1, [r0, #0]
 8005ad2:	4c21      	ldr	r4, [pc, #132]	@ (8005b58 <UART_AdvFeatureConfig+0xb4>)
 8005ad4:	684a      	ldr	r2, [r1, #4]
 8005ad6:	4022      	ands	r2, r4
 8005ad8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8005ada:	4322      	orrs	r2, r4
 8005adc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ade:	075a      	lsls	r2, r3, #29
 8005ae0:	d506      	bpl.n	8005af0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ae2:	6801      	ldr	r1, [r0, #0]
 8005ae4:	4c1d      	ldr	r4, [pc, #116]	@ (8005b5c <UART_AdvFeatureConfig+0xb8>)
 8005ae6:	684a      	ldr	r2, [r1, #4]
 8005ae8:	4022      	ands	r2, r4
 8005aea:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8005aec:	4322      	orrs	r2, r4
 8005aee:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005af0:	06da      	lsls	r2, r3, #27
 8005af2:	d506      	bpl.n	8005b02 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005af4:	6801      	ldr	r1, [r0, #0]
 8005af6:	4c1a      	ldr	r4, [pc, #104]	@ (8005b60 <UART_AdvFeatureConfig+0xbc>)
 8005af8:	688a      	ldr	r2, [r1, #8]
 8005afa:	4022      	ands	r2, r4
 8005afc:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8005afe:	4322      	orrs	r2, r4
 8005b00:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b02:	069a      	lsls	r2, r3, #26
 8005b04:	d506      	bpl.n	8005b14 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b06:	6801      	ldr	r1, [r0, #0]
 8005b08:	4c16      	ldr	r4, [pc, #88]	@ (8005b64 <UART_AdvFeatureConfig+0xc0>)
 8005b0a:	688a      	ldr	r2, [r1, #8]
 8005b0c:	4022      	ands	r2, r4
 8005b0e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8005b10:	4322      	orrs	r2, r4
 8005b12:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b14:	065a      	lsls	r2, r3, #25
 8005b16:	d510      	bpl.n	8005b3a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b18:	6801      	ldr	r1, [r0, #0]
 8005b1a:	4d13      	ldr	r5, [pc, #76]	@ (8005b68 <UART_AdvFeatureConfig+0xc4>)
 8005b1c:	684a      	ldr	r2, [r1, #4]
 8005b1e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005b20:	402a      	ands	r2, r5
 8005b22:	4322      	orrs	r2, r4
 8005b24:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b26:	2280      	movs	r2, #128	@ 0x80
 8005b28:	0352      	lsls	r2, r2, #13
 8005b2a:	4294      	cmp	r4, r2
 8005b2c:	d105      	bne.n	8005b3a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b2e:	684a      	ldr	r2, [r1, #4]
 8005b30:	4c0e      	ldr	r4, [pc, #56]	@ (8005b6c <UART_AdvFeatureConfig+0xc8>)
 8005b32:	4022      	ands	r2, r4
 8005b34:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8005b36:	4322      	orrs	r2, r4
 8005b38:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b3a:	061b      	lsls	r3, r3, #24
 8005b3c:	d506      	bpl.n	8005b4c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b3e:	6802      	ldr	r2, [r0, #0]
 8005b40:	490b      	ldr	r1, [pc, #44]	@ (8005b70 <UART_AdvFeatureConfig+0xcc>)
 8005b42:	6853      	ldr	r3, [r2, #4]
 8005b44:	400b      	ands	r3, r1
 8005b46:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8005b48:	430b      	orrs	r3, r1
 8005b4a:	6053      	str	r3, [r2, #4]
}
 8005b4c:	bd30      	pop	{r4, r5, pc}
 8005b4e:	46c0      	nop			@ (mov r8, r8)
 8005b50:	ffff7fff 	.word	0xffff7fff
 8005b54:	fffdffff 	.word	0xfffdffff
 8005b58:	fffeffff 	.word	0xfffeffff
 8005b5c:	fffbffff 	.word	0xfffbffff
 8005b60:	ffffefff 	.word	0xffffefff
 8005b64:	ffffdfff 	.word	0xffffdfff
 8005b68:	ffefffff 	.word	0xffefffff
 8005b6c:	ff9fffff 	.word	0xff9fffff
 8005b70:	fff7ffff 	.word	0xfff7ffff

08005b74 <UART_WaitOnFlagUntilTimeout>:
{
 8005b74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b76:	0004      	movs	r4, r0
 8005b78:	000d      	movs	r5, r1
 8005b7a:	0017      	movs	r7, r2
 8005b7c:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b7e:	6822      	ldr	r2, [r4, #0]
 8005b80:	69d3      	ldr	r3, [r2, #28]
 8005b82:	402b      	ands	r3, r5
 8005b84:	1b5b      	subs	r3, r3, r5
 8005b86:	4259      	negs	r1, r3
 8005b88:	414b      	adcs	r3, r1
 8005b8a:	42bb      	cmp	r3, r7
 8005b8c:	d001      	beq.n	8005b92 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8005b8e:	2000      	movs	r0, #0
 8005b90:	e026      	b.n	8005be0 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8005b92:	9b08      	ldr	r3, [sp, #32]
 8005b94:	3301      	adds	r3, #1
 8005b96:	d0f3      	beq.n	8005b80 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b98:	f7fd fd66 	bl	8003668 <HAL_GetTick>
 8005b9c:	9b00      	ldr	r3, [sp, #0]
 8005b9e:	1ac0      	subs	r0, r0, r3
 8005ba0:	9b08      	ldr	r3, [sp, #32]
 8005ba2:	4298      	cmp	r0, r3
 8005ba4:	d82d      	bhi.n	8005c02 <UART_WaitOnFlagUntilTimeout+0x8e>
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d02b      	beq.n	8005c02 <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	0752      	lsls	r2, r2, #29
 8005bb0:	d5e5      	bpl.n	8005b7e <UART_WaitOnFlagUntilTimeout+0xa>
 8005bb2:	002a      	movs	r2, r5
 8005bb4:	2140      	movs	r1, #64	@ 0x40
 8005bb6:	3a40      	subs	r2, #64	@ 0x40
 8005bb8:	438a      	bics	r2, r1
 8005bba:	d0e0      	beq.n	8005b7e <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bbc:	69da      	ldr	r2, [r3, #28]
 8005bbe:	2608      	movs	r6, #8
 8005bc0:	0011      	movs	r1, r2
 8005bc2:	4031      	ands	r1, r6
 8005bc4:	9101      	str	r1, [sp, #4]
 8005bc6:	4232      	tst	r2, r6
 8005bc8:	d00b      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 8005bca:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bcc:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8005bce:	f7ff fa33 	bl	8005038 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bd2:	0023      	movs	r3, r4
 8005bd4:	3390      	adds	r3, #144	@ 0x90
 8005bd6:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 8005bd8:	2300      	movs	r3, #0
          return HAL_ERROR;
 8005bda:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8005bdc:	3484      	adds	r4, #132	@ 0x84
 8005bde:	7023      	strb	r3, [r4, #0]
}
 8005be0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005be2:	2280      	movs	r2, #128	@ 0x80
 8005be4:	69d9      	ldr	r1, [r3, #28]
 8005be6:	0112      	lsls	r2, r2, #4
 8005be8:	4211      	tst	r1, r2
 8005bea:	d0c8      	beq.n	8005b7e <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bec:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8005bee:	0020      	movs	r0, r4
 8005bf0:	f7ff fa22 	bl	8005038 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bf4:	0023      	movs	r3, r4
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	3390      	adds	r3, #144	@ 0x90
 8005bfa:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 8005bfc:	9b01      	ldr	r3, [sp, #4]
 8005bfe:	3484      	adds	r4, #132	@ 0x84
 8005c00:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8005c02:	2003      	movs	r0, #3
 8005c04:	e7ec      	b.n	8005be0 <UART_WaitOnFlagUntilTimeout+0x6c>

08005c06 <HAL_UART_Transmit>:
{
 8005c06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c08:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005c0a:	0002      	movs	r2, r0
{
 8005c0c:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 8005c0e:	3288      	adds	r2, #136	@ 0x88
{
 8005c10:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8005c12:	6813      	ldr	r3, [r2, #0]
{
 8005c14:	0004      	movs	r4, r0
 8005c16:	000d      	movs	r5, r1
    return HAL_BUSY;
 8005c18:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d139      	bne.n	8005c92 <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 8005c1e:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8005c20:	2900      	cmp	r1, #0
 8005c22:	d036      	beq.n	8005c92 <HAL_UART_Transmit+0x8c>
 8005c24:	2f00      	cmp	r7, #0
 8005c26:	d034      	beq.n	8005c92 <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c28:	2380      	movs	r3, #128	@ 0x80
 8005c2a:	68a1      	ldr	r1, [r4, #8]
 8005c2c:	015b      	lsls	r3, r3, #5
 8005c2e:	4299      	cmp	r1, r3
 8005c30:	d104      	bne.n	8005c3c <HAL_UART_Transmit+0x36>
 8005c32:	6923      	ldr	r3, [r4, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8005c38:	4205      	tst	r5, r0
 8005c3a:	d12a      	bne.n	8005c92 <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c3c:	0023      	movs	r3, r4
 8005c3e:	2600      	movs	r6, #0
 8005c40:	3390      	adds	r3, #144	@ 0x90
 8005c42:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c44:	2321      	movs	r3, #33	@ 0x21
 8005c46:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005c48:	f7fd fd0e 	bl	8003668 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8005c4c:	0023      	movs	r3, r4
 8005c4e:	3354      	adds	r3, #84	@ 0x54
 8005c50:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8005c52:	3302      	adds	r3, #2
 8005c54:	9303      	str	r3, [sp, #12]
 8005c56:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c58:	2380      	movs	r3, #128	@ 0x80
 8005c5a:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8005c5c:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c5e:	015b      	lsls	r3, r3, #5
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d104      	bne.n	8005c6e <HAL_UART_Transmit+0x68>
 8005c64:	6923      	ldr	r3, [r4, #16]
 8005c66:	42b3      	cmp	r3, r6
 8005c68:	d101      	bne.n	8005c6e <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8005c6a:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8005c6c:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8005c6e:	0023      	movs	r3, r4
 8005c70:	3356      	adds	r3, #86	@ 0x56
 8005c72:	881b      	ldrh	r3, [r3, #0]
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10d      	bne.n	8005c96 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c7a:	9b05      	ldr	r3, [sp, #20]
 8005c7c:	0020      	movs	r0, r4
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	2140      	movs	r1, #64	@ 0x40
 8005c82:	9b04      	ldr	r3, [sp, #16]
 8005c84:	f7ff ff76 	bl	8005b74 <UART_WaitOnFlagUntilTimeout>
 8005c88:	2320      	movs	r3, #32
 8005c8a:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 8005c8c:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	d10e      	bne.n	8005cb0 <HAL_UART_Transmit+0xaa>
}
 8005c92:	b007      	add	sp, #28
 8005c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c96:	9b05      	ldr	r3, [sp, #20]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	2180      	movs	r1, #128	@ 0x80
 8005c9e:	0020      	movs	r0, r4
 8005ca0:	9b04      	ldr	r3, [sp, #16]
 8005ca2:	f7ff ff67 	bl	8005b74 <UART_WaitOnFlagUntilTimeout>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	d004      	beq.n	8005cb4 <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 8005caa:	2320      	movs	r3, #32
 8005cac:	3488      	adds	r4, #136	@ 0x88
 8005cae:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 8005cb0:	2003      	movs	r0, #3
 8005cb2:	e7ee      	b.n	8005c92 <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cb4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8005cb6:	2d00      	cmp	r5, #0
 8005cb8:	d10b      	bne.n	8005cd2 <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cba:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8005cbc:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cbe:	05db      	lsls	r3, r3, #23
 8005cc0:	0ddb      	lsrs	r3, r3, #23
 8005cc2:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8005cc4:	9b03      	ldr	r3, [sp, #12]
 8005cc6:	9a03      	ldr	r2, [sp, #12]
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	8013      	strh	r3, [r2, #0]
 8005cd0:	e7cd      	b.n	8005c6e <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cd2:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8005cd4:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cd6:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 8005cd8:	e7f4      	b.n	8005cc4 <HAL_UART_Transmit+0xbe>
	...

08005cdc <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cdc:	0003      	movs	r3, r0
{
 8005cde:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce0:	2600      	movs	r6, #0
{
 8005ce2:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce4:	3390      	adds	r3, #144	@ 0x90
 8005ce6:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8005ce8:	f7fd fcbe 	bl	8003668 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cec:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8005cee:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	071b      	lsls	r3, r3, #28
 8005cf4:	d51f      	bpl.n	8005d36 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cf6:	2180      	movs	r1, #128	@ 0x80
 8005cf8:	4b28      	ldr	r3, [pc, #160]	@ (8005d9c <UART_CheckIdleState+0xc0>)
 8005cfa:	0032      	movs	r2, r6
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	0389      	lsls	r1, r1, #14
 8005d00:	0003      	movs	r3, r0
 8005d02:	0020      	movs	r0, r4
 8005d04:	f7ff ff36 	bl	8005b74 <UART_WaitOnFlagUntilTimeout>
 8005d08:	42b0      	cmp	r0, r6
 8005d0a:	d014      	beq.n	8005d36 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d0c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d10:	2301      	movs	r3, #1
 8005d12:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d16:	2080      	movs	r0, #128	@ 0x80
 8005d18:	6822      	ldr	r2, [r4, #0]
 8005d1a:	6813      	ldr	r3, [r2, #0]
 8005d1c:	4383      	bics	r3, r0
 8005d1e:	6013      	str	r3, [r2, #0]
 8005d20:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8005d24:	0023      	movs	r3, r4
 8005d26:	2220      	movs	r2, #32
 8005d28:	3388      	adds	r3, #136	@ 0x88
 8005d2a:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 8005d2c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8005d2e:	2300      	movs	r3, #0
 8005d30:	3484      	adds	r4, #132	@ 0x84
 8005d32:	7023      	strb	r3, [r4, #0]
}
 8005d34:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d36:	0026      	movs	r6, r4
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	368c      	adds	r6, #140	@ 0x8c
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	075b      	lsls	r3, r3, #29
 8005d40:	d523      	bpl.n	8005d8a <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d42:	2180      	movs	r1, #128	@ 0x80
 8005d44:	4b15      	ldr	r3, [pc, #84]	@ (8005d9c <UART_CheckIdleState+0xc0>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	0020      	movs	r0, r4
 8005d4c:	002b      	movs	r3, r5
 8005d4e:	03c9      	lsls	r1, r1, #15
 8005d50:	f7ff ff10 	bl	8005b74 <UART_WaitOnFlagUntilTimeout>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d018      	beq.n	8005d8a <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d58:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d62:	6821      	ldr	r1, [r4, #0]
 8005d64:	4d0e      	ldr	r5, [pc, #56]	@ (8005da0 <UART_CheckIdleState+0xc4>)
 8005d66:	680b      	ldr	r3, [r1, #0]
 8005d68:	402b      	ands	r3, r5
 8005d6a:	600b      	str	r3, [r1, #0]
 8005d6c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d70:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d74:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d78:	6821      	ldr	r1, [r4, #0]
 8005d7a:	688b      	ldr	r3, [r1, #8]
 8005d7c:	4393      	bics	r3, r2
 8005d7e:	608b      	str	r3, [r1, #8]
 8005d80:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8005d84:	2320      	movs	r3, #32
 8005d86:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8005d88:	e7d0      	b.n	8005d2c <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8005d8a:	0023      	movs	r3, r4
 8005d8c:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d8e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005d90:	3388      	adds	r3, #136	@ 0x88
 8005d92:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8005d94:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d96:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d98:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8005d9a:	e7c8      	b.n	8005d2e <UART_CheckIdleState+0x52>
 8005d9c:	01ffffff 	.word	0x01ffffff
 8005da0:	fffffedf 	.word	0xfffffedf

08005da4 <HAL_UART_Init>:
{
 8005da4:	b570      	push	{r4, r5, r6, lr}
 8005da6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005da8:	d101      	bne.n	8005dae <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8005daa:	2001      	movs	r0, #1
}
 8005dac:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8005dae:	0005      	movs	r5, r0
 8005db0:	3588      	adds	r5, #136	@ 0x88
 8005db2:	682b      	ldr	r3, [r5, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d104      	bne.n	8005dc2 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8005db8:	0002      	movs	r2, r0
 8005dba:	3284      	adds	r2, #132	@ 0x84
 8005dbc:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8005dbe:	f7fd fb69 	bl	8003494 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8005dc2:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005dc8:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8005dca:	6813      	ldr	r3, [r2, #0]
 8005dcc:	438b      	bics	r3, r1
 8005dce:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dd0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d002      	beq.n	8005ddc <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8005dd6:	0020      	movs	r0, r4
 8005dd8:	f7ff fe64 	bl	8005aa4 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ddc:	0020      	movs	r0, r4
 8005dde:	f7ff fdad 	bl	800593c <UART_SetConfig>
 8005de2:	2801      	cmp	r0, #1
 8005de4:	d0e1      	beq.n	8005daa <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	4907      	ldr	r1, [pc, #28]	@ (8005e08 <HAL_UART_Init+0x64>)
 8005dea:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8005dec:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dee:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005df0:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005df2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005df4:	689a      	ldr	r2, [r3, #8]
 8005df6:	438a      	bics	r2, r1
 8005df8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	6819      	ldr	r1, [r3, #0]
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8005e02:	f7ff ff6b 	bl	8005cdc <UART_CheckIdleState>
 8005e06:	e7d1      	b.n	8005dac <HAL_UART_Init+0x8>
 8005e08:	ffffb7ff 	.word	0xffffb7ff

08005e0c <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8005e0c:	0003      	movs	r3, r0
 8005e0e:	335c      	adds	r3, #92	@ 0x5c
{
 8005e10:	b570      	push	{r4, r5, r6, lr}
  huart->pRxBuffPtr  = pData;
 8005e12:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8005e14:	2480      	movs	r4, #128	@ 0x80
  huart->RxXferSize  = Size;
 8005e16:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8005e18:	805a      	strh	r2, [r3, #2]
  huart->RxISR       = NULL;
 8005e1a:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8005e1c:	6881      	ldr	r1, [r0, #8]
  huart->RxISR       = NULL;
 8005e1e:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8005e20:	0164      	lsls	r4, r4, #5
 8005e22:	42a1      	cmp	r1, r4
 8005e24:	d13c      	bne.n	8005ea0 <UART_Start_Receive_IT+0x94>
 8005e26:	6903      	ldr	r3, [r0, #16]
 8005e28:	4259      	negs	r1, r3
 8005e2a:	414b      	adcs	r3, r1
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	33ff      	adds	r3, #255	@ 0xff
 8005e30:	0001      	movs	r1, r0
 8005e32:	3160      	adds	r1, #96	@ 0x60
 8005e34:	800b      	strh	r3, [r1, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e36:	0003      	movs	r3, r0
 8005e38:	2100      	movs	r1, #0
 8005e3a:	3390      	adds	r3, #144	@ 0x90
 8005e3c:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e3e:	3122      	adds	r1, #34	@ 0x22
 8005e40:	3b04      	subs	r3, #4
 8005e42:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e44:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e4e:	6801      	ldr	r1, [r0, #0]
 8005e50:	688d      	ldr	r5, [r1, #8]
 8005e52:	432b      	orrs	r3, r5
 8005e54:	608b      	str	r3, [r1, #8]
 8005e56:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005e5a:	2580      	movs	r5, #128	@ 0x80
 8005e5c:	2180      	movs	r1, #128	@ 0x80
 8005e5e:	6e46      	ldr	r6, [r0, #100]	@ 0x64
 8005e60:	6884      	ldr	r4, [r0, #8]
 8005e62:	6903      	ldr	r3, [r0, #16]
 8005e64:	05ad      	lsls	r5, r5, #22
 8005e66:	0149      	lsls	r1, r1, #5
 8005e68:	42ae      	cmp	r6, r5
 8005e6a:	d13f      	bne.n	8005eec <UART_Start_Receive_IT+0xe0>
 8005e6c:	0005      	movs	r5, r0
 8005e6e:	3568      	adds	r5, #104	@ 0x68
 8005e70:	882d      	ldrh	r5, [r5, #0]
 8005e72:	4295      	cmp	r5, r2
 8005e74:	d83a      	bhi.n	8005eec <UART_Start_Receive_IT+0xe0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e76:	428c      	cmp	r4, r1
 8005e78:	d133      	bne.n	8005ee2 <UART_Start_Receive_IT+0xd6>
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d122      	bne.n	8005ec4 <UART_Start_Receive_IT+0xb8>
 8005e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8005f30 <UART_Start_Receive_IT+0x124>)
 8005e80:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e82:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e86:	2301      	movs	r3, #1
 8005e88:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005e8c:	2380      	movs	r3, #128	@ 0x80
 8005e8e:	6802      	ldr	r2, [r0, #0]
 8005e90:	055b      	lsls	r3, r3, #21
 8005e92:	6890      	ldr	r0, [r2, #8]
 8005e94:	4303      	orrs	r3, r0
 8005e96:	6093      	str	r3, [r2, #8]
 8005e98:	f381 8810 	msr	PRIMASK, r1
}
 8005e9c:	2000      	movs	r0, #0
 8005e9e:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 8005ea0:	2900      	cmp	r1, #0
 8005ea2:	d105      	bne.n	8005eb0 <UART_Start_Receive_IT+0xa4>
 8005ea4:	6901      	ldr	r1, [r0, #16]
 8005ea6:	23ff      	movs	r3, #255	@ 0xff
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	d0c1      	beq.n	8005e30 <UART_Start_Receive_IT+0x24>
 8005eac:	3b80      	subs	r3, #128	@ 0x80
 8005eae:	e7bf      	b.n	8005e30 <UART_Start_Receive_IT+0x24>
 8005eb0:	2480      	movs	r4, #128	@ 0x80
 8005eb2:	0564      	lsls	r4, r4, #21
 8005eb4:	42a1      	cmp	r1, r4
 8005eb6:	d1bb      	bne.n	8005e30 <UART_Start_Receive_IT+0x24>
 8005eb8:	6901      	ldr	r1, [r0, #16]
 8005eba:	237f      	movs	r3, #127	@ 0x7f
 8005ebc:	2900      	cmp	r1, #0
 8005ebe:	d0b7      	beq.n	8005e30 <UART_Start_Receive_IT+0x24>
 8005ec0:	3b40      	subs	r3, #64	@ 0x40
 8005ec2:	e7b5      	b.n	8005e30 <UART_Start_Receive_IT+0x24>
 8005ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f34 <UART_Start_Receive_IT+0x128>)
 8005ec6:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ec8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ecc:	2301      	movs	r3, #1
 8005ece:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ed2:	6802      	ldr	r2, [r0, #0]
 8005ed4:	33ff      	adds	r3, #255	@ 0xff
 8005ed6:	6814      	ldr	r4, [r2, #0]
 8005ed8:	4323      	orrs	r3, r4
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	f381 8810 	msr	PRIMASK, r1
}
 8005ee0:	e7cf      	b.n	8005e82 <UART_Start_Receive_IT+0x76>
 8005ee2:	4a14      	ldr	r2, [pc, #80]	@ (8005f34 <UART_Start_Receive_IT+0x128>)
 8005ee4:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0cb      	beq.n	8005e82 <UART_Start_Receive_IT+0x76>
 8005eea:	e7ed      	b.n	8005ec8 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eec:	428c      	cmp	r4, r1
 8005eee:	d11a      	bne.n	8005f26 <UART_Start_Receive_IT+0x11a>
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10a      	bne.n	8005f0a <UART_Start_Receive_IT+0xfe>
 8005ef4:	4b10      	ldr	r3, [pc, #64]	@ (8005f38 <UART_Start_Receive_IT+0x12c>)
 8005ef6:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ef8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005efc:	2301      	movs	r3, #1
 8005efe:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005f02:	6802      	ldr	r2, [r0, #0]
 8005f04:	331f      	adds	r3, #31
 8005f06:	6810      	ldr	r0, [r2, #0]
 8005f08:	e00a      	b.n	8005f20 <UART_Start_Receive_IT+0x114>
 8005f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f3c <UART_Start_Receive_IT+0x130>)
 8005f0c:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f0e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f12:	2301      	movs	r3, #1
 8005f14:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005f18:	6802      	ldr	r2, [r0, #0]
 8005f1a:	3320      	adds	r3, #32
 8005f1c:	6810      	ldr	r0, [r2, #0]
 8005f1e:	33ff      	adds	r3, #255	@ 0xff
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005f20:	4303      	orrs	r3, r0
 8005f22:	6013      	str	r3, [r2, #0]
 8005f24:	e7b8      	b.n	8005e98 <UART_Start_Receive_IT+0x8c>
 8005f26:	4a05      	ldr	r2, [pc, #20]	@ (8005f3c <UART_Start_Receive_IT+0x130>)
 8005f28:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1ef      	bne.n	8005f0e <UART_Start_Receive_IT+0x102>
 8005f2e:	e7e3      	b.n	8005ef8 <UART_Start_Receive_IT+0xec>
 8005f30:	08005771 	.word	0x08005771
 8005f34:	080055a1 	.word	0x080055a1
 8005f38:	080054cd 	.word	0x080054cd
 8005f3c:	080053f5 	.word	0x080053f5

08005f40 <HAL_UART_Receive_IT>:
{
 8005f40:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f42:	308c      	adds	r0, #140	@ 0x8c
{
 8005f44:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f46:	6804      	ldr	r4, [r0, #0]
    return HAL_BUSY;
 8005f48:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f4a:	2c20      	cmp	r4, #32
 8005f4c:	d125      	bne.n	8005f9a <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 8005f4e:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8005f50:	2900      	cmp	r1, #0
 8005f52:	d022      	beq.n	8005f9a <HAL_UART_Receive_IT+0x5a>
 8005f54:	2a00      	cmp	r2, #0
 8005f56:	d020      	beq.n	8005f9a <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f58:	2080      	movs	r0, #128	@ 0x80
 8005f5a:	689c      	ldr	r4, [r3, #8]
 8005f5c:	0140      	lsls	r0, r0, #5
 8005f5e:	4284      	cmp	r4, r0
 8005f60:	d105      	bne.n	8005f6e <HAL_UART_Receive_IT+0x2e>
 8005f62:	6918      	ldr	r0, [r3, #16]
 8005f64:	2800      	cmp	r0, #0
 8005f66:	d102      	bne.n	8005f6e <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 8005f68:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f6a:	4201      	tst	r1, r0
 8005f6c:	d115      	bne.n	8005f9a <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f6e:	2000      	movs	r0, #0
 8005f70:	66d8      	str	r0, [r3, #108]	@ 0x6c
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f72:	6818      	ldr	r0, [r3, #0]
 8005f74:	6840      	ldr	r0, [r0, #4]
 8005f76:	0200      	lsls	r0, r0, #8
 8005f78:	d50c      	bpl.n	8005f94 <HAL_UART_Receive_IT+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f7a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f7e:	2001      	movs	r0, #1
 8005f80:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f84:	2080      	movs	r0, #128	@ 0x80
 8005f86:	681c      	ldr	r4, [r3, #0]
 8005f88:	04c0      	lsls	r0, r0, #19
 8005f8a:	6826      	ldr	r6, [r4, #0]
 8005f8c:	4330      	orrs	r0, r6
 8005f8e:	6020      	str	r0, [r4, #0]
 8005f90:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8005f94:	0018      	movs	r0, r3
 8005f96:	f7ff ff39 	bl	8005e0c <UART_Start_Receive_IT>
}
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}

08005f9c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f9c:	4770      	bx	lr

08005f9e <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8005fa0:	4770      	bx	lr
	...

08005fa4 <_strtol_l.isra.0>:
 8005fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	0017      	movs	r7, r2
 8005faa:	001e      	movs	r6, r3
 8005fac:	9003      	str	r0, [sp, #12]
 8005fae:	9101      	str	r1, [sp, #4]
 8005fb0:	2b24      	cmp	r3, #36	@ 0x24
 8005fb2:	d823      	bhi.n	8005ffc <_strtol_l.isra.0+0x58>
 8005fb4:	000c      	movs	r4, r1
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d020      	beq.n	8005ffc <_strtol_l.isra.0+0x58>
 8005fba:	4b3d      	ldr	r3, [pc, #244]	@ (80060b0 <_strtol_l.isra.0+0x10c>)
 8005fbc:	2208      	movs	r2, #8
 8005fbe:	469c      	mov	ip, r3
 8005fc0:	0023      	movs	r3, r4
 8005fc2:	4661      	mov	r1, ip
 8005fc4:	781d      	ldrb	r5, [r3, #0]
 8005fc6:	3401      	adds	r4, #1
 8005fc8:	5d48      	ldrb	r0, [r1, r5]
 8005fca:	0001      	movs	r1, r0
 8005fcc:	4011      	ands	r1, r2
 8005fce:	4210      	tst	r0, r2
 8005fd0:	d1f6      	bne.n	8005fc0 <_strtol_l.isra.0+0x1c>
 8005fd2:	2d2d      	cmp	r5, #45	@ 0x2d
 8005fd4:	d119      	bne.n	800600a <_strtol_l.isra.0+0x66>
 8005fd6:	7825      	ldrb	r5, [r4, #0]
 8005fd8:	1c9c      	adds	r4, r3, #2
 8005fda:	2301      	movs	r3, #1
 8005fdc:	9300      	str	r3, [sp, #0]
 8005fde:	2210      	movs	r2, #16
 8005fe0:	0033      	movs	r3, r6
 8005fe2:	4393      	bics	r3, r2
 8005fe4:	d11d      	bne.n	8006022 <_strtol_l.isra.0+0x7e>
 8005fe6:	2d30      	cmp	r5, #48	@ 0x30
 8005fe8:	d115      	bne.n	8006016 <_strtol_l.isra.0+0x72>
 8005fea:	2120      	movs	r1, #32
 8005fec:	7823      	ldrb	r3, [r4, #0]
 8005fee:	438b      	bics	r3, r1
 8005ff0:	2b58      	cmp	r3, #88	@ 0x58
 8005ff2:	d110      	bne.n	8006016 <_strtol_l.isra.0+0x72>
 8005ff4:	7865      	ldrb	r5, [r4, #1]
 8005ff6:	3402      	adds	r4, #2
 8005ff8:	2610      	movs	r6, #16
 8005ffa:	e012      	b.n	8006022 <_strtol_l.isra.0+0x7e>
 8005ffc:	f000 fa5a 	bl	80064b4 <__errno>
 8006000:	2316      	movs	r3, #22
 8006002:	6003      	str	r3, [r0, #0]
 8006004:	2000      	movs	r0, #0
 8006006:	b005      	add	sp, #20
 8006008:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800600a:	9100      	str	r1, [sp, #0]
 800600c:	2d2b      	cmp	r5, #43	@ 0x2b
 800600e:	d1e6      	bne.n	8005fde <_strtol_l.isra.0+0x3a>
 8006010:	7825      	ldrb	r5, [r4, #0]
 8006012:	1c9c      	adds	r4, r3, #2
 8006014:	e7e3      	b.n	8005fde <_strtol_l.isra.0+0x3a>
 8006016:	2e00      	cmp	r6, #0
 8006018:	d1ee      	bne.n	8005ff8 <_strtol_l.isra.0+0x54>
 800601a:	360a      	adds	r6, #10
 800601c:	2d30      	cmp	r5, #48	@ 0x30
 800601e:	d100      	bne.n	8006022 <_strtol_l.isra.0+0x7e>
 8006020:	3e02      	subs	r6, #2
 8006022:	4a24      	ldr	r2, [pc, #144]	@ (80060b4 <_strtol_l.isra.0+0x110>)
 8006024:	9b00      	ldr	r3, [sp, #0]
 8006026:	4694      	mov	ip, r2
 8006028:	4463      	add	r3, ip
 800602a:	0031      	movs	r1, r6
 800602c:	0018      	movs	r0, r3
 800602e:	9302      	str	r3, [sp, #8]
 8006030:	f7fa f912 	bl	8000258 <__aeabi_uidivmod>
 8006034:	2200      	movs	r2, #0
 8006036:	4684      	mov	ip, r0
 8006038:	0010      	movs	r0, r2
 800603a:	002b      	movs	r3, r5
 800603c:	3b30      	subs	r3, #48	@ 0x30
 800603e:	2b09      	cmp	r3, #9
 8006040:	d811      	bhi.n	8006066 <_strtol_l.isra.0+0xc2>
 8006042:	001d      	movs	r5, r3
 8006044:	42ae      	cmp	r6, r5
 8006046:	dd1d      	ble.n	8006084 <_strtol_l.isra.0+0xe0>
 8006048:	1c53      	adds	r3, r2, #1
 800604a:	d009      	beq.n	8006060 <_strtol_l.isra.0+0xbc>
 800604c:	2201      	movs	r2, #1
 800604e:	4252      	negs	r2, r2
 8006050:	4584      	cmp	ip, r0
 8006052:	d305      	bcc.n	8006060 <_strtol_l.isra.0+0xbc>
 8006054:	d101      	bne.n	800605a <_strtol_l.isra.0+0xb6>
 8006056:	42a9      	cmp	r1, r5
 8006058:	db11      	blt.n	800607e <_strtol_l.isra.0+0xda>
 800605a:	2201      	movs	r2, #1
 800605c:	4370      	muls	r0, r6
 800605e:	1828      	adds	r0, r5, r0
 8006060:	7825      	ldrb	r5, [r4, #0]
 8006062:	3401      	adds	r4, #1
 8006064:	e7e9      	b.n	800603a <_strtol_l.isra.0+0x96>
 8006066:	002b      	movs	r3, r5
 8006068:	3b41      	subs	r3, #65	@ 0x41
 800606a:	2b19      	cmp	r3, #25
 800606c:	d801      	bhi.n	8006072 <_strtol_l.isra.0+0xce>
 800606e:	3d37      	subs	r5, #55	@ 0x37
 8006070:	e7e8      	b.n	8006044 <_strtol_l.isra.0+0xa0>
 8006072:	002b      	movs	r3, r5
 8006074:	3b61      	subs	r3, #97	@ 0x61
 8006076:	2b19      	cmp	r3, #25
 8006078:	d804      	bhi.n	8006084 <_strtol_l.isra.0+0xe0>
 800607a:	3d57      	subs	r5, #87	@ 0x57
 800607c:	e7e2      	b.n	8006044 <_strtol_l.isra.0+0xa0>
 800607e:	2201      	movs	r2, #1
 8006080:	4252      	negs	r2, r2
 8006082:	e7ed      	b.n	8006060 <_strtol_l.isra.0+0xbc>
 8006084:	1c53      	adds	r3, r2, #1
 8006086:	d108      	bne.n	800609a <_strtol_l.isra.0+0xf6>
 8006088:	2322      	movs	r3, #34	@ 0x22
 800608a:	9a03      	ldr	r2, [sp, #12]
 800608c:	9802      	ldr	r0, [sp, #8]
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	2f00      	cmp	r7, #0
 8006092:	d0b8      	beq.n	8006006 <_strtol_l.isra.0+0x62>
 8006094:	1e63      	subs	r3, r4, #1
 8006096:	9301      	str	r3, [sp, #4]
 8006098:	e007      	b.n	80060aa <_strtol_l.isra.0+0x106>
 800609a:	9b00      	ldr	r3, [sp, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d000      	beq.n	80060a2 <_strtol_l.isra.0+0xfe>
 80060a0:	4240      	negs	r0, r0
 80060a2:	2f00      	cmp	r7, #0
 80060a4:	d0af      	beq.n	8006006 <_strtol_l.isra.0+0x62>
 80060a6:	2a00      	cmp	r2, #0
 80060a8:	d1f4      	bne.n	8006094 <_strtol_l.isra.0+0xf0>
 80060aa:	9b01      	ldr	r3, [sp, #4]
 80060ac:	603b      	str	r3, [r7, #0]
 80060ae:	e7aa      	b.n	8006006 <_strtol_l.isra.0+0x62>
 80060b0:	08007071 	.word	0x08007071
 80060b4:	7fffffff 	.word	0x7fffffff

080060b8 <strtol>:
 80060b8:	b510      	push	{r4, lr}
 80060ba:	4c04      	ldr	r4, [pc, #16]	@ (80060cc <strtol+0x14>)
 80060bc:	0013      	movs	r3, r2
 80060be:	000a      	movs	r2, r1
 80060c0:	0001      	movs	r1, r0
 80060c2:	6820      	ldr	r0, [r4, #0]
 80060c4:	f7ff ff6e 	bl	8005fa4 <_strtol_l.isra.0>
 80060c8:	bd10      	pop	{r4, pc}
 80060ca:	46c0      	nop			@ (mov r8, r8)
 80060cc:	2000000c 	.word	0x2000000c

080060d0 <_strtoul_l.isra.0>:
 80060d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060d2:	001e      	movs	r6, r3
 80060d4:	4b3e      	ldr	r3, [pc, #248]	@ (80061d0 <_strtoul_l.isra.0+0x100>)
 80060d6:	0017      	movs	r7, r2
 80060d8:	000c      	movs	r4, r1
 80060da:	469c      	mov	ip, r3
 80060dc:	2208      	movs	r2, #8
 80060de:	b085      	sub	sp, #20
 80060e0:	9003      	str	r0, [sp, #12]
 80060e2:	9100      	str	r1, [sp, #0]
 80060e4:	0023      	movs	r3, r4
 80060e6:	4661      	mov	r1, ip
 80060e8:	781d      	ldrb	r5, [r3, #0]
 80060ea:	3401      	adds	r4, #1
 80060ec:	5d48      	ldrb	r0, [r1, r5]
 80060ee:	0001      	movs	r1, r0
 80060f0:	4011      	ands	r1, r2
 80060f2:	4210      	tst	r0, r2
 80060f4:	d1f6      	bne.n	80060e4 <_strtoul_l.isra.0+0x14>
 80060f6:	2d2d      	cmp	r5, #45	@ 0x2d
 80060f8:	d112      	bne.n	8006120 <_strtoul_l.isra.0+0x50>
 80060fa:	7825      	ldrb	r5, [r4, #0]
 80060fc:	1c9c      	adds	r4, r3, #2
 80060fe:	2301      	movs	r3, #1
 8006100:	9302      	str	r3, [sp, #8]
 8006102:	2210      	movs	r2, #16
 8006104:	0033      	movs	r3, r6
 8006106:	4393      	bics	r3, r2
 8006108:	d116      	bne.n	8006138 <_strtoul_l.isra.0+0x68>
 800610a:	2d30      	cmp	r5, #48	@ 0x30
 800610c:	d10e      	bne.n	800612c <_strtoul_l.isra.0+0x5c>
 800610e:	2120      	movs	r1, #32
 8006110:	7823      	ldrb	r3, [r4, #0]
 8006112:	438b      	bics	r3, r1
 8006114:	2b58      	cmp	r3, #88	@ 0x58
 8006116:	d109      	bne.n	800612c <_strtoul_l.isra.0+0x5c>
 8006118:	7865      	ldrb	r5, [r4, #1]
 800611a:	3402      	adds	r4, #2
 800611c:	2610      	movs	r6, #16
 800611e:	e00b      	b.n	8006138 <_strtoul_l.isra.0+0x68>
 8006120:	9102      	str	r1, [sp, #8]
 8006122:	2d2b      	cmp	r5, #43	@ 0x2b
 8006124:	d1ed      	bne.n	8006102 <_strtoul_l.isra.0+0x32>
 8006126:	7825      	ldrb	r5, [r4, #0]
 8006128:	1c9c      	adds	r4, r3, #2
 800612a:	e7ea      	b.n	8006102 <_strtoul_l.isra.0+0x32>
 800612c:	2e00      	cmp	r6, #0
 800612e:	d1f5      	bne.n	800611c <_strtoul_l.isra.0+0x4c>
 8006130:	360a      	adds	r6, #10
 8006132:	2d30      	cmp	r5, #48	@ 0x30
 8006134:	d100      	bne.n	8006138 <_strtoul_l.isra.0+0x68>
 8006136:	3e02      	subs	r6, #2
 8006138:	2001      	movs	r0, #1
 800613a:	0031      	movs	r1, r6
 800613c:	4240      	negs	r0, r0
 800613e:	f7fa f805 	bl	800014c <__udivsi3>
 8006142:	9001      	str	r0, [sp, #4]
 8006144:	2001      	movs	r0, #1
 8006146:	0031      	movs	r1, r6
 8006148:	4240      	negs	r0, r0
 800614a:	f7fa f885 	bl	8000258 <__aeabi_uidivmod>
 800614e:	2300      	movs	r3, #0
 8006150:	2201      	movs	r2, #1
 8006152:	0018      	movs	r0, r3
 8006154:	4694      	mov	ip, r2
 8006156:	002a      	movs	r2, r5
 8006158:	3a30      	subs	r2, #48	@ 0x30
 800615a:	2a09      	cmp	r2, #9
 800615c:	d812      	bhi.n	8006184 <_strtoul_l.isra.0+0xb4>
 800615e:	0015      	movs	r5, r2
 8006160:	42ae      	cmp	r6, r5
 8006162:	dd1e      	ble.n	80061a2 <_strtoul_l.isra.0+0xd2>
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	d00a      	beq.n	800617e <_strtoul_l.isra.0+0xae>
 8006168:	2301      	movs	r3, #1
 800616a:	9a01      	ldr	r2, [sp, #4]
 800616c:	425b      	negs	r3, r3
 800616e:	4282      	cmp	r2, r0
 8006170:	d305      	bcc.n	800617e <_strtoul_l.isra.0+0xae>
 8006172:	d101      	bne.n	8006178 <_strtoul_l.isra.0+0xa8>
 8006174:	42a9      	cmp	r1, r5
 8006176:	db11      	blt.n	800619c <_strtoul_l.isra.0+0xcc>
 8006178:	4663      	mov	r3, ip
 800617a:	4370      	muls	r0, r6
 800617c:	1828      	adds	r0, r5, r0
 800617e:	7825      	ldrb	r5, [r4, #0]
 8006180:	3401      	adds	r4, #1
 8006182:	e7e8      	b.n	8006156 <_strtoul_l.isra.0+0x86>
 8006184:	002a      	movs	r2, r5
 8006186:	3a41      	subs	r2, #65	@ 0x41
 8006188:	2a19      	cmp	r2, #25
 800618a:	d801      	bhi.n	8006190 <_strtoul_l.isra.0+0xc0>
 800618c:	3d37      	subs	r5, #55	@ 0x37
 800618e:	e7e7      	b.n	8006160 <_strtoul_l.isra.0+0x90>
 8006190:	002a      	movs	r2, r5
 8006192:	3a61      	subs	r2, #97	@ 0x61
 8006194:	2a19      	cmp	r2, #25
 8006196:	d804      	bhi.n	80061a2 <_strtoul_l.isra.0+0xd2>
 8006198:	3d57      	subs	r5, #87	@ 0x57
 800619a:	e7e1      	b.n	8006160 <_strtoul_l.isra.0+0x90>
 800619c:	2301      	movs	r3, #1
 800619e:	425b      	negs	r3, r3
 80061a0:	e7ed      	b.n	800617e <_strtoul_l.isra.0+0xae>
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	d107      	bne.n	80061b6 <_strtoul_l.isra.0+0xe6>
 80061a6:	2222      	movs	r2, #34	@ 0x22
 80061a8:	9903      	ldr	r1, [sp, #12]
 80061aa:	0018      	movs	r0, r3
 80061ac:	600a      	str	r2, [r1, #0]
 80061ae:	2f00      	cmp	r7, #0
 80061b0:	d109      	bne.n	80061c6 <_strtoul_l.isra.0+0xf6>
 80061b2:	b005      	add	sp, #20
 80061b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061b6:	9a02      	ldr	r2, [sp, #8]
 80061b8:	2a00      	cmp	r2, #0
 80061ba:	d000      	beq.n	80061be <_strtoul_l.isra.0+0xee>
 80061bc:	4240      	negs	r0, r0
 80061be:	2f00      	cmp	r7, #0
 80061c0:	d0f7      	beq.n	80061b2 <_strtoul_l.isra.0+0xe2>
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <_strtoul_l.isra.0+0xfa>
 80061c6:	1e63      	subs	r3, r4, #1
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	9b00      	ldr	r3, [sp, #0]
 80061cc:	603b      	str	r3, [r7, #0]
 80061ce:	e7f0      	b.n	80061b2 <_strtoul_l.isra.0+0xe2>
 80061d0:	08007071 	.word	0x08007071

080061d4 <strtoul>:
 80061d4:	b510      	push	{r4, lr}
 80061d6:	4c04      	ldr	r4, [pc, #16]	@ (80061e8 <strtoul+0x14>)
 80061d8:	0013      	movs	r3, r2
 80061da:	000a      	movs	r2, r1
 80061dc:	0001      	movs	r1, r0
 80061de:	6820      	ldr	r0, [r4, #0]
 80061e0:	f7ff ff76 	bl	80060d0 <_strtoul_l.isra.0>
 80061e4:	bd10      	pop	{r4, pc}
 80061e6:	46c0      	nop			@ (mov r8, r8)
 80061e8:	2000000c 	.word	0x2000000c

080061ec <_strtoull_l.isra.0>:
 80061ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061ee:	b08b      	sub	sp, #44	@ 0x2c
 80061f0:	9202      	str	r2, [sp, #8]
 80061f2:	001e      	movs	r6, r3
 80061f4:	000c      	movs	r4, r1
 80061f6:	2208      	movs	r2, #8
 80061f8:	4f4b      	ldr	r7, [pc, #300]	@ (8006328 <_strtoull_l.isra.0+0x13c>)
 80061fa:	9008      	str	r0, [sp, #32]
 80061fc:	9101      	str	r1, [sp, #4]
 80061fe:	0023      	movs	r3, r4
 8006200:	781d      	ldrb	r5, [r3, #0]
 8006202:	3401      	adds	r4, #1
 8006204:	5d78      	ldrb	r0, [r7, r5]
 8006206:	0001      	movs	r1, r0
 8006208:	4011      	ands	r1, r2
 800620a:	4210      	tst	r0, r2
 800620c:	d1f7      	bne.n	80061fe <_strtoull_l.isra.0+0x12>
 800620e:	2d2d      	cmp	r5, #45	@ 0x2d
 8006210:	d112      	bne.n	8006238 <_strtoull_l.isra.0+0x4c>
 8006212:	7825      	ldrb	r5, [r4, #0]
 8006214:	1c9c      	adds	r4, r3, #2
 8006216:	2301      	movs	r3, #1
 8006218:	9303      	str	r3, [sp, #12]
 800621a:	2210      	movs	r2, #16
 800621c:	0033      	movs	r3, r6
 800621e:	4393      	bics	r3, r2
 8006220:	d116      	bne.n	8006250 <_strtoull_l.isra.0+0x64>
 8006222:	2d30      	cmp	r5, #48	@ 0x30
 8006224:	d10e      	bne.n	8006244 <_strtoull_l.isra.0+0x58>
 8006226:	2120      	movs	r1, #32
 8006228:	7823      	ldrb	r3, [r4, #0]
 800622a:	438b      	bics	r3, r1
 800622c:	2b58      	cmp	r3, #88	@ 0x58
 800622e:	d109      	bne.n	8006244 <_strtoull_l.isra.0+0x58>
 8006230:	7865      	ldrb	r5, [r4, #1]
 8006232:	3402      	adds	r4, #2
 8006234:	2610      	movs	r6, #16
 8006236:	e00b      	b.n	8006250 <_strtoull_l.isra.0+0x64>
 8006238:	9103      	str	r1, [sp, #12]
 800623a:	2d2b      	cmp	r5, #43	@ 0x2b
 800623c:	d1ed      	bne.n	800621a <_strtoull_l.isra.0+0x2e>
 800623e:	7825      	ldrb	r5, [r4, #0]
 8006240:	1c9c      	adds	r4, r3, #2
 8006242:	e7ea      	b.n	800621a <_strtoull_l.isra.0+0x2e>
 8006244:	2e00      	cmp	r6, #0
 8006246:	d1f5      	bne.n	8006234 <_strtoull_l.isra.0+0x48>
 8006248:	360a      	adds	r6, #10
 800624a:	2d30      	cmp	r5, #48	@ 0x30
 800624c:	d100      	bne.n	8006250 <_strtoull_l.isra.0+0x64>
 800624e:	3e02      	subs	r6, #2
 8006250:	17f3      	asrs	r3, r6, #31
 8006252:	0032      	movs	r2, r6
 8006254:	2001      	movs	r0, #1
 8006256:	4240      	negs	r0, r0
 8006258:	17c1      	asrs	r1, r0, #31
 800625a:	9309      	str	r3, [sp, #36]	@ 0x24
 800625c:	f7fa f904 	bl	8000468 <__aeabi_uldivmod>
 8006260:	0032      	movs	r2, r6
 8006262:	9006      	str	r0, [sp, #24]
 8006264:	000f      	movs	r7, r1
 8006266:	17f3      	asrs	r3, r6, #31
 8006268:	2001      	movs	r0, #1
 800626a:	4240      	negs	r0, r0
 800626c:	17c1      	asrs	r1, r0, #31
 800626e:	f7fa f8fb 	bl	8000468 <__aeabi_uldivmod>
 8006272:	2300      	movs	r3, #0
 8006274:	2000      	movs	r0, #0
 8006276:	2100      	movs	r1, #0
 8006278:	9207      	str	r2, [sp, #28]
 800627a:	002a      	movs	r2, r5
 800627c:	3a30      	subs	r2, #48	@ 0x30
 800627e:	2a09      	cmp	r2, #9
 8006280:	d823      	bhi.n	80062ca <_strtoull_l.isra.0+0xde>
 8006282:	0015      	movs	r5, r2
 8006284:	42ae      	cmp	r6, r5
 8006286:	dd2f      	ble.n	80062e8 <_strtoull_l.isra.0+0xfc>
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	d01b      	beq.n	80062c4 <_strtoull_l.isra.0+0xd8>
 800628c:	42b9      	cmp	r1, r7
 800628e:	d828      	bhi.n	80062e2 <_strtoull_l.isra.0+0xf6>
 8006290:	d102      	bne.n	8006298 <_strtoull_l.isra.0+0xac>
 8006292:	9b06      	ldr	r3, [sp, #24]
 8006294:	4298      	cmp	r0, r3
 8006296:	d824      	bhi.n	80062e2 <_strtoull_l.isra.0+0xf6>
 8006298:	9b06      	ldr	r3, [sp, #24]
 800629a:	4283      	cmp	r3, r0
 800629c:	d104      	bne.n	80062a8 <_strtoull_l.isra.0+0xbc>
 800629e:	428f      	cmp	r7, r1
 80062a0:	d102      	bne.n	80062a8 <_strtoull_l.isra.0+0xbc>
 80062a2:	9b07      	ldr	r3, [sp, #28]
 80062a4:	42ab      	cmp	r3, r5
 80062a6:	db1c      	blt.n	80062e2 <_strtoull_l.isra.0+0xf6>
 80062a8:	0002      	movs	r2, r0
 80062aa:	000b      	movs	r3, r1
 80062ac:	0030      	movs	r0, r6
 80062ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80062b0:	f7fa f8fa 	bl	80004a8 <__aeabi_lmul>
 80062b4:	17eb      	asrs	r3, r5, #31
 80062b6:	9504      	str	r5, [sp, #16]
 80062b8:	9305      	str	r3, [sp, #20]
 80062ba:	9a04      	ldr	r2, [sp, #16]
 80062bc:	9b05      	ldr	r3, [sp, #20]
 80062be:	1880      	adds	r0, r0, r2
 80062c0:	4159      	adcs	r1, r3
 80062c2:	2301      	movs	r3, #1
 80062c4:	7825      	ldrb	r5, [r4, #0]
 80062c6:	3401      	adds	r4, #1
 80062c8:	e7d7      	b.n	800627a <_strtoull_l.isra.0+0x8e>
 80062ca:	002a      	movs	r2, r5
 80062cc:	3a41      	subs	r2, #65	@ 0x41
 80062ce:	2a19      	cmp	r2, #25
 80062d0:	d801      	bhi.n	80062d6 <_strtoull_l.isra.0+0xea>
 80062d2:	3d37      	subs	r5, #55	@ 0x37
 80062d4:	e7d6      	b.n	8006284 <_strtoull_l.isra.0+0x98>
 80062d6:	002a      	movs	r2, r5
 80062d8:	3a61      	subs	r2, #97	@ 0x61
 80062da:	2a19      	cmp	r2, #25
 80062dc:	d804      	bhi.n	80062e8 <_strtoull_l.isra.0+0xfc>
 80062de:	3d57      	subs	r5, #87	@ 0x57
 80062e0:	e7d0      	b.n	8006284 <_strtoull_l.isra.0+0x98>
 80062e2:	2301      	movs	r3, #1
 80062e4:	425b      	negs	r3, r3
 80062e6:	e7ed      	b.n	80062c4 <_strtoull_l.isra.0+0xd8>
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	d10a      	bne.n	8006302 <_strtoull_l.isra.0+0x116>
 80062ec:	9a08      	ldr	r2, [sp, #32]
 80062ee:	3323      	adds	r3, #35	@ 0x23
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	9b02      	ldr	r3, [sp, #8]
 80062f4:	2001      	movs	r0, #1
 80062f6:	4240      	negs	r0, r0
 80062f8:	17c1      	asrs	r1, r0, #31
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10e      	bne.n	800631c <_strtoull_l.isra.0+0x130>
 80062fe:	b00b      	add	sp, #44	@ 0x2c
 8006300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006302:	9a03      	ldr	r2, [sp, #12]
 8006304:	2a00      	cmp	r2, #0
 8006306:	d004      	beq.n	8006312 <_strtoull_l.isra.0+0x126>
 8006308:	0005      	movs	r5, r0
 800630a:	000e      	movs	r6, r1
 800630c:	2100      	movs	r1, #0
 800630e:	4268      	negs	r0, r5
 8006310:	41b1      	sbcs	r1, r6
 8006312:	9a02      	ldr	r2, [sp, #8]
 8006314:	2a00      	cmp	r2, #0
 8006316:	d0f2      	beq.n	80062fe <_strtoull_l.isra.0+0x112>
 8006318:	2b00      	cmp	r3, #0
 800631a:	d001      	beq.n	8006320 <_strtoull_l.isra.0+0x134>
 800631c:	1e63      	subs	r3, r4, #1
 800631e:	9301      	str	r3, [sp, #4]
 8006320:	9b02      	ldr	r3, [sp, #8]
 8006322:	9a01      	ldr	r2, [sp, #4]
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	e7ea      	b.n	80062fe <_strtoull_l.isra.0+0x112>
 8006328:	08007071 	.word	0x08007071

0800632c <strtoull>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4c04      	ldr	r4, [pc, #16]	@ (8006340 <strtoull+0x14>)
 8006330:	0013      	movs	r3, r2
 8006332:	000a      	movs	r2, r1
 8006334:	0001      	movs	r1, r0
 8006336:	6820      	ldr	r0, [r4, #0]
 8006338:	f7ff ff58 	bl	80061ec <_strtoull_l.isra.0>
 800633c:	bd10      	pop	{r4, pc}
 800633e:	46c0      	nop			@ (mov r8, r8)
 8006340:	2000000c 	.word	0x2000000c

08006344 <sniprintf>:
 8006344:	b40c      	push	{r2, r3}
 8006346:	b530      	push	{r4, r5, lr}
 8006348:	4b18      	ldr	r3, [pc, #96]	@ (80063ac <sniprintf+0x68>)
 800634a:	000c      	movs	r4, r1
 800634c:	681d      	ldr	r5, [r3, #0]
 800634e:	b09d      	sub	sp, #116	@ 0x74
 8006350:	2900      	cmp	r1, #0
 8006352:	da08      	bge.n	8006366 <sniprintf+0x22>
 8006354:	238b      	movs	r3, #139	@ 0x8b
 8006356:	2001      	movs	r0, #1
 8006358:	602b      	str	r3, [r5, #0]
 800635a:	4240      	negs	r0, r0
 800635c:	b01d      	add	sp, #116	@ 0x74
 800635e:	bc30      	pop	{r4, r5}
 8006360:	bc08      	pop	{r3}
 8006362:	b002      	add	sp, #8
 8006364:	4718      	bx	r3
 8006366:	2382      	movs	r3, #130	@ 0x82
 8006368:	466a      	mov	r2, sp
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	8293      	strh	r3, [r2, #20]
 800636e:	2300      	movs	r3, #0
 8006370:	9002      	str	r0, [sp, #8]
 8006372:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006374:	9006      	str	r0, [sp, #24]
 8006376:	4299      	cmp	r1, r3
 8006378:	d000      	beq.n	800637c <sniprintf+0x38>
 800637a:	1e4b      	subs	r3, r1, #1
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	9307      	str	r3, [sp, #28]
 8006380:	2301      	movs	r3, #1
 8006382:	466a      	mov	r2, sp
 8006384:	425b      	negs	r3, r3
 8006386:	82d3      	strh	r3, [r2, #22]
 8006388:	0028      	movs	r0, r5
 800638a:	ab21      	add	r3, sp, #132	@ 0x84
 800638c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800638e:	a902      	add	r1, sp, #8
 8006390:	9301      	str	r3, [sp, #4]
 8006392:	f000 fa21 	bl	80067d8 <_svfiprintf_r>
 8006396:	1c43      	adds	r3, r0, #1
 8006398:	da01      	bge.n	800639e <sniprintf+0x5a>
 800639a:	238b      	movs	r3, #139	@ 0x8b
 800639c:	602b      	str	r3, [r5, #0]
 800639e:	2c00      	cmp	r4, #0
 80063a0:	d0dc      	beq.n	800635c <sniprintf+0x18>
 80063a2:	2200      	movs	r2, #0
 80063a4:	9b02      	ldr	r3, [sp, #8]
 80063a6:	701a      	strb	r2, [r3, #0]
 80063a8:	e7d8      	b.n	800635c <sniprintf+0x18>
 80063aa:	46c0      	nop			@ (mov r8, r8)
 80063ac:	2000000c 	.word	0x2000000c

080063b0 <_vsniprintf_r>:
 80063b0:	b530      	push	{r4, r5, lr}
 80063b2:	0005      	movs	r5, r0
 80063b4:	0014      	movs	r4, r2
 80063b6:	0008      	movs	r0, r1
 80063b8:	001a      	movs	r2, r3
 80063ba:	b09b      	sub	sp, #108	@ 0x6c
 80063bc:	2c00      	cmp	r4, #0
 80063be:	da05      	bge.n	80063cc <_vsniprintf_r+0x1c>
 80063c0:	238b      	movs	r3, #139	@ 0x8b
 80063c2:	2001      	movs	r0, #1
 80063c4:	602b      	str	r3, [r5, #0]
 80063c6:	4240      	negs	r0, r0
 80063c8:	b01b      	add	sp, #108	@ 0x6c
 80063ca:	bd30      	pop	{r4, r5, pc}
 80063cc:	2382      	movs	r3, #130	@ 0x82
 80063ce:	4669      	mov	r1, sp
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	818b      	strh	r3, [r1, #12]
 80063d4:	2100      	movs	r1, #0
 80063d6:	9000      	str	r0, [sp, #0]
 80063d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80063da:	9004      	str	r0, [sp, #16]
 80063dc:	428c      	cmp	r4, r1
 80063de:	d000      	beq.n	80063e2 <_vsniprintf_r+0x32>
 80063e0:	1e61      	subs	r1, r4, #1
 80063e2:	2301      	movs	r3, #1
 80063e4:	9102      	str	r1, [sp, #8]
 80063e6:	9105      	str	r1, [sp, #20]
 80063e8:	4669      	mov	r1, sp
 80063ea:	425b      	negs	r3, r3
 80063ec:	81cb      	strh	r3, [r1, #14]
 80063ee:	0028      	movs	r0, r5
 80063f0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80063f2:	f000 f9f1 	bl	80067d8 <_svfiprintf_r>
 80063f6:	1c43      	adds	r3, r0, #1
 80063f8:	da01      	bge.n	80063fe <_vsniprintf_r+0x4e>
 80063fa:	238b      	movs	r3, #139	@ 0x8b
 80063fc:	602b      	str	r3, [r5, #0]
 80063fe:	2c00      	cmp	r4, #0
 8006400:	d0e2      	beq.n	80063c8 <_vsniprintf_r+0x18>
 8006402:	2200      	movs	r2, #0
 8006404:	9b00      	ldr	r3, [sp, #0]
 8006406:	701a      	strb	r2, [r3, #0]
 8006408:	e7de      	b.n	80063c8 <_vsniprintf_r+0x18>
	...

0800640c <vsniprintf>:
 800640c:	b513      	push	{r0, r1, r4, lr}
 800640e:	4c04      	ldr	r4, [pc, #16]	@ (8006420 <vsniprintf+0x14>)
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	0013      	movs	r3, r2
 8006414:	000a      	movs	r2, r1
 8006416:	0001      	movs	r1, r0
 8006418:	6820      	ldr	r0, [r4, #0]
 800641a:	f7ff ffc9 	bl	80063b0 <_vsniprintf_r>
 800641e:	bd16      	pop	{r1, r2, r4, pc}
 8006420:	2000000c 	.word	0x2000000c

08006424 <memmove>:
 8006424:	b510      	push	{r4, lr}
 8006426:	4288      	cmp	r0, r1
 8006428:	d902      	bls.n	8006430 <memmove+0xc>
 800642a:	188b      	adds	r3, r1, r2
 800642c:	4298      	cmp	r0, r3
 800642e:	d308      	bcc.n	8006442 <memmove+0x1e>
 8006430:	2300      	movs	r3, #0
 8006432:	429a      	cmp	r2, r3
 8006434:	d007      	beq.n	8006446 <memmove+0x22>
 8006436:	5ccc      	ldrb	r4, [r1, r3]
 8006438:	54c4      	strb	r4, [r0, r3]
 800643a:	3301      	adds	r3, #1
 800643c:	e7f9      	b.n	8006432 <memmove+0xe>
 800643e:	5c8b      	ldrb	r3, [r1, r2]
 8006440:	5483      	strb	r3, [r0, r2]
 8006442:	3a01      	subs	r2, #1
 8006444:	d2fb      	bcs.n	800643e <memmove+0x1a>
 8006446:	bd10      	pop	{r4, pc}

08006448 <memset>:
 8006448:	0003      	movs	r3, r0
 800644a:	1882      	adds	r2, r0, r2
 800644c:	4293      	cmp	r3, r2
 800644e:	d100      	bne.n	8006452 <memset+0xa>
 8006450:	4770      	bx	lr
 8006452:	7019      	strb	r1, [r3, #0]
 8006454:	3301      	adds	r3, #1
 8006456:	e7f9      	b.n	800644c <memset+0x4>

08006458 <strchr>:
 8006458:	b2c9      	uxtb	r1, r1
 800645a:	7803      	ldrb	r3, [r0, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d004      	beq.n	800646a <strchr+0x12>
 8006460:	428b      	cmp	r3, r1
 8006462:	d100      	bne.n	8006466 <strchr+0xe>
 8006464:	4770      	bx	lr
 8006466:	3001      	adds	r0, #1
 8006468:	e7f7      	b.n	800645a <strchr+0x2>
 800646a:	424b      	negs	r3, r1
 800646c:	4159      	adcs	r1, r3
 800646e:	4249      	negs	r1, r1
 8006470:	4008      	ands	r0, r1
 8006472:	e7f7      	b.n	8006464 <strchr+0xc>

08006474 <strncpy>:
 8006474:	0003      	movs	r3, r0
 8006476:	b530      	push	{r4, r5, lr}
 8006478:	001d      	movs	r5, r3
 800647a:	2a00      	cmp	r2, #0
 800647c:	d006      	beq.n	800648c <strncpy+0x18>
 800647e:	780c      	ldrb	r4, [r1, #0]
 8006480:	3a01      	subs	r2, #1
 8006482:	3301      	adds	r3, #1
 8006484:	702c      	strb	r4, [r5, #0]
 8006486:	3101      	adds	r1, #1
 8006488:	2c00      	cmp	r4, #0
 800648a:	d1f5      	bne.n	8006478 <strncpy+0x4>
 800648c:	2100      	movs	r1, #0
 800648e:	189a      	adds	r2, r3, r2
 8006490:	4293      	cmp	r3, r2
 8006492:	d100      	bne.n	8006496 <strncpy+0x22>
 8006494:	bd30      	pop	{r4, r5, pc}
 8006496:	7019      	strb	r1, [r3, #0]
 8006498:	3301      	adds	r3, #1
 800649a:	e7f9      	b.n	8006490 <strncpy+0x1c>

0800649c <strnlen>:
 800649c:	0003      	movs	r3, r0
 800649e:	1841      	adds	r1, r0, r1
 80064a0:	428b      	cmp	r3, r1
 80064a2:	d002      	beq.n	80064aa <strnlen+0xe>
 80064a4:	781a      	ldrb	r2, [r3, #0]
 80064a6:	2a00      	cmp	r2, #0
 80064a8:	d101      	bne.n	80064ae <strnlen+0x12>
 80064aa:	1a18      	subs	r0, r3, r0
 80064ac:	4770      	bx	lr
 80064ae:	3301      	adds	r3, #1
 80064b0:	e7f6      	b.n	80064a0 <strnlen+0x4>
	...

080064b4 <__errno>:
 80064b4:	4b01      	ldr	r3, [pc, #4]	@ (80064bc <__errno+0x8>)
 80064b6:	6818      	ldr	r0, [r3, #0]
 80064b8:	4770      	bx	lr
 80064ba:	46c0      	nop			@ (mov r8, r8)
 80064bc:	2000000c 	.word	0x2000000c

080064c0 <__libc_init_array>:
 80064c0:	b570      	push	{r4, r5, r6, lr}
 80064c2:	2600      	movs	r6, #0
 80064c4:	4c0c      	ldr	r4, [pc, #48]	@ (80064f8 <__libc_init_array+0x38>)
 80064c6:	4d0d      	ldr	r5, [pc, #52]	@ (80064fc <__libc_init_array+0x3c>)
 80064c8:	1b64      	subs	r4, r4, r5
 80064ca:	10a4      	asrs	r4, r4, #2
 80064cc:	42a6      	cmp	r6, r4
 80064ce:	d109      	bne.n	80064e4 <__libc_init_array+0x24>
 80064d0:	2600      	movs	r6, #0
 80064d2:	f000 fc51 	bl	8006d78 <_init>
 80064d6:	4c0a      	ldr	r4, [pc, #40]	@ (8006500 <__libc_init_array+0x40>)
 80064d8:	4d0a      	ldr	r5, [pc, #40]	@ (8006504 <__libc_init_array+0x44>)
 80064da:	1b64      	subs	r4, r4, r5
 80064dc:	10a4      	asrs	r4, r4, #2
 80064de:	42a6      	cmp	r6, r4
 80064e0:	d105      	bne.n	80064ee <__libc_init_array+0x2e>
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	00b3      	lsls	r3, r6, #2
 80064e6:	58eb      	ldr	r3, [r5, r3]
 80064e8:	4798      	blx	r3
 80064ea:	3601      	adds	r6, #1
 80064ec:	e7ee      	b.n	80064cc <__libc_init_array+0xc>
 80064ee:	00b3      	lsls	r3, r6, #2
 80064f0:	58eb      	ldr	r3, [r5, r3]
 80064f2:	4798      	blx	r3
 80064f4:	3601      	adds	r6, #1
 80064f6:	e7f2      	b.n	80064de <__libc_init_array+0x1e>
 80064f8:	0800717c 	.word	0x0800717c
 80064fc:	0800717c 	.word	0x0800717c
 8006500:	08007180 	.word	0x08007180
 8006504:	0800717c 	.word	0x0800717c

08006508 <__retarget_lock_acquire_recursive>:
 8006508:	4770      	bx	lr

0800650a <__retarget_lock_release_recursive>:
 800650a:	4770      	bx	lr

0800650c <memcpy>:
 800650c:	2300      	movs	r3, #0
 800650e:	b510      	push	{r4, lr}
 8006510:	429a      	cmp	r2, r3
 8006512:	d100      	bne.n	8006516 <memcpy+0xa>
 8006514:	bd10      	pop	{r4, pc}
 8006516:	5ccc      	ldrb	r4, [r1, r3]
 8006518:	54c4      	strb	r4, [r0, r3]
 800651a:	3301      	adds	r3, #1
 800651c:	e7f8      	b.n	8006510 <memcpy+0x4>
	...

08006520 <_free_r>:
 8006520:	b570      	push	{r4, r5, r6, lr}
 8006522:	0005      	movs	r5, r0
 8006524:	1e0c      	subs	r4, r1, #0
 8006526:	d010      	beq.n	800654a <_free_r+0x2a>
 8006528:	3c04      	subs	r4, #4
 800652a:	6823      	ldr	r3, [r4, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	da00      	bge.n	8006532 <_free_r+0x12>
 8006530:	18e4      	adds	r4, r4, r3
 8006532:	0028      	movs	r0, r5
 8006534:	f000 f8e0 	bl	80066f8 <__malloc_lock>
 8006538:	4a1d      	ldr	r2, [pc, #116]	@ (80065b0 <_free_r+0x90>)
 800653a:	6813      	ldr	r3, [r2, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d105      	bne.n	800654c <_free_r+0x2c>
 8006540:	6063      	str	r3, [r4, #4]
 8006542:	6014      	str	r4, [r2, #0]
 8006544:	0028      	movs	r0, r5
 8006546:	f000 f8df 	bl	8006708 <__malloc_unlock>
 800654a:	bd70      	pop	{r4, r5, r6, pc}
 800654c:	42a3      	cmp	r3, r4
 800654e:	d908      	bls.n	8006562 <_free_r+0x42>
 8006550:	6820      	ldr	r0, [r4, #0]
 8006552:	1821      	adds	r1, r4, r0
 8006554:	428b      	cmp	r3, r1
 8006556:	d1f3      	bne.n	8006540 <_free_r+0x20>
 8006558:	6819      	ldr	r1, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	1809      	adds	r1, r1, r0
 800655e:	6021      	str	r1, [r4, #0]
 8006560:	e7ee      	b.n	8006540 <_free_r+0x20>
 8006562:	001a      	movs	r2, r3
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <_free_r+0x4e>
 800656a:	42a3      	cmp	r3, r4
 800656c:	d9f9      	bls.n	8006562 <_free_r+0x42>
 800656e:	6811      	ldr	r1, [r2, #0]
 8006570:	1850      	adds	r0, r2, r1
 8006572:	42a0      	cmp	r0, r4
 8006574:	d10b      	bne.n	800658e <_free_r+0x6e>
 8006576:	6820      	ldr	r0, [r4, #0]
 8006578:	1809      	adds	r1, r1, r0
 800657a:	1850      	adds	r0, r2, r1
 800657c:	6011      	str	r1, [r2, #0]
 800657e:	4283      	cmp	r3, r0
 8006580:	d1e0      	bne.n	8006544 <_free_r+0x24>
 8006582:	6818      	ldr	r0, [r3, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	1841      	adds	r1, r0, r1
 8006588:	6011      	str	r1, [r2, #0]
 800658a:	6053      	str	r3, [r2, #4]
 800658c:	e7da      	b.n	8006544 <_free_r+0x24>
 800658e:	42a0      	cmp	r0, r4
 8006590:	d902      	bls.n	8006598 <_free_r+0x78>
 8006592:	230c      	movs	r3, #12
 8006594:	602b      	str	r3, [r5, #0]
 8006596:	e7d5      	b.n	8006544 <_free_r+0x24>
 8006598:	6820      	ldr	r0, [r4, #0]
 800659a:	1821      	adds	r1, r4, r0
 800659c:	428b      	cmp	r3, r1
 800659e:	d103      	bne.n	80065a8 <_free_r+0x88>
 80065a0:	6819      	ldr	r1, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	1809      	adds	r1, r1, r0
 80065a6:	6021      	str	r1, [r4, #0]
 80065a8:	6063      	str	r3, [r4, #4]
 80065aa:	6054      	str	r4, [r2, #4]
 80065ac:	e7ca      	b.n	8006544 <_free_r+0x24>
 80065ae:	46c0      	nop			@ (mov r8, r8)
 80065b0:	20000568 	.word	0x20000568

080065b4 <sbrk_aligned>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	4e0f      	ldr	r6, [pc, #60]	@ (80065f4 <sbrk_aligned+0x40>)
 80065b8:	000d      	movs	r5, r1
 80065ba:	6831      	ldr	r1, [r6, #0]
 80065bc:	0004      	movs	r4, r0
 80065be:	2900      	cmp	r1, #0
 80065c0:	d102      	bne.n	80065c8 <sbrk_aligned+0x14>
 80065c2:	f000 fb83 	bl	8006ccc <_sbrk_r>
 80065c6:	6030      	str	r0, [r6, #0]
 80065c8:	0029      	movs	r1, r5
 80065ca:	0020      	movs	r0, r4
 80065cc:	f000 fb7e 	bl	8006ccc <_sbrk_r>
 80065d0:	1c43      	adds	r3, r0, #1
 80065d2:	d103      	bne.n	80065dc <sbrk_aligned+0x28>
 80065d4:	2501      	movs	r5, #1
 80065d6:	426d      	negs	r5, r5
 80065d8:	0028      	movs	r0, r5
 80065da:	bd70      	pop	{r4, r5, r6, pc}
 80065dc:	2303      	movs	r3, #3
 80065de:	1cc5      	adds	r5, r0, #3
 80065e0:	439d      	bics	r5, r3
 80065e2:	42a8      	cmp	r0, r5
 80065e4:	d0f8      	beq.n	80065d8 <sbrk_aligned+0x24>
 80065e6:	1a29      	subs	r1, r5, r0
 80065e8:	0020      	movs	r0, r4
 80065ea:	f000 fb6f 	bl	8006ccc <_sbrk_r>
 80065ee:	3001      	adds	r0, #1
 80065f0:	d1f2      	bne.n	80065d8 <sbrk_aligned+0x24>
 80065f2:	e7ef      	b.n	80065d4 <sbrk_aligned+0x20>
 80065f4:	20000564 	.word	0x20000564

080065f8 <_malloc_r>:
 80065f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065fa:	2203      	movs	r2, #3
 80065fc:	1ccb      	adds	r3, r1, #3
 80065fe:	4393      	bics	r3, r2
 8006600:	3308      	adds	r3, #8
 8006602:	0005      	movs	r5, r0
 8006604:	001f      	movs	r7, r3
 8006606:	2b0c      	cmp	r3, #12
 8006608:	d234      	bcs.n	8006674 <_malloc_r+0x7c>
 800660a:	270c      	movs	r7, #12
 800660c:	42b9      	cmp	r1, r7
 800660e:	d833      	bhi.n	8006678 <_malloc_r+0x80>
 8006610:	0028      	movs	r0, r5
 8006612:	f000 f871 	bl	80066f8 <__malloc_lock>
 8006616:	4e37      	ldr	r6, [pc, #220]	@ (80066f4 <_malloc_r+0xfc>)
 8006618:	6833      	ldr	r3, [r6, #0]
 800661a:	001c      	movs	r4, r3
 800661c:	2c00      	cmp	r4, #0
 800661e:	d12f      	bne.n	8006680 <_malloc_r+0x88>
 8006620:	0039      	movs	r1, r7
 8006622:	0028      	movs	r0, r5
 8006624:	f7ff ffc6 	bl	80065b4 <sbrk_aligned>
 8006628:	0004      	movs	r4, r0
 800662a:	1c43      	adds	r3, r0, #1
 800662c:	d15f      	bne.n	80066ee <_malloc_r+0xf6>
 800662e:	6834      	ldr	r4, [r6, #0]
 8006630:	9400      	str	r4, [sp, #0]
 8006632:	9b00      	ldr	r3, [sp, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d14a      	bne.n	80066ce <_malloc_r+0xd6>
 8006638:	2c00      	cmp	r4, #0
 800663a:	d052      	beq.n	80066e2 <_malloc_r+0xea>
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	0028      	movs	r0, r5
 8006640:	18e3      	adds	r3, r4, r3
 8006642:	9900      	ldr	r1, [sp, #0]
 8006644:	9301      	str	r3, [sp, #4]
 8006646:	f000 fb41 	bl	8006ccc <_sbrk_r>
 800664a:	9b01      	ldr	r3, [sp, #4]
 800664c:	4283      	cmp	r3, r0
 800664e:	d148      	bne.n	80066e2 <_malloc_r+0xea>
 8006650:	6823      	ldr	r3, [r4, #0]
 8006652:	0028      	movs	r0, r5
 8006654:	1aff      	subs	r7, r7, r3
 8006656:	0039      	movs	r1, r7
 8006658:	f7ff ffac 	bl	80065b4 <sbrk_aligned>
 800665c:	3001      	adds	r0, #1
 800665e:	d040      	beq.n	80066e2 <_malloc_r+0xea>
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	19db      	adds	r3, r3, r7
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	6833      	ldr	r3, [r6, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	2a00      	cmp	r2, #0
 800666c:	d133      	bne.n	80066d6 <_malloc_r+0xde>
 800666e:	9b00      	ldr	r3, [sp, #0]
 8006670:	6033      	str	r3, [r6, #0]
 8006672:	e019      	b.n	80066a8 <_malloc_r+0xb0>
 8006674:	2b00      	cmp	r3, #0
 8006676:	dac9      	bge.n	800660c <_malloc_r+0x14>
 8006678:	230c      	movs	r3, #12
 800667a:	602b      	str	r3, [r5, #0]
 800667c:	2000      	movs	r0, #0
 800667e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006680:	6821      	ldr	r1, [r4, #0]
 8006682:	1bc9      	subs	r1, r1, r7
 8006684:	d420      	bmi.n	80066c8 <_malloc_r+0xd0>
 8006686:	290b      	cmp	r1, #11
 8006688:	d90a      	bls.n	80066a0 <_malloc_r+0xa8>
 800668a:	19e2      	adds	r2, r4, r7
 800668c:	6027      	str	r7, [r4, #0]
 800668e:	42a3      	cmp	r3, r4
 8006690:	d104      	bne.n	800669c <_malloc_r+0xa4>
 8006692:	6032      	str	r2, [r6, #0]
 8006694:	6863      	ldr	r3, [r4, #4]
 8006696:	6011      	str	r1, [r2, #0]
 8006698:	6053      	str	r3, [r2, #4]
 800669a:	e005      	b.n	80066a8 <_malloc_r+0xb0>
 800669c:	605a      	str	r2, [r3, #4]
 800669e:	e7f9      	b.n	8006694 <_malloc_r+0x9c>
 80066a0:	6862      	ldr	r2, [r4, #4]
 80066a2:	42a3      	cmp	r3, r4
 80066a4:	d10e      	bne.n	80066c4 <_malloc_r+0xcc>
 80066a6:	6032      	str	r2, [r6, #0]
 80066a8:	0028      	movs	r0, r5
 80066aa:	f000 f82d 	bl	8006708 <__malloc_unlock>
 80066ae:	0020      	movs	r0, r4
 80066b0:	2207      	movs	r2, #7
 80066b2:	300b      	adds	r0, #11
 80066b4:	1d23      	adds	r3, r4, #4
 80066b6:	4390      	bics	r0, r2
 80066b8:	1ac2      	subs	r2, r0, r3
 80066ba:	4298      	cmp	r0, r3
 80066bc:	d0df      	beq.n	800667e <_malloc_r+0x86>
 80066be:	1a1b      	subs	r3, r3, r0
 80066c0:	50a3      	str	r3, [r4, r2]
 80066c2:	e7dc      	b.n	800667e <_malloc_r+0x86>
 80066c4:	605a      	str	r2, [r3, #4]
 80066c6:	e7ef      	b.n	80066a8 <_malloc_r+0xb0>
 80066c8:	0023      	movs	r3, r4
 80066ca:	6864      	ldr	r4, [r4, #4]
 80066cc:	e7a6      	b.n	800661c <_malloc_r+0x24>
 80066ce:	9c00      	ldr	r4, [sp, #0]
 80066d0:	6863      	ldr	r3, [r4, #4]
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	e7ad      	b.n	8006632 <_malloc_r+0x3a>
 80066d6:	001a      	movs	r2, r3
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	42a3      	cmp	r3, r4
 80066dc:	d1fb      	bne.n	80066d6 <_malloc_r+0xde>
 80066de:	2300      	movs	r3, #0
 80066e0:	e7da      	b.n	8006698 <_malloc_r+0xa0>
 80066e2:	230c      	movs	r3, #12
 80066e4:	0028      	movs	r0, r5
 80066e6:	602b      	str	r3, [r5, #0]
 80066e8:	f000 f80e 	bl	8006708 <__malloc_unlock>
 80066ec:	e7c6      	b.n	800667c <_malloc_r+0x84>
 80066ee:	6007      	str	r7, [r0, #0]
 80066f0:	e7da      	b.n	80066a8 <_malloc_r+0xb0>
 80066f2:	46c0      	nop			@ (mov r8, r8)
 80066f4:	20000568 	.word	0x20000568

080066f8 <__malloc_lock>:
 80066f8:	b510      	push	{r4, lr}
 80066fa:	4802      	ldr	r0, [pc, #8]	@ (8006704 <__malloc_lock+0xc>)
 80066fc:	f7ff ff04 	bl	8006508 <__retarget_lock_acquire_recursive>
 8006700:	bd10      	pop	{r4, pc}
 8006702:	46c0      	nop			@ (mov r8, r8)
 8006704:	20000560 	.word	0x20000560

08006708 <__malloc_unlock>:
 8006708:	b510      	push	{r4, lr}
 800670a:	4802      	ldr	r0, [pc, #8]	@ (8006714 <__malloc_unlock+0xc>)
 800670c:	f7ff fefd 	bl	800650a <__retarget_lock_release_recursive>
 8006710:	bd10      	pop	{r4, pc}
 8006712:	46c0      	nop			@ (mov r8, r8)
 8006714:	20000560 	.word	0x20000560

08006718 <__ssputs_r>:
 8006718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800671a:	688e      	ldr	r6, [r1, #8]
 800671c:	b085      	sub	sp, #20
 800671e:	001f      	movs	r7, r3
 8006720:	000c      	movs	r4, r1
 8006722:	680b      	ldr	r3, [r1, #0]
 8006724:	9002      	str	r0, [sp, #8]
 8006726:	9203      	str	r2, [sp, #12]
 8006728:	42be      	cmp	r6, r7
 800672a:	d830      	bhi.n	800678e <__ssputs_r+0x76>
 800672c:	210c      	movs	r1, #12
 800672e:	5e62      	ldrsh	r2, [r4, r1]
 8006730:	2190      	movs	r1, #144	@ 0x90
 8006732:	00c9      	lsls	r1, r1, #3
 8006734:	420a      	tst	r2, r1
 8006736:	d028      	beq.n	800678a <__ssputs_r+0x72>
 8006738:	2003      	movs	r0, #3
 800673a:	6921      	ldr	r1, [r4, #16]
 800673c:	1a5b      	subs	r3, r3, r1
 800673e:	9301      	str	r3, [sp, #4]
 8006740:	6963      	ldr	r3, [r4, #20]
 8006742:	4343      	muls	r3, r0
 8006744:	9801      	ldr	r0, [sp, #4]
 8006746:	0fdd      	lsrs	r5, r3, #31
 8006748:	18ed      	adds	r5, r5, r3
 800674a:	1c7b      	adds	r3, r7, #1
 800674c:	181b      	adds	r3, r3, r0
 800674e:	106d      	asrs	r5, r5, #1
 8006750:	42ab      	cmp	r3, r5
 8006752:	d900      	bls.n	8006756 <__ssputs_r+0x3e>
 8006754:	001d      	movs	r5, r3
 8006756:	0552      	lsls	r2, r2, #21
 8006758:	d528      	bpl.n	80067ac <__ssputs_r+0x94>
 800675a:	0029      	movs	r1, r5
 800675c:	9802      	ldr	r0, [sp, #8]
 800675e:	f7ff ff4b 	bl	80065f8 <_malloc_r>
 8006762:	1e06      	subs	r6, r0, #0
 8006764:	d02c      	beq.n	80067c0 <__ssputs_r+0xa8>
 8006766:	9a01      	ldr	r2, [sp, #4]
 8006768:	6921      	ldr	r1, [r4, #16]
 800676a:	f7ff fecf 	bl	800650c <memcpy>
 800676e:	89a2      	ldrh	r2, [r4, #12]
 8006770:	4b18      	ldr	r3, [pc, #96]	@ (80067d4 <__ssputs_r+0xbc>)
 8006772:	401a      	ands	r2, r3
 8006774:	2380      	movs	r3, #128	@ 0x80
 8006776:	4313      	orrs	r3, r2
 8006778:	81a3      	strh	r3, [r4, #12]
 800677a:	9b01      	ldr	r3, [sp, #4]
 800677c:	6126      	str	r6, [r4, #16]
 800677e:	18f6      	adds	r6, r6, r3
 8006780:	6026      	str	r6, [r4, #0]
 8006782:	003e      	movs	r6, r7
 8006784:	6165      	str	r5, [r4, #20]
 8006786:	1aed      	subs	r5, r5, r3
 8006788:	60a5      	str	r5, [r4, #8]
 800678a:	42be      	cmp	r6, r7
 800678c:	d900      	bls.n	8006790 <__ssputs_r+0x78>
 800678e:	003e      	movs	r6, r7
 8006790:	0032      	movs	r2, r6
 8006792:	9903      	ldr	r1, [sp, #12]
 8006794:	6820      	ldr	r0, [r4, #0]
 8006796:	f7ff fe45 	bl	8006424 <memmove>
 800679a:	2000      	movs	r0, #0
 800679c:	68a3      	ldr	r3, [r4, #8]
 800679e:	1b9b      	subs	r3, r3, r6
 80067a0:	60a3      	str	r3, [r4, #8]
 80067a2:	6823      	ldr	r3, [r4, #0]
 80067a4:	199b      	adds	r3, r3, r6
 80067a6:	6023      	str	r3, [r4, #0]
 80067a8:	b005      	add	sp, #20
 80067aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067ac:	002a      	movs	r2, r5
 80067ae:	9802      	ldr	r0, [sp, #8]
 80067b0:	f000 faa9 	bl	8006d06 <_realloc_r>
 80067b4:	1e06      	subs	r6, r0, #0
 80067b6:	d1e0      	bne.n	800677a <__ssputs_r+0x62>
 80067b8:	6921      	ldr	r1, [r4, #16]
 80067ba:	9802      	ldr	r0, [sp, #8]
 80067bc:	f7ff feb0 	bl	8006520 <_free_r>
 80067c0:	230c      	movs	r3, #12
 80067c2:	2001      	movs	r0, #1
 80067c4:	9a02      	ldr	r2, [sp, #8]
 80067c6:	4240      	negs	r0, r0
 80067c8:	6013      	str	r3, [r2, #0]
 80067ca:	89a2      	ldrh	r2, [r4, #12]
 80067cc:	3334      	adds	r3, #52	@ 0x34
 80067ce:	4313      	orrs	r3, r2
 80067d0:	81a3      	strh	r3, [r4, #12]
 80067d2:	e7e9      	b.n	80067a8 <__ssputs_r+0x90>
 80067d4:	fffffb7f 	.word	0xfffffb7f

080067d8 <_svfiprintf_r>:
 80067d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067da:	b0a1      	sub	sp, #132	@ 0x84
 80067dc:	9003      	str	r0, [sp, #12]
 80067de:	001d      	movs	r5, r3
 80067e0:	898b      	ldrh	r3, [r1, #12]
 80067e2:	000f      	movs	r7, r1
 80067e4:	0016      	movs	r6, r2
 80067e6:	061b      	lsls	r3, r3, #24
 80067e8:	d511      	bpl.n	800680e <_svfiprintf_r+0x36>
 80067ea:	690b      	ldr	r3, [r1, #16]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10e      	bne.n	800680e <_svfiprintf_r+0x36>
 80067f0:	2140      	movs	r1, #64	@ 0x40
 80067f2:	f7ff ff01 	bl	80065f8 <_malloc_r>
 80067f6:	6038      	str	r0, [r7, #0]
 80067f8:	6138      	str	r0, [r7, #16]
 80067fa:	2800      	cmp	r0, #0
 80067fc:	d105      	bne.n	800680a <_svfiprintf_r+0x32>
 80067fe:	230c      	movs	r3, #12
 8006800:	9a03      	ldr	r2, [sp, #12]
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	2001      	movs	r0, #1
 8006806:	4240      	negs	r0, r0
 8006808:	e0cf      	b.n	80069aa <_svfiprintf_r+0x1d2>
 800680a:	2340      	movs	r3, #64	@ 0x40
 800680c:	617b      	str	r3, [r7, #20]
 800680e:	2300      	movs	r3, #0
 8006810:	ac08      	add	r4, sp, #32
 8006812:	6163      	str	r3, [r4, #20]
 8006814:	3320      	adds	r3, #32
 8006816:	7663      	strb	r3, [r4, #25]
 8006818:	3310      	adds	r3, #16
 800681a:	76a3      	strb	r3, [r4, #26]
 800681c:	9507      	str	r5, [sp, #28]
 800681e:	0035      	movs	r5, r6
 8006820:	782b      	ldrb	r3, [r5, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d001      	beq.n	800682a <_svfiprintf_r+0x52>
 8006826:	2b25      	cmp	r3, #37	@ 0x25
 8006828:	d148      	bne.n	80068bc <_svfiprintf_r+0xe4>
 800682a:	1bab      	subs	r3, r5, r6
 800682c:	9305      	str	r3, [sp, #20]
 800682e:	42b5      	cmp	r5, r6
 8006830:	d00b      	beq.n	800684a <_svfiprintf_r+0x72>
 8006832:	0032      	movs	r2, r6
 8006834:	0039      	movs	r1, r7
 8006836:	9803      	ldr	r0, [sp, #12]
 8006838:	f7ff ff6e 	bl	8006718 <__ssputs_r>
 800683c:	3001      	adds	r0, #1
 800683e:	d100      	bne.n	8006842 <_svfiprintf_r+0x6a>
 8006840:	e0ae      	b.n	80069a0 <_svfiprintf_r+0x1c8>
 8006842:	6963      	ldr	r3, [r4, #20]
 8006844:	9a05      	ldr	r2, [sp, #20]
 8006846:	189b      	adds	r3, r3, r2
 8006848:	6163      	str	r3, [r4, #20]
 800684a:	782b      	ldrb	r3, [r5, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d100      	bne.n	8006852 <_svfiprintf_r+0x7a>
 8006850:	e0a6      	b.n	80069a0 <_svfiprintf_r+0x1c8>
 8006852:	2201      	movs	r2, #1
 8006854:	2300      	movs	r3, #0
 8006856:	4252      	negs	r2, r2
 8006858:	6062      	str	r2, [r4, #4]
 800685a:	a904      	add	r1, sp, #16
 800685c:	3254      	adds	r2, #84	@ 0x54
 800685e:	1852      	adds	r2, r2, r1
 8006860:	1c6e      	adds	r6, r5, #1
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	60e3      	str	r3, [r4, #12]
 8006866:	60a3      	str	r3, [r4, #8]
 8006868:	7013      	strb	r3, [r2, #0]
 800686a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800686c:	4b54      	ldr	r3, [pc, #336]	@ (80069c0 <_svfiprintf_r+0x1e8>)
 800686e:	2205      	movs	r2, #5
 8006870:	0018      	movs	r0, r3
 8006872:	7831      	ldrb	r1, [r6, #0]
 8006874:	9305      	str	r3, [sp, #20]
 8006876:	f000 fa3b 	bl	8006cf0 <memchr>
 800687a:	1c75      	adds	r5, r6, #1
 800687c:	2800      	cmp	r0, #0
 800687e:	d11f      	bne.n	80068c0 <_svfiprintf_r+0xe8>
 8006880:	6822      	ldr	r2, [r4, #0]
 8006882:	06d3      	lsls	r3, r2, #27
 8006884:	d504      	bpl.n	8006890 <_svfiprintf_r+0xb8>
 8006886:	2353      	movs	r3, #83	@ 0x53
 8006888:	a904      	add	r1, sp, #16
 800688a:	185b      	adds	r3, r3, r1
 800688c:	2120      	movs	r1, #32
 800688e:	7019      	strb	r1, [r3, #0]
 8006890:	0713      	lsls	r3, r2, #28
 8006892:	d504      	bpl.n	800689e <_svfiprintf_r+0xc6>
 8006894:	2353      	movs	r3, #83	@ 0x53
 8006896:	a904      	add	r1, sp, #16
 8006898:	185b      	adds	r3, r3, r1
 800689a:	212b      	movs	r1, #43	@ 0x2b
 800689c:	7019      	strb	r1, [r3, #0]
 800689e:	7833      	ldrb	r3, [r6, #0]
 80068a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80068a2:	d016      	beq.n	80068d2 <_svfiprintf_r+0xfa>
 80068a4:	0035      	movs	r5, r6
 80068a6:	2100      	movs	r1, #0
 80068a8:	200a      	movs	r0, #10
 80068aa:	68e3      	ldr	r3, [r4, #12]
 80068ac:	782a      	ldrb	r2, [r5, #0]
 80068ae:	1c6e      	adds	r6, r5, #1
 80068b0:	3a30      	subs	r2, #48	@ 0x30
 80068b2:	2a09      	cmp	r2, #9
 80068b4:	d950      	bls.n	8006958 <_svfiprintf_r+0x180>
 80068b6:	2900      	cmp	r1, #0
 80068b8:	d111      	bne.n	80068de <_svfiprintf_r+0x106>
 80068ba:	e017      	b.n	80068ec <_svfiprintf_r+0x114>
 80068bc:	3501      	adds	r5, #1
 80068be:	e7af      	b.n	8006820 <_svfiprintf_r+0x48>
 80068c0:	9b05      	ldr	r3, [sp, #20]
 80068c2:	6822      	ldr	r2, [r4, #0]
 80068c4:	1ac0      	subs	r0, r0, r3
 80068c6:	2301      	movs	r3, #1
 80068c8:	4083      	lsls	r3, r0
 80068ca:	4313      	orrs	r3, r2
 80068cc:	002e      	movs	r6, r5
 80068ce:	6023      	str	r3, [r4, #0]
 80068d0:	e7cc      	b.n	800686c <_svfiprintf_r+0x94>
 80068d2:	9b07      	ldr	r3, [sp, #28]
 80068d4:	1d19      	adds	r1, r3, #4
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	9107      	str	r1, [sp, #28]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	db01      	blt.n	80068e2 <_svfiprintf_r+0x10a>
 80068de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068e0:	e004      	b.n	80068ec <_svfiprintf_r+0x114>
 80068e2:	425b      	negs	r3, r3
 80068e4:	60e3      	str	r3, [r4, #12]
 80068e6:	2302      	movs	r3, #2
 80068e8:	4313      	orrs	r3, r2
 80068ea:	6023      	str	r3, [r4, #0]
 80068ec:	782b      	ldrb	r3, [r5, #0]
 80068ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80068f0:	d10c      	bne.n	800690c <_svfiprintf_r+0x134>
 80068f2:	786b      	ldrb	r3, [r5, #1]
 80068f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068f6:	d134      	bne.n	8006962 <_svfiprintf_r+0x18a>
 80068f8:	9b07      	ldr	r3, [sp, #28]
 80068fa:	3502      	adds	r5, #2
 80068fc:	1d1a      	adds	r2, r3, #4
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	9207      	str	r2, [sp, #28]
 8006902:	2b00      	cmp	r3, #0
 8006904:	da01      	bge.n	800690a <_svfiprintf_r+0x132>
 8006906:	2301      	movs	r3, #1
 8006908:	425b      	negs	r3, r3
 800690a:	9309      	str	r3, [sp, #36]	@ 0x24
 800690c:	4e2d      	ldr	r6, [pc, #180]	@ (80069c4 <_svfiprintf_r+0x1ec>)
 800690e:	2203      	movs	r2, #3
 8006910:	0030      	movs	r0, r6
 8006912:	7829      	ldrb	r1, [r5, #0]
 8006914:	f000 f9ec 	bl	8006cf0 <memchr>
 8006918:	2800      	cmp	r0, #0
 800691a:	d006      	beq.n	800692a <_svfiprintf_r+0x152>
 800691c:	2340      	movs	r3, #64	@ 0x40
 800691e:	1b80      	subs	r0, r0, r6
 8006920:	4083      	lsls	r3, r0
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	3501      	adds	r5, #1
 8006926:	4313      	orrs	r3, r2
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	7829      	ldrb	r1, [r5, #0]
 800692c:	2206      	movs	r2, #6
 800692e:	4826      	ldr	r0, [pc, #152]	@ (80069c8 <_svfiprintf_r+0x1f0>)
 8006930:	1c6e      	adds	r6, r5, #1
 8006932:	7621      	strb	r1, [r4, #24]
 8006934:	f000 f9dc 	bl	8006cf0 <memchr>
 8006938:	2800      	cmp	r0, #0
 800693a:	d038      	beq.n	80069ae <_svfiprintf_r+0x1d6>
 800693c:	4b23      	ldr	r3, [pc, #140]	@ (80069cc <_svfiprintf_r+0x1f4>)
 800693e:	2b00      	cmp	r3, #0
 8006940:	d122      	bne.n	8006988 <_svfiprintf_r+0x1b0>
 8006942:	2207      	movs	r2, #7
 8006944:	9b07      	ldr	r3, [sp, #28]
 8006946:	3307      	adds	r3, #7
 8006948:	4393      	bics	r3, r2
 800694a:	3308      	adds	r3, #8
 800694c:	9307      	str	r3, [sp, #28]
 800694e:	6963      	ldr	r3, [r4, #20]
 8006950:	9a04      	ldr	r2, [sp, #16]
 8006952:	189b      	adds	r3, r3, r2
 8006954:	6163      	str	r3, [r4, #20]
 8006956:	e762      	b.n	800681e <_svfiprintf_r+0x46>
 8006958:	4343      	muls	r3, r0
 800695a:	0035      	movs	r5, r6
 800695c:	2101      	movs	r1, #1
 800695e:	189b      	adds	r3, r3, r2
 8006960:	e7a4      	b.n	80068ac <_svfiprintf_r+0xd4>
 8006962:	2300      	movs	r3, #0
 8006964:	200a      	movs	r0, #10
 8006966:	0019      	movs	r1, r3
 8006968:	3501      	adds	r5, #1
 800696a:	6063      	str	r3, [r4, #4]
 800696c:	782a      	ldrb	r2, [r5, #0]
 800696e:	1c6e      	adds	r6, r5, #1
 8006970:	3a30      	subs	r2, #48	@ 0x30
 8006972:	2a09      	cmp	r2, #9
 8006974:	d903      	bls.n	800697e <_svfiprintf_r+0x1a6>
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0c8      	beq.n	800690c <_svfiprintf_r+0x134>
 800697a:	9109      	str	r1, [sp, #36]	@ 0x24
 800697c:	e7c6      	b.n	800690c <_svfiprintf_r+0x134>
 800697e:	4341      	muls	r1, r0
 8006980:	0035      	movs	r5, r6
 8006982:	2301      	movs	r3, #1
 8006984:	1889      	adds	r1, r1, r2
 8006986:	e7f1      	b.n	800696c <_svfiprintf_r+0x194>
 8006988:	aa07      	add	r2, sp, #28
 800698a:	9200      	str	r2, [sp, #0]
 800698c:	0021      	movs	r1, r4
 800698e:	003a      	movs	r2, r7
 8006990:	4b0f      	ldr	r3, [pc, #60]	@ (80069d0 <_svfiprintf_r+0x1f8>)
 8006992:	9803      	ldr	r0, [sp, #12]
 8006994:	e000      	b.n	8006998 <_svfiprintf_r+0x1c0>
 8006996:	bf00      	nop
 8006998:	9004      	str	r0, [sp, #16]
 800699a:	9b04      	ldr	r3, [sp, #16]
 800699c:	3301      	adds	r3, #1
 800699e:	d1d6      	bne.n	800694e <_svfiprintf_r+0x176>
 80069a0:	89bb      	ldrh	r3, [r7, #12]
 80069a2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80069a4:	065b      	lsls	r3, r3, #25
 80069a6:	d500      	bpl.n	80069aa <_svfiprintf_r+0x1d2>
 80069a8:	e72c      	b.n	8006804 <_svfiprintf_r+0x2c>
 80069aa:	b021      	add	sp, #132	@ 0x84
 80069ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ae:	aa07      	add	r2, sp, #28
 80069b0:	9200      	str	r2, [sp, #0]
 80069b2:	0021      	movs	r1, r4
 80069b4:	003a      	movs	r2, r7
 80069b6:	4b06      	ldr	r3, [pc, #24]	@ (80069d0 <_svfiprintf_r+0x1f8>)
 80069b8:	9803      	ldr	r0, [sp, #12]
 80069ba:	f000 f87b 	bl	8006ab4 <_printf_i>
 80069be:	e7eb      	b.n	8006998 <_svfiprintf_r+0x1c0>
 80069c0:	08006f81 	.word	0x08006f81
 80069c4:	08006f87 	.word	0x08006f87
 80069c8:	08006f8b 	.word	0x08006f8b
 80069cc:	00000000 	.word	0x00000000
 80069d0:	08006719 	.word	0x08006719

080069d4 <_printf_common>:
 80069d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069d6:	0016      	movs	r6, r2
 80069d8:	9301      	str	r3, [sp, #4]
 80069da:	688a      	ldr	r2, [r1, #8]
 80069dc:	690b      	ldr	r3, [r1, #16]
 80069de:	000c      	movs	r4, r1
 80069e0:	9000      	str	r0, [sp, #0]
 80069e2:	4293      	cmp	r3, r2
 80069e4:	da00      	bge.n	80069e8 <_printf_common+0x14>
 80069e6:	0013      	movs	r3, r2
 80069e8:	0022      	movs	r2, r4
 80069ea:	6033      	str	r3, [r6, #0]
 80069ec:	3243      	adds	r2, #67	@ 0x43
 80069ee:	7812      	ldrb	r2, [r2, #0]
 80069f0:	2a00      	cmp	r2, #0
 80069f2:	d001      	beq.n	80069f8 <_printf_common+0x24>
 80069f4:	3301      	adds	r3, #1
 80069f6:	6033      	str	r3, [r6, #0]
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	069b      	lsls	r3, r3, #26
 80069fc:	d502      	bpl.n	8006a04 <_printf_common+0x30>
 80069fe:	6833      	ldr	r3, [r6, #0]
 8006a00:	3302      	adds	r3, #2
 8006a02:	6033      	str	r3, [r6, #0]
 8006a04:	6822      	ldr	r2, [r4, #0]
 8006a06:	2306      	movs	r3, #6
 8006a08:	0015      	movs	r5, r2
 8006a0a:	401d      	ands	r5, r3
 8006a0c:	421a      	tst	r2, r3
 8006a0e:	d027      	beq.n	8006a60 <_printf_common+0x8c>
 8006a10:	0023      	movs	r3, r4
 8006a12:	3343      	adds	r3, #67	@ 0x43
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	1e5a      	subs	r2, r3, #1
 8006a18:	4193      	sbcs	r3, r2
 8006a1a:	6822      	ldr	r2, [r4, #0]
 8006a1c:	0692      	lsls	r2, r2, #26
 8006a1e:	d430      	bmi.n	8006a82 <_printf_common+0xae>
 8006a20:	0022      	movs	r2, r4
 8006a22:	9901      	ldr	r1, [sp, #4]
 8006a24:	9800      	ldr	r0, [sp, #0]
 8006a26:	9d08      	ldr	r5, [sp, #32]
 8006a28:	3243      	adds	r2, #67	@ 0x43
 8006a2a:	47a8      	blx	r5
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d025      	beq.n	8006a7c <_printf_common+0xa8>
 8006a30:	2206      	movs	r2, #6
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	2500      	movs	r5, #0
 8006a36:	4013      	ands	r3, r2
 8006a38:	2b04      	cmp	r3, #4
 8006a3a:	d105      	bne.n	8006a48 <_printf_common+0x74>
 8006a3c:	6833      	ldr	r3, [r6, #0]
 8006a3e:	68e5      	ldr	r5, [r4, #12]
 8006a40:	1aed      	subs	r5, r5, r3
 8006a42:	43eb      	mvns	r3, r5
 8006a44:	17db      	asrs	r3, r3, #31
 8006a46:	401d      	ands	r5, r3
 8006a48:	68a3      	ldr	r3, [r4, #8]
 8006a4a:	6922      	ldr	r2, [r4, #16]
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	dd01      	ble.n	8006a54 <_printf_common+0x80>
 8006a50:	1a9b      	subs	r3, r3, r2
 8006a52:	18ed      	adds	r5, r5, r3
 8006a54:	2600      	movs	r6, #0
 8006a56:	42b5      	cmp	r5, r6
 8006a58:	d120      	bne.n	8006a9c <_printf_common+0xc8>
 8006a5a:	2000      	movs	r0, #0
 8006a5c:	e010      	b.n	8006a80 <_printf_common+0xac>
 8006a5e:	3501      	adds	r5, #1
 8006a60:	68e3      	ldr	r3, [r4, #12]
 8006a62:	6832      	ldr	r2, [r6, #0]
 8006a64:	1a9b      	subs	r3, r3, r2
 8006a66:	42ab      	cmp	r3, r5
 8006a68:	ddd2      	ble.n	8006a10 <_printf_common+0x3c>
 8006a6a:	0022      	movs	r2, r4
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	9901      	ldr	r1, [sp, #4]
 8006a70:	9800      	ldr	r0, [sp, #0]
 8006a72:	9f08      	ldr	r7, [sp, #32]
 8006a74:	3219      	adds	r2, #25
 8006a76:	47b8      	blx	r7
 8006a78:	3001      	adds	r0, #1
 8006a7a:	d1f0      	bne.n	8006a5e <_printf_common+0x8a>
 8006a7c:	2001      	movs	r0, #1
 8006a7e:	4240      	negs	r0, r0
 8006a80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a82:	2030      	movs	r0, #48	@ 0x30
 8006a84:	18e1      	adds	r1, r4, r3
 8006a86:	3143      	adds	r1, #67	@ 0x43
 8006a88:	7008      	strb	r0, [r1, #0]
 8006a8a:	0021      	movs	r1, r4
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	3145      	adds	r1, #69	@ 0x45
 8006a90:	7809      	ldrb	r1, [r1, #0]
 8006a92:	18a2      	adds	r2, r4, r2
 8006a94:	3243      	adds	r2, #67	@ 0x43
 8006a96:	3302      	adds	r3, #2
 8006a98:	7011      	strb	r1, [r2, #0]
 8006a9a:	e7c1      	b.n	8006a20 <_printf_common+0x4c>
 8006a9c:	0022      	movs	r2, r4
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	9901      	ldr	r1, [sp, #4]
 8006aa2:	9800      	ldr	r0, [sp, #0]
 8006aa4:	9f08      	ldr	r7, [sp, #32]
 8006aa6:	321a      	adds	r2, #26
 8006aa8:	47b8      	blx	r7
 8006aaa:	3001      	adds	r0, #1
 8006aac:	d0e6      	beq.n	8006a7c <_printf_common+0xa8>
 8006aae:	3601      	adds	r6, #1
 8006ab0:	e7d1      	b.n	8006a56 <_printf_common+0x82>
	...

08006ab4 <_printf_i>:
 8006ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab6:	b08b      	sub	sp, #44	@ 0x2c
 8006ab8:	9206      	str	r2, [sp, #24]
 8006aba:	000a      	movs	r2, r1
 8006abc:	3243      	adds	r2, #67	@ 0x43
 8006abe:	9307      	str	r3, [sp, #28]
 8006ac0:	9005      	str	r0, [sp, #20]
 8006ac2:	9203      	str	r2, [sp, #12]
 8006ac4:	7e0a      	ldrb	r2, [r1, #24]
 8006ac6:	000c      	movs	r4, r1
 8006ac8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006aca:	2a78      	cmp	r2, #120	@ 0x78
 8006acc:	d809      	bhi.n	8006ae2 <_printf_i+0x2e>
 8006ace:	2a62      	cmp	r2, #98	@ 0x62
 8006ad0:	d80b      	bhi.n	8006aea <_printf_i+0x36>
 8006ad2:	2a00      	cmp	r2, #0
 8006ad4:	d100      	bne.n	8006ad8 <_printf_i+0x24>
 8006ad6:	e0ba      	b.n	8006c4e <_printf_i+0x19a>
 8006ad8:	497a      	ldr	r1, [pc, #488]	@ (8006cc4 <_printf_i+0x210>)
 8006ada:	9104      	str	r1, [sp, #16]
 8006adc:	2a58      	cmp	r2, #88	@ 0x58
 8006ade:	d100      	bne.n	8006ae2 <_printf_i+0x2e>
 8006ae0:	e08e      	b.n	8006c00 <_printf_i+0x14c>
 8006ae2:	0025      	movs	r5, r4
 8006ae4:	3542      	adds	r5, #66	@ 0x42
 8006ae6:	702a      	strb	r2, [r5, #0]
 8006ae8:	e022      	b.n	8006b30 <_printf_i+0x7c>
 8006aea:	0010      	movs	r0, r2
 8006aec:	3863      	subs	r0, #99	@ 0x63
 8006aee:	2815      	cmp	r0, #21
 8006af0:	d8f7      	bhi.n	8006ae2 <_printf_i+0x2e>
 8006af2:	f7f9 fb21 	bl	8000138 <__gnu_thumb1_case_shi>
 8006af6:	0016      	.short	0x0016
 8006af8:	fff6001f 	.word	0xfff6001f
 8006afc:	fff6fff6 	.word	0xfff6fff6
 8006b00:	001ffff6 	.word	0x001ffff6
 8006b04:	fff6fff6 	.word	0xfff6fff6
 8006b08:	fff6fff6 	.word	0xfff6fff6
 8006b0c:	0036009f 	.word	0x0036009f
 8006b10:	fff6007e 	.word	0xfff6007e
 8006b14:	00b0fff6 	.word	0x00b0fff6
 8006b18:	0036fff6 	.word	0x0036fff6
 8006b1c:	fff6fff6 	.word	0xfff6fff6
 8006b20:	0082      	.short	0x0082
 8006b22:	0025      	movs	r5, r4
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	3542      	adds	r5, #66	@ 0x42
 8006b28:	1d11      	adds	r1, r2, #4
 8006b2a:	6019      	str	r1, [r3, #0]
 8006b2c:	6813      	ldr	r3, [r2, #0]
 8006b2e:	702b      	strb	r3, [r5, #0]
 8006b30:	2301      	movs	r3, #1
 8006b32:	e09e      	b.n	8006c72 <_printf_i+0x1be>
 8006b34:	6818      	ldr	r0, [r3, #0]
 8006b36:	6809      	ldr	r1, [r1, #0]
 8006b38:	1d02      	adds	r2, r0, #4
 8006b3a:	060d      	lsls	r5, r1, #24
 8006b3c:	d50b      	bpl.n	8006b56 <_printf_i+0xa2>
 8006b3e:	6806      	ldr	r6, [r0, #0]
 8006b40:	601a      	str	r2, [r3, #0]
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	da03      	bge.n	8006b4e <_printf_i+0x9a>
 8006b46:	232d      	movs	r3, #45	@ 0x2d
 8006b48:	9a03      	ldr	r2, [sp, #12]
 8006b4a:	4276      	negs	r6, r6
 8006b4c:	7013      	strb	r3, [r2, #0]
 8006b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8006cc4 <_printf_i+0x210>)
 8006b50:	270a      	movs	r7, #10
 8006b52:	9304      	str	r3, [sp, #16]
 8006b54:	e018      	b.n	8006b88 <_printf_i+0xd4>
 8006b56:	6806      	ldr	r6, [r0, #0]
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	0649      	lsls	r1, r1, #25
 8006b5c:	d5f1      	bpl.n	8006b42 <_printf_i+0x8e>
 8006b5e:	b236      	sxth	r6, r6
 8006b60:	e7ef      	b.n	8006b42 <_printf_i+0x8e>
 8006b62:	6808      	ldr	r0, [r1, #0]
 8006b64:	6819      	ldr	r1, [r3, #0]
 8006b66:	c940      	ldmia	r1!, {r6}
 8006b68:	0605      	lsls	r5, r0, #24
 8006b6a:	d402      	bmi.n	8006b72 <_printf_i+0xbe>
 8006b6c:	0640      	lsls	r0, r0, #25
 8006b6e:	d500      	bpl.n	8006b72 <_printf_i+0xbe>
 8006b70:	b2b6      	uxth	r6, r6
 8006b72:	6019      	str	r1, [r3, #0]
 8006b74:	4b53      	ldr	r3, [pc, #332]	@ (8006cc4 <_printf_i+0x210>)
 8006b76:	270a      	movs	r7, #10
 8006b78:	9304      	str	r3, [sp, #16]
 8006b7a:	2a6f      	cmp	r2, #111	@ 0x6f
 8006b7c:	d100      	bne.n	8006b80 <_printf_i+0xcc>
 8006b7e:	3f02      	subs	r7, #2
 8006b80:	0023      	movs	r3, r4
 8006b82:	2200      	movs	r2, #0
 8006b84:	3343      	adds	r3, #67	@ 0x43
 8006b86:	701a      	strb	r2, [r3, #0]
 8006b88:	6863      	ldr	r3, [r4, #4]
 8006b8a:	60a3      	str	r3, [r4, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	db06      	blt.n	8006b9e <_printf_i+0xea>
 8006b90:	2104      	movs	r1, #4
 8006b92:	6822      	ldr	r2, [r4, #0]
 8006b94:	9d03      	ldr	r5, [sp, #12]
 8006b96:	438a      	bics	r2, r1
 8006b98:	6022      	str	r2, [r4, #0]
 8006b9a:	4333      	orrs	r3, r6
 8006b9c:	d00c      	beq.n	8006bb8 <_printf_i+0x104>
 8006b9e:	9d03      	ldr	r5, [sp, #12]
 8006ba0:	0030      	movs	r0, r6
 8006ba2:	0039      	movs	r1, r7
 8006ba4:	f7f9 fb58 	bl	8000258 <__aeabi_uidivmod>
 8006ba8:	9b04      	ldr	r3, [sp, #16]
 8006baa:	3d01      	subs	r5, #1
 8006bac:	5c5b      	ldrb	r3, [r3, r1]
 8006bae:	702b      	strb	r3, [r5, #0]
 8006bb0:	0033      	movs	r3, r6
 8006bb2:	0006      	movs	r6, r0
 8006bb4:	429f      	cmp	r7, r3
 8006bb6:	d9f3      	bls.n	8006ba0 <_printf_i+0xec>
 8006bb8:	2f08      	cmp	r7, #8
 8006bba:	d109      	bne.n	8006bd0 <_printf_i+0x11c>
 8006bbc:	6823      	ldr	r3, [r4, #0]
 8006bbe:	07db      	lsls	r3, r3, #31
 8006bc0:	d506      	bpl.n	8006bd0 <_printf_i+0x11c>
 8006bc2:	6862      	ldr	r2, [r4, #4]
 8006bc4:	6923      	ldr	r3, [r4, #16]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	dc02      	bgt.n	8006bd0 <_printf_i+0x11c>
 8006bca:	2330      	movs	r3, #48	@ 0x30
 8006bcc:	3d01      	subs	r5, #1
 8006bce:	702b      	strb	r3, [r5, #0]
 8006bd0:	9b03      	ldr	r3, [sp, #12]
 8006bd2:	1b5b      	subs	r3, r3, r5
 8006bd4:	6123      	str	r3, [r4, #16]
 8006bd6:	9b07      	ldr	r3, [sp, #28]
 8006bd8:	0021      	movs	r1, r4
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	9805      	ldr	r0, [sp, #20]
 8006bde:	9b06      	ldr	r3, [sp, #24]
 8006be0:	aa09      	add	r2, sp, #36	@ 0x24
 8006be2:	f7ff fef7 	bl	80069d4 <_printf_common>
 8006be6:	3001      	adds	r0, #1
 8006be8:	d148      	bne.n	8006c7c <_printf_i+0x1c8>
 8006bea:	2001      	movs	r0, #1
 8006bec:	4240      	negs	r0, r0
 8006bee:	b00b      	add	sp, #44	@ 0x2c
 8006bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	6809      	ldr	r1, [r1, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	6022      	str	r2, [r4, #0]
 8006bfa:	2278      	movs	r2, #120	@ 0x78
 8006bfc:	4932      	ldr	r1, [pc, #200]	@ (8006cc8 <_printf_i+0x214>)
 8006bfe:	9104      	str	r1, [sp, #16]
 8006c00:	0021      	movs	r1, r4
 8006c02:	3145      	adds	r1, #69	@ 0x45
 8006c04:	700a      	strb	r2, [r1, #0]
 8006c06:	6819      	ldr	r1, [r3, #0]
 8006c08:	6822      	ldr	r2, [r4, #0]
 8006c0a:	c940      	ldmia	r1!, {r6}
 8006c0c:	0610      	lsls	r0, r2, #24
 8006c0e:	d402      	bmi.n	8006c16 <_printf_i+0x162>
 8006c10:	0650      	lsls	r0, r2, #25
 8006c12:	d500      	bpl.n	8006c16 <_printf_i+0x162>
 8006c14:	b2b6      	uxth	r6, r6
 8006c16:	6019      	str	r1, [r3, #0]
 8006c18:	07d3      	lsls	r3, r2, #31
 8006c1a:	d502      	bpl.n	8006c22 <_printf_i+0x16e>
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	2e00      	cmp	r6, #0
 8006c24:	d001      	beq.n	8006c2a <_printf_i+0x176>
 8006c26:	2710      	movs	r7, #16
 8006c28:	e7aa      	b.n	8006b80 <_printf_i+0xcc>
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	6823      	ldr	r3, [r4, #0]
 8006c2e:	4393      	bics	r3, r2
 8006c30:	6023      	str	r3, [r4, #0]
 8006c32:	e7f8      	b.n	8006c26 <_printf_i+0x172>
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	680d      	ldr	r5, [r1, #0]
 8006c38:	1d10      	adds	r0, r2, #4
 8006c3a:	6949      	ldr	r1, [r1, #20]
 8006c3c:	6018      	str	r0, [r3, #0]
 8006c3e:	6813      	ldr	r3, [r2, #0]
 8006c40:	062e      	lsls	r6, r5, #24
 8006c42:	d501      	bpl.n	8006c48 <_printf_i+0x194>
 8006c44:	6019      	str	r1, [r3, #0]
 8006c46:	e002      	b.n	8006c4e <_printf_i+0x19a>
 8006c48:	066d      	lsls	r5, r5, #25
 8006c4a:	d5fb      	bpl.n	8006c44 <_printf_i+0x190>
 8006c4c:	8019      	strh	r1, [r3, #0]
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9d03      	ldr	r5, [sp, #12]
 8006c52:	6123      	str	r3, [r4, #16]
 8006c54:	e7bf      	b.n	8006bd6 <_printf_i+0x122>
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	1d11      	adds	r1, r2, #4
 8006c5a:	6019      	str	r1, [r3, #0]
 8006c5c:	6815      	ldr	r5, [r2, #0]
 8006c5e:	2100      	movs	r1, #0
 8006c60:	0028      	movs	r0, r5
 8006c62:	6862      	ldr	r2, [r4, #4]
 8006c64:	f000 f844 	bl	8006cf0 <memchr>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d001      	beq.n	8006c70 <_printf_i+0x1bc>
 8006c6c:	1b40      	subs	r0, r0, r5
 8006c6e:	6060      	str	r0, [r4, #4]
 8006c70:	6863      	ldr	r3, [r4, #4]
 8006c72:	6123      	str	r3, [r4, #16]
 8006c74:	2300      	movs	r3, #0
 8006c76:	9a03      	ldr	r2, [sp, #12]
 8006c78:	7013      	strb	r3, [r2, #0]
 8006c7a:	e7ac      	b.n	8006bd6 <_printf_i+0x122>
 8006c7c:	002a      	movs	r2, r5
 8006c7e:	6923      	ldr	r3, [r4, #16]
 8006c80:	9906      	ldr	r1, [sp, #24]
 8006c82:	9805      	ldr	r0, [sp, #20]
 8006c84:	9d07      	ldr	r5, [sp, #28]
 8006c86:	47a8      	blx	r5
 8006c88:	3001      	adds	r0, #1
 8006c8a:	d0ae      	beq.n	8006bea <_printf_i+0x136>
 8006c8c:	6823      	ldr	r3, [r4, #0]
 8006c8e:	079b      	lsls	r3, r3, #30
 8006c90:	d415      	bmi.n	8006cbe <_printf_i+0x20a>
 8006c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c94:	68e0      	ldr	r0, [r4, #12]
 8006c96:	4298      	cmp	r0, r3
 8006c98:	daa9      	bge.n	8006bee <_printf_i+0x13a>
 8006c9a:	0018      	movs	r0, r3
 8006c9c:	e7a7      	b.n	8006bee <_printf_i+0x13a>
 8006c9e:	0022      	movs	r2, r4
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	9906      	ldr	r1, [sp, #24]
 8006ca4:	9805      	ldr	r0, [sp, #20]
 8006ca6:	9e07      	ldr	r6, [sp, #28]
 8006ca8:	3219      	adds	r2, #25
 8006caa:	47b0      	blx	r6
 8006cac:	3001      	adds	r0, #1
 8006cae:	d09c      	beq.n	8006bea <_printf_i+0x136>
 8006cb0:	3501      	adds	r5, #1
 8006cb2:	68e3      	ldr	r3, [r4, #12]
 8006cb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cb6:	1a9b      	subs	r3, r3, r2
 8006cb8:	42ab      	cmp	r3, r5
 8006cba:	dcf0      	bgt.n	8006c9e <_printf_i+0x1ea>
 8006cbc:	e7e9      	b.n	8006c92 <_printf_i+0x1de>
 8006cbe:	2500      	movs	r5, #0
 8006cc0:	e7f7      	b.n	8006cb2 <_printf_i+0x1fe>
 8006cc2:	46c0      	nop			@ (mov r8, r8)
 8006cc4:	08006f92 	.word	0x08006f92
 8006cc8:	08006fa3 	.word	0x08006fa3

08006ccc <_sbrk_r>:
 8006ccc:	2300      	movs	r3, #0
 8006cce:	b570      	push	{r4, r5, r6, lr}
 8006cd0:	4d06      	ldr	r5, [pc, #24]	@ (8006cec <_sbrk_r+0x20>)
 8006cd2:	0004      	movs	r4, r0
 8006cd4:	0008      	movs	r0, r1
 8006cd6:	602b      	str	r3, [r5, #0]
 8006cd8:	f7fc fc32 	bl	8003540 <_sbrk>
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	d103      	bne.n	8006ce8 <_sbrk_r+0x1c>
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d000      	beq.n	8006ce8 <_sbrk_r+0x1c>
 8006ce6:	6023      	str	r3, [r4, #0]
 8006ce8:	bd70      	pop	{r4, r5, r6, pc}
 8006cea:	46c0      	nop			@ (mov r8, r8)
 8006cec:	2000055c 	.word	0x2000055c

08006cf0 <memchr>:
 8006cf0:	b2c9      	uxtb	r1, r1
 8006cf2:	1882      	adds	r2, r0, r2
 8006cf4:	4290      	cmp	r0, r2
 8006cf6:	d101      	bne.n	8006cfc <memchr+0xc>
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	4770      	bx	lr
 8006cfc:	7803      	ldrb	r3, [r0, #0]
 8006cfe:	428b      	cmp	r3, r1
 8006d00:	d0fb      	beq.n	8006cfa <memchr+0xa>
 8006d02:	3001      	adds	r0, #1
 8006d04:	e7f6      	b.n	8006cf4 <memchr+0x4>

08006d06 <_realloc_r>:
 8006d06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d08:	0006      	movs	r6, r0
 8006d0a:	000c      	movs	r4, r1
 8006d0c:	0015      	movs	r5, r2
 8006d0e:	2900      	cmp	r1, #0
 8006d10:	d105      	bne.n	8006d1e <_realloc_r+0x18>
 8006d12:	0011      	movs	r1, r2
 8006d14:	f7ff fc70 	bl	80065f8 <_malloc_r>
 8006d18:	0004      	movs	r4, r0
 8006d1a:	0020      	movs	r0, r4
 8006d1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006d1e:	2a00      	cmp	r2, #0
 8006d20:	d103      	bne.n	8006d2a <_realloc_r+0x24>
 8006d22:	f7ff fbfd 	bl	8006520 <_free_r>
 8006d26:	002c      	movs	r4, r5
 8006d28:	e7f7      	b.n	8006d1a <_realloc_r+0x14>
 8006d2a:	f000 f81c 	bl	8006d66 <_malloc_usable_size_r>
 8006d2e:	0007      	movs	r7, r0
 8006d30:	4285      	cmp	r5, r0
 8006d32:	d802      	bhi.n	8006d3a <_realloc_r+0x34>
 8006d34:	0843      	lsrs	r3, r0, #1
 8006d36:	42ab      	cmp	r3, r5
 8006d38:	d3ef      	bcc.n	8006d1a <_realloc_r+0x14>
 8006d3a:	0029      	movs	r1, r5
 8006d3c:	0030      	movs	r0, r6
 8006d3e:	f7ff fc5b 	bl	80065f8 <_malloc_r>
 8006d42:	9001      	str	r0, [sp, #4]
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d101      	bne.n	8006d4c <_realloc_r+0x46>
 8006d48:	9c01      	ldr	r4, [sp, #4]
 8006d4a:	e7e6      	b.n	8006d1a <_realloc_r+0x14>
 8006d4c:	002a      	movs	r2, r5
 8006d4e:	42bd      	cmp	r5, r7
 8006d50:	d900      	bls.n	8006d54 <_realloc_r+0x4e>
 8006d52:	003a      	movs	r2, r7
 8006d54:	0021      	movs	r1, r4
 8006d56:	9801      	ldr	r0, [sp, #4]
 8006d58:	f7ff fbd8 	bl	800650c <memcpy>
 8006d5c:	0021      	movs	r1, r4
 8006d5e:	0030      	movs	r0, r6
 8006d60:	f7ff fbde 	bl	8006520 <_free_r>
 8006d64:	e7f0      	b.n	8006d48 <_realloc_r+0x42>

08006d66 <_malloc_usable_size_r>:
 8006d66:	1f0b      	subs	r3, r1, #4
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	1f18      	subs	r0, r3, #4
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	da01      	bge.n	8006d74 <_malloc_usable_size_r+0xe>
 8006d70:	580b      	ldr	r3, [r1, r0]
 8006d72:	18c0      	adds	r0, r0, r3
 8006d74:	4770      	bx	lr
	...

08006d78 <_init>:
 8006d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d7a:	46c0      	nop			@ (mov r8, r8)
 8006d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d7e:	bc08      	pop	{r3}
 8006d80:	469e      	mov	lr, r3
 8006d82:	4770      	bx	lr

08006d84 <_fini>:
 8006d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d86:	46c0      	nop			@ (mov r8, r8)
 8006d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d8a:	bc08      	pop	{r3}
 8006d8c:	469e      	mov	lr, r3
 8006d8e:	4770      	bx	lr
