module priority_Encoder (enable,clk,inData,vbit,outAddr)
input wire enable, clk;
input wire [8:0] inData;
output reg vbit;
output reg [2:0] outAddr;
 
reg [7:0]temp = inData [7:0];
integer i = 0;
	always @(posedge clk)
	
	begin
		if(enable && vbit)
			for (i = 0; i<8;i++)
			begin
				if(temp[i]) begin 
					break; 
				end
				else begin
	
						end
			
			end
			outAddr = i;
			temp[i] = 0;
		end
	end

	assign vbit = temp[0]|temp[1]|temp[2]|temp[3]|temp[4]|temp[5]|temp[6]|temp[6]|temp[7];
endmodule
