// Seed: 385683445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_1  = 32'd94,
    parameter id_12 = 32'd97,
    parameter id_14 = 32'd99,
    parameter id_4  = 32'd43,
    parameter id_5  = 32'd39,
    parameter id_7  = 32'd2
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6[-1-1'h0 : id_1],
    _id_7,
    id_8,
    id_9,
    id_10[id_7 : id_7],
    id_11
);
  output wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  xnor primCall (id_3, id_10, id_9, id_6, id_8);
  input wire id_8;
  input wire _id_7;
  inout logic [7:0] id_6;
  input wire _id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_9,
      id_2,
      id_3,
      id_3,
      id_9,
      id_3,
      id_9,
      id_8,
      id_3
  );
  inout wire id_3;
  output wor id_2;
  output wire _id_1;
  localparam id_12 = 1;
  tri1 [-1 : id_12] id_13, _id_14, id_15[-1 : (  1  )  ?  -1 : id_14];
  logic [7:0][-1] id_16;
  ;
  assign id_1 = id_4;
  wire id_17;
  wire [-1 : id_4  -  id_5] id_18, id_19;
  assign id_13 = 1;
  wire id_20, id_21, id_22;
  assign id_2  = 1 & id_7;
  assign id_13 = id_3;
  logic id_23;
  ;
  assign id_9 = id_21;
endmodule
