Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 16 00:20:38 2022
| Host         : DESKTOP-Q2GL8O7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_display_control_sets_placed.rpt
| Design       : cpu_display
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             234 |           82 |
| Yes          | No                    | No                     |            1023 |          544 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           69 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  cpu_clk               |                                                       |                                                       |                2 |              3 |
|  cpu_clk               | CPU_for_display/IR/resetn                             | CPU_for_display/CU/resetn                             |                2 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                1 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                4 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                2 |              5 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                3 |              6 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                2 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                2 |              8 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                2 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                3 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                4 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                4 |             11 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |               11 |             18 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               11 |             26 |
|  cpu_clk               | CPU_for_display/IR/resetn                             |                                                       |               10 |             28 |
|  cpu_clk               | CPU_for_display/IR/out_reg[11]_1                      |                                                       |               17 |             29 |
|  cpu_clk               | CPU_for_display/IR/out_reg[19]_9[0]                   |                                                       |               21 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[19]_1[0]                   |                                                       |               13 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[12]_1                      | CPU_for_display/CU/FSM_onehot_state_reg[4]_3          |               15 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[12]_0                      |                                                       |               20 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_161                    |                                                       |               17 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_49                     |                                                       |               13 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_48                     |                                                       |               17 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[19]_2[0]                   |                                                       |               24 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[20]_0                      |                                                       |               14 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_4                           |                                                       |               18 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_1                           |                                                       |               11 |             32 |
|  cpu_clk               | CPU_for_display/IR/E[0]                               | CPU_for_display/IR/p_0_in                             |               13 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_6                           |                                                       |               20 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_93                     |                                                       |               19 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_3                           |                                                       |               24 |             32 |
|  cpu_clk               | CPU_for_display/IR/FSM_onehot_state_reg[4][0]         |                                                       |               19 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_0                           |                                                       |               10 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[11]_0[0]                   |                                                       |               27 |             32 |
|  cpu_clk               | CPU_for_display/CU/resetn_0                           |                                                       |                6 |             32 |
|  cpu_clk               | CPU_for_display/CU/resetn_1                           |                                                       |               16 |             32 |
|  cpu_clk               |                                                       | CPU_for_display/IR/out_reg[19]_6                      |                8 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_2[0]                        |                                                       |               16 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_9[0]                        |                                                       |               23 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_8[0]                        |                                                       |               10 |             32 |
|  cpu_clk               | CPU_for_display/IR/resetn_5[0]                        |                                                       |               22 |             32 |
|  cpu_clk               | CPU_for_display/IR/FSM_onehot_state_reg[4]_62         |                                                       |                7 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_1[0]                   |                                                       |               15 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_92[0]                  |                                                       |               21 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_2[0]                   |                                                       |               17 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[18]_50[0]                  |                                                       |               20 |             32 |
|  cpu_clk               | CPU_for_display/IR/out_reg[19]_10[0]                  |                                                       |               17 |             32 |
|  cpu_clk               | CPU_for_display/CU/Q[0]                               | CPU_for_display/IR/p_0_in                             |               13 |             36 |
|  clk_IBUF_BUFG         | display_valid_i_1_n_0                                 |                                                       |               34 |             52 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               37 |             83 |
|  cpu_clk               | CPU_for_display/IR/mem_wena                           |                                                       |               32 |            128 |
|  cpu_clk               |                                                       | CPU_for_display/IR/p_0_in                             |               51 |            133 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


