<profile>

<ReportVersion>
<Version>2017.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu9eg-ffvb1156-2-i</Part>
<TopModelName>cmult</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.11</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>464719</Best-caseLatency>
<Average-caseLatency>464719</Average-caseLatency>
<Worst-caseLatency>464719</Worst-caseLatency>
<Interval-min>464719</Interval-min>
<Interval-max>464719</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_nqpqx>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqpqx>
<memset_nqpqz>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqpqz>
<memset_nqx>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqx>
<memset_nqz>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqz>
<memset_t>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_t>
<memset_nqpqx2>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqpqx2>
<memset_nqpqz2>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqpqz2>
<memset_nqx2>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqx2>
<memset_nqz2>
<TripCount>19</TripCount>
<Latency>18</Latency>
<IterationLatency>1</IterationLatency>
</memset_nqz2>
<Loop10>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
</Loop10>
<Loop11>
<TripCount>32</TripCount>
<Latency>464480</Latency>
<IterationLatency>14515</IterationLatency>
<Loop11.1>
<TripCount>8</TripCount>
<Latency>14512</Latency>
<IterationLatency>1814</IterationLatency>
</Loop11.1>
</Loop11>
<Loop12>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
</Loop12>
<Loop13>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
</Loop13>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>60</BRAM_18K>
<DSP48E>22</DSP48E>
<FF>13491</FF>
<LUT>14226</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>1824</BRAM_18K>
<DSP48E>2520</DSP48E>
<FF>548160</FF>
<LUT>274080</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>cmult</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>cmult</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>cmult</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>cmult</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>cmult</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>cmult</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultx_address0</name>
<Object>resultx</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultx_ce0</name>
<Object>resultx</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultx_we0</name>
<Object>resultx</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultx_d0</name>
<Object>resultx</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultz_address0</name>
<Object>resultz</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultz_ce0</name>
<Object>resultz</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultz_we0</name>
<Object>resultz</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>resultz_d0</name>
<Object>resultz</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>n_address0</name>
<Object>n</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>n_ce0</name>
<Object>n</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>n_q0</name>
<Object>n</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>q_address0</name>
<Object>q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>q_ce0</name>
<Object>q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>q_q0</name>
<Object>q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
