#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020ba654bcf0 .scope module, "uart_tx" "uart_tx" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "d_in";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "empty";
    .port_info 6 /OUTPUT 1 "tx";
P_0000020ba6554500 .param/l "BAUD" 0 2 7, +C4<00000000000000011100001000000000>;
P_0000020ba6554538 .param/l "CLOCK_FREQ" 0 2 6, +C4<00000101111101011110000100000000>;
P_0000020ba6554570 .param/l "DATA_BITS" 0 2 8, +C4<00000000000000000000000000001000>;
P_0000020ba65545a8 .param/l "FIFO_DEPTH" 0 2 10, +C4<00000000000000000000000000010000>;
P_0000020ba65545e0 .param/l "STOP_BITS" 0 2 9, +C4<00000000000000000000000000000001>;
P_0000020ba6554618 .param/l "ST_CAPTURE" 1 2 71, C4<10>;
P_0000020ba6554650 .param/l "ST_IDLE" 1 2 69, C4<00>;
P_0000020ba6554688 .param/l "ST_READ" 1 2 70, C4<01>;
P_0000020ba65546c0 .param/l "ST_WAIT" 1 2 72, C4<11>;
v0000020ba65cfcb0_0 .net "baud_tick_16x", 0 0, v0000020ba65515c0_0;  1 drivers
o0000020ba657f008 .functor BUFZ 1, C4<z>; HiZ drive
v0000020ba65d02f0_0 .net "clk", 0 0, o0000020ba657f008;  0 drivers
o0000020ba657f638 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020ba65cf8f0_0 .net "d_in", 7 0, o0000020ba657f638;  0 drivers
v0000020ba65d0c50_0 .net "empty", 0 0, L_0000020ba65d11f0;  1 drivers
v0000020ba65d10b0_0 .net "fifo_dout", 7 0, v0000020ba65d1010_0;  1 drivers
v0000020ba65d0ed0_0 .net "full", 0 0, L_0000020ba65d0110;  1 drivers
v0000020ba65d0390_0 .var "rd_en", 0 0;
o0000020ba657f038 .functor BUFZ 1, C4<z>; HiZ drive
v0000020ba65d0430_0 .net "rst_n", 0 0, o0000020ba657f038;  0 drivers
v0000020ba65d0f70_0 .var "state", 1 0;
v0000020ba65cff30_0 .net "tx", 0 0, v0000020ba6551d40_0;  1 drivers
v0000020ba65cffd0_0 .net "tx_busy", 0 0, v0000020ba6551660_0;  1 drivers
v0000020ba65d04d0_0 .var "tx_busy_prev", 0 0;
v0000020ba65cfad0_0 .var "tx_data", 7 0;
v0000020ba65d0570_0 .var "tx_start", 0 0;
o0000020ba657f758 .functor BUFZ 1, C4<z>; HiZ drive
v0000020ba65d1150_0 .net "wr_en", 0 0, o0000020ba657f758;  0 drivers
S_0000020ba65709b0 .scope module, "u_baud" "baud_gen" 2 47, 3 1 0, S_0000020ba654bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick_16x";
P_0000020ba654be80 .param/l "BAUD" 0 3 2, +C4<00000000000000011100001000000000>;
P_0000020ba654beb8 .param/l "BIT_TICKS" 1 3 11, +C4<0000000000000000000000000000000000000000000000000000000000110110>;
P_0000020ba654bef0 .param/l "CLOCK_FREQ" 0 3 3, +C4<00000101111101011110000100000000>;
v0000020ba65518e0_0 .var "baud_cnt", 6 0;
v0000020ba65515c0_0 .var "baud_tick_16x", 0 0;
v0000020ba6551980_0 .net "clk", 0 0, o0000020ba657f008;  alias, 0 drivers
v0000020ba6551a20_0 .net "rst_n", 0 0, o0000020ba657f038;  alias, 0 drivers
E_0000020ba654c0f0/0 .event negedge, v0000020ba6551a20_0;
E_0000020ba654c0f0/1 .event posedge, v0000020ba6551980_0;
E_0000020ba654c0f0 .event/or E_0000020ba654c0f0/0, E_0000020ba654c0f0/1;
S_0000020ba6570b40 .scope module, "u_core" "uart_tx_core" 2 59, 4 1 0, S_0000020ba654bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "baud_tick_16x";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0000020ba6570cd0 .param/l "DATA" 1 4 17, C4<10>;
P_0000020ba6570d08 .param/l "DATA_BITS" 0 4 2, +C4<00000000000000000000000000001000>;
P_0000020ba6570d40 .param/l "IDLE" 1 4 15, C4<00>;
P_0000020ba6570d78 .param/l "START" 1 4 16, C4<01>;
P_0000020ba6570db0 .param/l "STOP" 1 4 18, C4<11>;
P_0000020ba6570de8 .param/l "STOP_BITS" 0 4 3, +C4<00000000000000000000000000000001>;
v0000020ba6551ac0_0 .net "baud_tick_16x", 0 0, v0000020ba65515c0_0;  alias, 1 drivers
v0000020ba6551840_0 .var "bit_cnt", 3 0;
v0000020ba6552380_0 .net "clk", 0 0, o0000020ba657f008;  alias, 0 drivers
v0000020ba6551b60_0 .net "rst_n", 0 0, o0000020ba657f038;  alias, 0 drivers
v0000020ba6551c00_0 .var "shift_reg", 7 0;
v0000020ba6551fc0_0 .var "state", 1 0;
v0000020ba65521a0_0 .var "stop_cnt", 0 0;
v0000020ba6551ca0_0 .var "tick_cnt", 3 0;
v0000020ba6551d40_0 .var "tx", 0 0;
v0000020ba6551660_0 .var "tx_busy", 0 0;
v0000020ba6551de0_0 .net "tx_data", 7 0, v0000020ba65cfad0_0;  1 drivers
v0000020ba65522e0_0 .net "tx_start", 0 0, v0000020ba65d0570_0;  1 drivers
S_0000020ba6522870 .scope module, "u_fifo" "fifo" 2 31, 5 1 0, S_0000020ba654bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "d_in";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 8 "d_out";
P_0000020ba6508960 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000000000010000>;
P_0000020ba6508998 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
L_0000020ba6567020 .functor XOR 1, L_0000020ba65d0610, L_0000020ba65d0250, C4<0>, C4<0>;
L_0000020ba65673a0 .functor AND 1, L_0000020ba6567020, L_0000020ba65d0cf0, C4<1>, C4<1>;
v0000020ba6552420_0 .net *"_ivl_1", 0 0, L_0000020ba65d0610;  1 drivers
v0000020ba6551e80_0 .net *"_ivl_10", 0 0, L_0000020ba65d0cf0;  1 drivers
v0000020ba6551f20_0 .net *"_ivl_13", 0 0, L_0000020ba65673a0;  1 drivers
L_0000020ba6610088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020ba6552060_0 .net/2u *"_ivl_14", 0 0, L_0000020ba6610088;  1 drivers
L_0000020ba66100d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ba6551700_0 .net/2u *"_ivl_16", 0 0, L_0000020ba66100d0;  1 drivers
v0000020ba65517a0_0 .net *"_ivl_20", 0 0, L_0000020ba65d0e30;  1 drivers
L_0000020ba6610118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020ba6552100_0 .net/2u *"_ivl_22", 0 0, L_0000020ba6610118;  1 drivers
L_0000020ba6610160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ba6552240_0 .net/2u *"_ivl_24", 0 0, L_0000020ba6610160;  1 drivers
v0000020ba6551520_0 .net *"_ivl_3", 0 0, L_0000020ba65d0250;  1 drivers
v0000020ba65cf990_0 .net *"_ivl_4", 0 0, L_0000020ba6567020;  1 drivers
v0000020ba65d06b0_0 .net *"_ivl_7", 3 0, L_0000020ba65d0750;  1 drivers
v0000020ba65d0d90_0 .net *"_ivl_9", 3 0, L_0000020ba65d0bb0;  1 drivers
v0000020ba65cfe90_0 .net "clk", 0 0, o0000020ba657f008;  alias, 0 drivers
v0000020ba65d07f0_0 .net "d_in", 7 0, o0000020ba657f638;  alias, 0 drivers
v0000020ba65d1010_0 .var "d_out", 7 0;
v0000020ba65d0890_0 .net "empty", 0 0, L_0000020ba65d11f0;  alias, 1 drivers
v0000020ba65d0b10_0 .net "full", 0 0, L_0000020ba65d0110;  alias, 1 drivers
v0000020ba65d0930 .array "mem", 15 0, 7 0;
v0000020ba65d09d0_0 .net "rd_en", 0 0, v0000020ba65d0390_0;  1 drivers
v0000020ba65d1470_0 .var "rd_ptr", 4 0;
v0000020ba65d1290_0 .net "rst_n", 0 0, o0000020ba657f038;  alias, 0 drivers
v0000020ba65cfa30_0 .net "wr_en", 0 0, o0000020ba657f758;  alias, 0 drivers
v0000020ba65d0a70_0 .var "wr_ptr", 4 0;
L_0000020ba65d0610 .part v0000020ba65d0a70_0, 4, 1;
L_0000020ba65d0250 .part v0000020ba65d1470_0, 4, 1;
L_0000020ba65d0750 .part v0000020ba65d0a70_0, 0, 4;
L_0000020ba65d0bb0 .part v0000020ba65d1470_0, 0, 4;
L_0000020ba65d0cf0 .cmp/eq 4, L_0000020ba65d0750, L_0000020ba65d0bb0;
L_0000020ba65d0110 .functor MUXZ 1, L_0000020ba66100d0, L_0000020ba6610088, L_0000020ba65673a0, C4<>;
L_0000020ba65d0e30 .cmp/eq 5, v0000020ba65d0a70_0, v0000020ba65d1470_0;
L_0000020ba65d11f0 .functor MUXZ 1, L_0000020ba6610160, L_0000020ba6610118, L_0000020ba65d0e30, C4<>;
    .scope S_0000020ba6522870;
T_0 ;
    %wait E_0000020ba654c0f0;
    %load/vec4 v0000020ba65d1290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020ba65d0a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020ba65d1470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020ba65cfa30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000020ba65d0b10_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020ba65d07f0_0;
    %load/vec4 v0000020ba65d0a70_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ba65d0930, 0, 4;
    %load/vec4 v0000020ba65d0a70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000020ba65d0a70_0, 0;
T_0.2 ;
    %load/vec4 v0000020ba65d09d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000020ba65d0890_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0000020ba65d1470_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000020ba65d0930, 4;
    %assign/vec4 v0000020ba65d1010_0, 0;
    %load/vec4 v0000020ba65d1470_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000020ba65d1470_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020ba65709b0;
T_1 ;
    %wait E_0000020ba654c0f0;
    %load/vec4 v0000020ba6551a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020ba65518e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65515c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020ba65518e0_0;
    %pad/u 64;
    %cmpi/e 53, 0, 64;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020ba65518e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba65515c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020ba65518e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020ba65518e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65515c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020ba6570b40;
T_2 ;
    %wait E_0000020ba654c0f0;
    %load/vec4 v0000020ba6551b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ba6551fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba6551d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba6551660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020ba6551c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65521a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020ba6551fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ba6551fc0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba6551d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba6551660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65521a0_0, 0;
    %load/vec4 v0000020ba65522e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000020ba6551de0_0;
    %assign/vec4 v0000020ba6551c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba6551660_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020ba6551fc0_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba6551d40_0, 0;
    %load/vec4 v0000020ba6551ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0000020ba6551ca0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020ba6551fc0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020ba6551ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
T_2.13 ;
T_2.10 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0000020ba6551c00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000020ba6551d40_0, 0;
    %load/vec4 v0000020ba6551ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0000020ba6551ca0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020ba6551c00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020ba6551c00_0, 0;
    %load/vec4 v0000020ba6551840_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020ba6551fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551840_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0000020ba6551840_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020ba6551840_0, 0;
T_2.19 ;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000020ba6551ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
T_2.17 ;
T_2.14 ;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba6551d40_0, 0;
    %load/vec4 v0000020ba6551ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0000020ba6551ca0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
    %load/vec4 v0000020ba65521a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ba6551fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba6551660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65521a0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0000020ba65521a0_0;
    %addi 1, 0, 1;
    %assign/vec4 v0000020ba65521a0_0, 0;
T_2.25 ;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0000020ba6551ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020ba6551ca0_0, 0;
T_2.23 ;
T_2.20 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020ba654bcf0;
T_3 ;
    %wait E_0000020ba654c0f0;
    %load/vec4 v0000020ba65d0430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ba65d0f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65d0390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65d0570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020ba65cfad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65d04d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65d0390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ba65d0570_0, 0;
    %load/vec4 v0000020ba65cffd0_0;
    %assign/vec4 v0000020ba65d04d0_0, 0;
    %load/vec4 v0000020ba65d0f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ba65d0f70_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000020ba65cffd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0000020ba65d0c50_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba65d0390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020ba65d0f70_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020ba65d0f70_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000020ba65d10b0_0;
    %assign/vec4 v0000020ba65cfad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ba65d0570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020ba65d0f70_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000020ba65d04d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0000020ba65cffd0_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ba65d0f70_0, 0;
T_3.11 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART\UART_TX\uart_tx.v";
    "./baud_gen.v";
    "./uart_tx_core.v";
    "./fifo.v";
