#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000893aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0000000000893c30 .param/l "CLK_FRAME_TB" 1 3 15, +C4<00000000000000000000000000000000000000000000000000000000000000101>;
P_0000000000893c68 .param/l "CONF_PAR_MAX" 1 3 17, +C4<00000000000000000000000011111111>;
P_0000000000893ca0 .param/l "DATA_BIT_CNT_MAX" 1 3 20, +C4<00000000000000000000000000000111>;
P_0000000000893cd8 .param/l "FRAME" 1 3 13, +C4<00000000000000000000000000000000000000000000000000000000000110100>;
P_0000000000893d10 .param/l "FRAME_CNT_MAX_1" 1 3 18, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011100>;
P_0000000000893d48 .param/l "FRAME_CNT_MAX_2" 1 3 19, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000>;
P_0000000000893d80 .param/l "FRAME_FREQ" 1 3 12, +C4<0000000000000000000000000000000000000000000111010100110000000000>;
P_0000000000893db8 .param/l "FRAME_TB" 1 3 14, +C4<00000000000000000000000000000000000000000000000000000001000001001>;
P_0000000000893df0 .param/l "GEN_CLK_FREQ" 1 3 8, +C4<00000101111101011110000100000000>;
P_0000000000893e28 .param/l "TB_CLK_FREQ" 1 3 9, +C4<00111011100110101100101000000000>;
P_0000000000893e60 .param/l "UART_FREQ" 1 3 10, +C4<00000000000011101010011000000000>;
enum00000000009cb750 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1,
   "STATE_2" 2
 ;
enum00000000008aaf50 .enum2/s (32)
   "CONF_PAR_0" 0,
   "CONF_PAR_1" 1,
   "CONF_PAR_2" 2,
   "CONF_PAR_3" 3,
   "CONF_PAR_4" 4
 ;
S_0000000000889f30 .scope module, "pwm" "pwm" 4 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "out";
P_00000000008744f0 .param/l "CLK_MHZ" 0 4 4, +C4<00000000000000000000000000110010>;
P_0000000000874528 .param/l "DUTY" 0 4 6, +C4<00000000000000000000000000101000>;
P_0000000000874560 .param/l "FREQ_KHZ" 0 4 5, +C4<00000000000000000000000110010000>;
P_0000000000874598 .param/l "cnt_duty" 1 4 15, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>;
P_00000000008745d0 .param/l "cnt_max" 1 4 14, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
v0000000000869020_0 .net *"_s0", 97 0, L_0000000000913670;  1 drivers
L_0000000000b20088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008690c0_0 .net *"_s3", 90 0, L_0000000000b20088;  1 drivers
L_0000000000b200d0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v00000000008686c0_0 .net/2u *"_s4", 97 0, L_0000000000b200d0;  1 drivers
o00000000008ba5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000868a80_0 .net "clk", 0 0, o00000000008ba5e8;  0 drivers
v0000000000868bc0_0 .var "cnt", 6 0;
v0000000000868620_0 .net "out", 0 0, L_0000000000913df0;  1 drivers
o00000000008ba678 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000868da0_0 .net "rst", 0 0, o00000000008ba678;  0 drivers
E_00000000008b0970 .event posedge, v0000000000868a80_0;
L_0000000000913670 .concat [ 7 91 0 0], v0000000000868bc0_0, L_0000000000b20088;
L_0000000000913df0 .cmp/gt 98, L_0000000000b200d0, L_0000000000913670;
S_000000000088a0c0 .scope module, "sync" "sync" 5 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_00000000008b08b0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000000001>;
o00000000008ba738 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000867e00_0 .net "clk", 0 0, o00000000008ba738;  0 drivers
v0000000000868ee0_0 .var "data", 0 0;
o00000000008ba798 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000869160_0 .net "data_raw", 0 0, o00000000008ba798;  0 drivers
v00000000008692a0_0 .var "internal", 0 0;
E_00000000008b0d30 .event posedge, v0000000000867e00_0;
S_0000000000884de0 .scope module, "test_entry" "test_entry" 6 4;
 .timescale -9 -9;
P_00000000008966f0 .param/l "packet_size" 1 6 33, C4<00000000000000000000000001000101>;
P_0000000000896728 .param/l "test_data" 1 6 32, C4<011101100100100110010001011001001001100100010110010001011001010101100>;
L_0000000000898b00 .functor BUFZ 8, L_00000000008985c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000898550 .functor BUFZ 8, L_0000000000898710, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000898320 .functor BUFZ 8, L_0000000000898780, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008984e0 .functor BUFZ 8, L_0000000000898390, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008980f0 .functor BUFZ 8, L_0000000000898860, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bab88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_00000000008985c0 .functor BUFZ 8, o00000000008bab88, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008babb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000898710 .functor BUFZ 8, o00000000008babb8, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008babe8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000898780 .functor BUFZ 8, o00000000008babe8, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bac18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000898390 .functor BUFZ 8, o00000000008bac18, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bac48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000898860 .functor BUFZ 8, o00000000008bac48, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000008698e0_0 .var "clk_tb", 0 0;
v0000000000868440_0 .net "out_pred_tb", 0 0, v0000000000868c60_0;  1 drivers
v0000000000869a20_0 .net "out_tb", 0 0, v0000000000868300_0;  1 drivers
v0000000000867fe0_0 .net "sh_0", 7 0, L_0000000000898b00;  1 drivers
v0000000000869ac0_0 .net "sh_1", 7 0, L_0000000000898550;  1 drivers
v0000000000867d60_0 .net "sh_2", 7 0, L_0000000000898320;  1 drivers
v0000000000869b60_0 .net "sh_3", 7 0, L_00000000008984e0;  1 drivers
v0000000000869c00_0 .net "sh_4", 7 0, L_00000000008980f0;  1 drivers
v0000000000868120 .array "sh_reg_tb", 0 4;
v0000000000868120_0 .net v0000000000868120 0, 7 0, L_00000000008985c0; 1 drivers
v0000000000868120_1 .net v0000000000868120 1, 7 0, L_0000000000898710; 1 drivers
v0000000000868120_2 .net v0000000000868120 2, 7 0, L_0000000000898780; 1 drivers
v0000000000868120_3 .net v0000000000868120 3, 7 0, L_0000000000898390; 1 drivers
v0000000000868120_4 .net v0000000000868120 4, 7 0, L_0000000000898860; 1 drivers
v0000000000912a90_0 .var "uart_clk_tb", 0 0;
v0000000000913b70_0 .var "uart_data_tb", 0 0;
S_0000000000878080 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 46, 6 46 0, S_0000000000884de0;
 .timescale -9 -9;
v0000000000869660_0 .var/2s "i", 31 0;
S_0000000000878210 .scope module, "entry_inst" "entry" 6 21, 7 6 0, S_0000000000884de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 40 "sh_reg";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "out_pred";
v0000000000867ea0_0 .net "clk", 0 0, v00000000008698e0_0;  1 drivers
v0000000000868d00_0 .net "out", 0 0, v0000000000868300_0;  alias, 1 drivers
v0000000000869340_0 .net "out_pred", 0 0, v0000000000868c60_0;  alias, 1 drivers
v0000000000868f80 .array "sh_reg", 0 4;
v0000000000868f80_0 .net v0000000000868f80 0, 7 0, o00000000008bab88; 0 drivers
v0000000000868f80_1 .net v0000000000868f80 1, 7 0, o00000000008babb8; 0 drivers
v0000000000868f80_2 .net v0000000000868f80 2, 7 0, o00000000008babe8; 0 drivers
v0000000000868f80_3 .net v0000000000868f80 3, 7 0, o00000000008bac18; 0 drivers
v0000000000868f80_4 .net v0000000000868f80 4, 7 0, o00000000008bac48; 0 drivers
v0000000000869200_0 .net "uart_data", 0 0, v0000000000913b70_0;  1 drivers
S_0000000000842e60 .scope module, "gen_ins" "gen" 7 16, 8 3 0, S_0000000000878210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "inp";
    .port_info 3 /OUTPUT 1 "out";
P_0000000000842ff0 .param/l "CLK_MHZ" 0 8 4, +C4<00000000000000000000000001100100>;
P_0000000000843028 .param/l "CNT_MAX" 1 8 17, +C4<00000000000000000000000000000000000000000000000000000000111110100>;
P_0000000000843060 .param/l "CNT_MIN" 1 8 16, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
P_0000000000843098 .param/l "FREQ_KHZ_MAX" 0 8 6, +C4<00000000000000000000000110010000>;
P_00000000008430d0 .param/l "FREQ_KHZ_MIN" 0 8 5, +C4<00000000000000000000000001100100>;
P_0000000000843108 .param/l "GEN_PARAMETER" 0 8 7, +C4<00000000000000000000000011111111>;
v0000000000868760_0 .net "clk", 0 0, v00000000008698e0_0;  alias, 1 drivers
v00000000008693e0_0 .var "cnt", 8 0;
L_0000000000b20118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000008697a0_0 .net "en", 0 0, L_0000000000b20118;  1 drivers
v0000000000868800_0 .var "gen_param", 7 0;
L_0000000000b20160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000000869840_0 .net "inp", 7 0, L_0000000000b20160;  1 drivers
v0000000000868300_0 .var "out", 0 0;
E_00000000008b0730 .event posedge, v0000000000868760_0;
S_0000000000874bf0 .scope module, "pred_ins" "pred" 7 25, 9 3 0, S_0000000000878210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "sgn_pre";
P_0000000000896e70 .param/l "CNT_MAX" 1 9 13, +C4<00000000000000000000000011111111>;
P_0000000000896ea8 .param/l "PRED_PARAMETER" 0 9 4, +C4<00000000000000000000000000110010>;
v00000000008688a0_0 .net "clk", 0 0, v00000000008698e0_0;  alias, 1 drivers
v00000000008683a0_0 .var "cnt", 7 0;
v00000000008689e0_0 .net "sgn", 0 0, v0000000000868300_0;  alias, 1 drivers
v0000000000868c60_0 .var "sgn_pre", 0 0;
S_0000000000884f70 .scope module, "uart" "uart" 10 17;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 40 "sh_reg";
P_0000000000885100 .param/l "CONF_PAR_MAX" 0 10 18, +C4<00000000000000000000000011111111>;
P_0000000000885138 .param/l "DATA_BIT_CNT_MAX" 0 10 21, +C4<00000000000000000000000000000111>;
P_0000000000885170 .param/l "FRAME_CNT_MAX_1" 0 10 19, +C4<0000000000000000000000000000000000000000000000000000000010011100>;
P_00000000008851a8 .param/l "FRAME_CNT_MAX_2" 0 10 20, +C4<0000000000000000000000000000000000000000000000000000000001101000>;
L_00000000008987f0 .functor BUFZ 1, L_0000000000898a90, C4<0>, C4<0>, C4<0>;
o00000000008bb038 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000912630_0 .net "clk", 0 0, o00000000008bb038;  0 drivers
v0000000000912b30_0 .net "cond_0", 0 0, L_0000000000913e90;  1 drivers
v00000000009123b0_0 .net "cond_1", 0 0, L_00000000008987f0;  1 drivers
v0000000000913ad0_0 .net "cond_2", 0 0, L_00000000009126d0;  1 drivers
v0000000000913c10_0 .var "conf_par_cnt", 2 0;
v00000000009138f0_0 .var "data_bit_cnt", 2 0;
v0000000000912f90_0 .net "data_edge_n", 0 0, L_0000000000898a90;  1 drivers
v0000000000912d10_0 .var "frame_cnt", 7 0;
v0000000000913cb0 .array "sh_reg", 0 4, 7 0;
v0000000000912bd0_0 .var "state", 1 0;
v0000000000912450_0 .var "storage", 7 0;
o00000000008bb0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000913d50_0 .net "uart_data", 0 0, o00000000008bb0f8;  0 drivers
L_0000000000913e90 .reduce/nor v00000000009138f0_0;
L_00000000009126d0 .reduce/nor v0000000000912d10_0;
S_0000000000874d80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 32, 10 32 0, S_0000000000884f70;
 .timescale -9 -9;
v0000000000913990_0 .var/2s "i", 31 0;
S_0000000000874f10 .scope module, "edge_det_ins" "edge_det" 10 47, 11 1 0, S_0000000000884f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000898400 .functor NOT 1, v0000000000913a30_0, C4<0>, C4<0>, C4<0>;
L_0000000000898630 .functor AND 1, o00000000008bb0f8, L_0000000000898400, C4<1>, C4<1>;
L_00000000008989b0 .functor NOT 1, o00000000008bb0f8, C4<0>, C4<0>, C4<0>;
L_0000000000898a90 .functor AND 1, L_00000000008989b0, v0000000000913a30_0, C4<1>, C4<1>;
L_0000000000898b70 .functor XOR 1, o00000000008bb0f8, v0000000000913a30_0, C4<0>, C4<0>;
v0000000000912950_0 .net *"_s0", 0 0, L_0000000000898400;  1 drivers
v0000000000912e50_0 .net *"_s4", 0 0, L_00000000008989b0;  1 drivers
v0000000000912090_0 .net "clk", 0 0, o00000000008bb038;  alias, 0 drivers
v0000000000913350_0 .net "out", 0 0, L_0000000000898b70;  1 drivers
v0000000000913710_0 .net "out_n", 0 0, L_0000000000898a90;  alias, 1 drivers
v00000000009132b0_0 .net "out_p", 0 0, L_0000000000898630;  1 drivers
v0000000000912ef0_0 .net "sgn", 0 0, o00000000008bb0f8;  alias, 0 drivers
v0000000000913a30_0 .var "sgn_pre", 0 0;
E_00000000008b0b70 .event posedge, v0000000000912090_0;
    .scope S_0000000000889f30;
T_0 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v0000000000868bc0_0, 0, 7;
    %end;
    .thread T_0, $init;
    .scope S_0000000000889f30;
T_1 ;
    %wait E_00000000008b0970;
    %load/vec4 v0000000000868da0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000000868bc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_1.0, 9;
    %pushi/vec4 124, 0, 65;
    %jmp/1 T_1.1, 9;
T_1.0 ; End of true expr.
    %load/vec4 v0000000000868bc0_0;
    %pad/u 65;
    %subi 1, 0, 65;
    %jmp/0 T_1.1, 9;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/u 7;
    %assign/vec4 v0000000000868bc0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000088a0c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000868ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008692a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000000000088a0c0;
T_3 ;
    %wait E_00000000008b0d30;
    %load/vec4 v00000000008692a0_0;
    %load/vec4 v0000000000869160_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000000008692a0_0, 0;
    %assign/vec4 v0000000000868ee0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000842e60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000868300_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000868800_0, 0, 8;
    %pushi/vec4 379, 0, 9;
    %store/vec4 v00000000008693e0_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_0000000000842e60;
T_5 ;
    %wait E_00000000008b0730;
    %load/vec4 v00000000008697a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000869840_0;
    %assign/vec4 v0000000000868800_0, 0;
T_5.0 ;
    %load/vec4 v00000000008693e0_0;
    %cmpi/ne 0, 0, 9;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000008693e0_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000008693e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 124, 0, 65;
    %load/vec4 v0000000000868800_0;
    %pad/u 65;
    %add;
    %pad/u 9;
    %assign/vec4 v00000000008693e0_0, 0;
    %load/vec4 v0000000000868300_0;
    %inv;
    %assign/vec4 v0000000000868300_0, 0;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000874bf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000868c60_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v00000000008683a0_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0000000000874bf0;
T_7 ;
    %wait E_00000000008b0730;
    %load/vec4 v00000000008689e0_0;
    %load/vec4 v0000000000868c60_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000008683a0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000008683a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000008683a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 49, 0, 8;
    %assign/vec4 v00000000008683a0_0, 0;
    %load/vec4 v00000000008689e0_0;
    %assign/vec4 v0000000000868c60_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000884de0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v00000000008698e0_0;
    %inv;
    %store/vec4 v00000000008698e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000884de0;
T_9 ;
    %delay 521, 0;
    %load/vec4 v0000000000912a90_0;
    %inv;
    %store/vec4 v0000000000912a90_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000884de0;
T_10 ;
    %delay 73982, 0;
    %vpi_call/w 6 39 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000000884de0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008698e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000913b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000912a90_0, 0, 1;
    %fork t_1, S_0000000000878080;
    %jmp t_0;
    .scope S_0000000000878080;
t_1 ;
    %pushi/vec4 69, 0, 32;
    %store/vec4 v0000000000869660_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000000000869660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.1, 5;
    %delay 1042, 0;
    %pushi/vec4 3969065673, 0, 33;
    %concati/vec4 3367120043, 0, 34;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0000000000869660_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000913b70_0, 0, 1;
    %load/vec4 v0000000000869660_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %delay 1042, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000913b70_0, 0, 1;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0000000000869660_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0000000000869660_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0000000000884de0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0000000000884de0;
T_12 ;
    %vpi_call/w 6 54 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 6 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000884de0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000000884de0;
T_13 ;
    %vpi_call/w 6 59 "$monitor", $stime, " ", v00000000008698e0_0, " ", v0000000000912a90_0, " ", v0000000000913b70_0, " ", v0000000000867fe0_0, " ", v0000000000869ac0_0, " ", v0000000000867d60_0, " ", v0000000000869b60_0, " ", v0000000000869c00_0, " ", v0000000000869a20_0, " ", v0000000000868440_0, " ", " " {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000874f10;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000913a30_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0000000000874f10;
T_15 ;
    %wait E_00000000008b0b70;
    %load/vec4 v0000000000913350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000912ef0_0;
    %assign/vec4 v0000000000913a30_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000884f70;
T_16 ;
    %pushi/vec4 156, 0, 8;
    %store/vec4 v0000000000912d10_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000912bd0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000009138f0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000913c10_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000912450_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0000000000884f70;
T_17 ;
    %fork t_3, S_0000000000874d80;
    %jmp t_2;
    .scope S_0000000000874d80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000913990_0, 0, 32;
T_17.0 ;
    %load/vec4 v0000000000913990_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000000913990_0;
    %store/vec4a v0000000000913cb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000000913990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000000000913990_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .scope S_0000000000884f70;
t_2 %join;
    %end;
    .thread T_17;
    .scope S_0000000000884f70;
T_18 ;
    %wait E_00000000008b0b70;
    %load/vec4 v0000000000912bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %jmp T_18.2;
T_18.0 ;
    %load/vec4 v0000000000912d10_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.3, 8;
    %load/vec4 v0000000000912d10_0;
    %pad/u 64;
    %subi 1, 0, 64;
    %jmp/1 T_18.4, 8;
T_18.3 ; End of true expr.
    %pushi/vec4 104, 0, 64;
    %jmp/0 T_18.4, 8;
 ; End of false expr.
    %blend;
T_18.4;
    %pad/u 8;
    %assign/vec4 v0000000000912d10_0, 0;
    %jmp T_18.2;
T_18.1 ;
    %load/vec4 v0000000000912d10_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0000000000912d10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000000000912d10_0, 0;
    %jmp T_18.6;
T_18.5 ;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0000000000912d10_0, 0;
    %load/vec4 v00000000009138f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v00000000009138f0_0, 0;
    %load/vec4 v0000000000913d50_0;
    %load/vec4 v0000000000912450_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000912450_0, 0;
T_18.6 ;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000000912bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.7 ;
    %load/vec4 v00000000009123b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000912bd0_0, 0;
T_18.11 ;
    %jmp T_18.10;
T_18.8 ;
    %load/vec4 v0000000000913ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000912bd0_0, 0;
    %load/vec4 v0000000000913d50_0;
    %load/vec4 v0000000000912450_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000912450_0, 0;
T_18.13 ;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0000000000912b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000912bd0_0, 0;
    %load/vec4 v0000000000912450_0;
    %load/vec4 v0000000000913c10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000913cb0, 0, 4;
    %load/vec4 v0000000000913c10_0;
    %cmpi/ne 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_18.17, 8;
    %load/vec4 v0000000000913c10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_18.18, 8;
T_18.17 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_18.18, 8;
 ; End of false expr.
    %blend;
T_18.18;
    %pad/u 3;
    %assign/vec4 v0000000000913c10_0, 0;
    %pushi/vec4 156, 0, 8;
    %assign/vec4 v0000000000912d10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000009138f0_0, 0;
T_18.15 ;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./common.sv";
    "./modules/pwm.sv";
    "./modules/sync.sv";
    "tb.sv";
    "./entry.sv";
    "./modules/gen.sv";
    "./modules/pred.sv";
    "./modules/uart.sv";
    "./modules/edge_det.sv";
