// Seed: 666162408
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_4 = 1, id_5;
  assign id_5 = 0;
  initial begin
    id_1 <= 1;
    id_3 <= id_0;
  end
endmodule
