# SV_GCD_Testbench_With_Queues
A SystemVerilog testbench for verifying a Greatest Common Divisor (GCD) hardware module using object-oriented programming concepts. This testbench leverages classes and queues for modularity, reusability, and efficient stimulus generation and response handling.
