<stg><name>initialize_padded_memory<16, 10, 0></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln40 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %store_ln40 = store i5 0, i5 %m

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:5 %store_ln40 = store i4 0, i4 %x

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln40 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %icmp_ln40 = icmp_eq  i8 %indvar_flatten_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:2 %add_ln40_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln40 = br i1 %icmp_ln40, void %for.inc16, void %for.end18

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc16:0 %x_load = load i4 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc16:1 %m_load = load i5 %m

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc16:2 %add_ln40 = add i5 %m_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc16:5 %icmp_ln41 = icmp_eq  i4 %x_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc16:6 %select_ln40 = select i1 %icmp_ln41, i4 0, i4 %x_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc16:7 %select_ln40_1 = select i1 %icmp_ln41, i5 %add_ln40, i5 %m_load

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="5">
<![CDATA[
for.inc16:8 %trunc_ln40 = trunc i5 %select_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
for.inc16:9 %zext_ln41 = zext i4 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16:10 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:11 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:12 %input_0_addr = getelementptr i10 %input_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:13 %input_1_addr = getelementptr i10 %input_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:14 %input_2_addr = getelementptr i10 %input_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:15 %input_3_addr = getelementptr i10 %input_3, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:16 %input_4_addr = getelementptr i10 %input_4, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:17 %input_5_addr = getelementptr i10 %input_5, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:18 %input_6_addr = getelementptr i10 %input_6, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:19 %input_7_addr = getelementptr i10 %input_7, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:20 %input_8_addr = getelementptr i10 %input_8, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_8_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:21 %input_9_addr = getelementptr i10 %input_9, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_9_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:22 %input_10_addr = getelementptr i10 %input_10, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_10_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:23 %input_11_addr = getelementptr i10 %input_11, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_11_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:24 %input_12_addr = getelementptr i10 %input_12, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_12_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:25 %input_13_addr = getelementptr i10 %input_13, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_13_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:26 %input_14_addr = getelementptr i10 %input_14, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_14_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:27 %input_15_addr = getelementptr i10 %input_15, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="input_15_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc16:28 %switch_ln44 = switch i4 %trunc_ln40, void %arrayidx122.910.case.15, i4 0, void %arrayidx122.910.case.0, i4 1, void %arrayidx122.910.case.1, i4 2, void %arrayidx122.910.case.2, i4 3, void %arrayidx122.910.case.3, i4 4, void %arrayidx122.910.case.4, i4 5, void %arrayidx122.910.case.5, i4 6, void %arrayidx122.910.case.6, i4 7, void %arrayidx122.910.case.7, i4 8, void %arrayidx122.910.case.8, i4 9, void %arrayidx122.910.case.9, i4 10, void %arrayidx122.910.case.10, i4 11, void %arrayidx122.910.case.11, i4 12, void %arrayidx122.910.case.12, i4 13, void %arrayidx122.910.case.13, i4 14, void %arrayidx122.910.case.14

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.14:0 %store_ln44 = store i10 0, i4 %input_14_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.14:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.13:0 %store_ln44 = store i10 0, i4 %input_13_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.13:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.12:0 %store_ln44 = store i10 0, i4 %input_12_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.12:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.11:0 %store_ln44 = store i10 0, i4 %input_11_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.11:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.10:0 %store_ln44 = store i10 0, i4 %input_10_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.10:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.9:0 %store_ln44 = store i10 0, i4 %input_9_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.9:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.8:0 %store_ln44 = store i10 0, i4 %input_8_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.8:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.7:0 %store_ln44 = store i10 0, i4 %input_7_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.7:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.6:0 %store_ln44 = store i10 0, i4 %input_6_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.6:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.5:0 %store_ln44 = store i10 0, i4 %input_5_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.5:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.4:0 %store_ln44 = store i10 0, i4 %input_4_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.4:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.3:0 %store_ln44 = store i10 0, i4 %input_3_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.3:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.2:0 %store_ln44 = store i10 0, i4 %input_2_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.2:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.1:0 %store_ln44 = store i10 0, i4 %input_1_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.1:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.0:0 %store_ln44 = store i10 0, i4 %input_0_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.0:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
arrayidx122.910.case.15:0 %store_ln44 = store i10 0, i4 %input_15_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.case.15:1 %br_ln44 = br void %arrayidx122.910.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx122.910.exit:0 %add_ln41 = add i4 %select_ln40, i4 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.910.exit:1 %store_ln41 = store i8 %add_ln40_1, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.910.exit:2 %store_ln41 = store i5 %select_ln40_1, i5 %m

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx122.910.exit:3 %store_ln41 = store i4 %add_ln41, i4 %x

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx122.910.exit:4 %br_ln41 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
for.end18:0 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="input_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="input_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="input_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="input_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="input_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="input_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="input_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="input_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="input_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="input_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="input_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="input_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="input_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="input_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="input_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="input_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="StgValue_104" to="x" fromId="104" toId="4">
</dataflow>
<dataflow id="106" from="StgValue_104" to="m" fromId="104" toId="5">
</dataflow>
<dataflow id="107" from="StgValue_104" to="indvar_flatten" fromId="104" toId="6">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln40" fromId="108" toId="7">
</dataflow>
<dataflow id="110" from="indvar_flatten" to="store_ln40" fromId="6" toId="7">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln40" fromId="111" toId="8">
</dataflow>
<dataflow id="113" from="m" to="store_ln40" fromId="5" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln40" fromId="114" toId="9">
</dataflow>
<dataflow id="116" from="x" to="store_ln40" fromId="4" toId="9">
</dataflow>
<dataflow id="117" from="indvar_flatten" to="indvar_flatten_load" fromId="6" toId="11">
</dataflow>
<dataflow id="118" from="indvar_flatten_load" to="icmp_ln40" fromId="11" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln40" fromId="119" toId="12">
</dataflow>
<dataflow id="121" from="indvar_flatten_load" to="add_ln40_1" fromId="11" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_122" to="add_ln40_1" fromId="122" toId="13">
</dataflow>
<dataflow id="124" from="icmp_ln40" to="br_ln40" fromId="12" toId="14">
</dataflow>
<dataflow id="125" from="x" to="x_load" fromId="4" toId="15">
</dataflow>
<dataflow id="126" from="m" to="m_load" fromId="5" toId="16">
</dataflow>
<dataflow id="127" from="m_load" to="add_ln40" fromId="16" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln40" fromId="128" toId="17">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="133" from="VITIS_LOOP_40_1_VITIS_LOOP_41_2_str" to="specloopname_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="134" toId="19">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty" fromId="136" toId="19">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty" fromId="136" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_136" to="empty" fromId="136" toId="19">
</dataflow>
<dataflow id="140" from="x_load" to="icmp_ln41" fromId="15" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln41" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="icmp_ln41" to="select_ln40" fromId="20" toId="21">
</dataflow>
<dataflow id="144" from="StgValue_114" to="select_ln40" fromId="114" toId="21">
</dataflow>
<dataflow id="145" from="x_load" to="select_ln40" fromId="15" toId="21">
</dataflow>
<dataflow id="146" from="icmp_ln41" to="select_ln40_1" fromId="20" toId="22">
</dataflow>
<dataflow id="147" from="add_ln40" to="select_ln40_1" fromId="17" toId="22">
</dataflow>
<dataflow id="148" from="m_load" to="select_ln40_1" fromId="16" toId="22">
</dataflow>
<dataflow id="149" from="select_ln40_1" to="trunc_ln40" fromId="22" toId="23">
</dataflow>
<dataflow id="150" from="select_ln40" to="zext_ln41" fromId="21" toId="24">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln42" fromId="151" toId="25">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specpipeline_ln42" fromId="153" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specpipeline_ln42" fromId="155" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_155" to="specpipeline_ln42" fromId="155" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_155" to="specpipeline_ln42" fromId="155" toId="25">
</dataflow>
<dataflow id="160" from="empty_8" to="specpipeline_ln42" fromId="159" toId="25">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="130" toId="26">
</dataflow>
<dataflow id="163" from="empty_1" to="specloopname_ln41" fromId="162" toId="26">
</dataflow>
<dataflow id="164" from="input_0" to="input_0_addr" fromId="88" toId="27">
</dataflow>
<dataflow id="166" from="StgValue_165" to="input_0_addr" fromId="165" toId="27">
</dataflow>
<dataflow id="167" from="zext_ln41" to="input_0_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="168" from="input_1" to="input_1_addr" fromId="89" toId="28">
</dataflow>
<dataflow id="169" from="StgValue_165" to="input_1_addr" fromId="165" toId="28">
</dataflow>
<dataflow id="170" from="zext_ln41" to="input_1_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="171" from="input_2" to="input_2_addr" fromId="90" toId="29">
</dataflow>
<dataflow id="172" from="StgValue_165" to="input_2_addr" fromId="165" toId="29">
</dataflow>
<dataflow id="173" from="zext_ln41" to="input_2_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="174" from="input_3" to="input_3_addr" fromId="91" toId="30">
</dataflow>
<dataflow id="175" from="StgValue_165" to="input_3_addr" fromId="165" toId="30">
</dataflow>
<dataflow id="176" from="zext_ln41" to="input_3_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="177" from="input_4" to="input_4_addr" fromId="92" toId="31">
</dataflow>
<dataflow id="178" from="StgValue_165" to="input_4_addr" fromId="165" toId="31">
</dataflow>
<dataflow id="179" from="zext_ln41" to="input_4_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="180" from="input_5" to="input_5_addr" fromId="93" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_165" to="input_5_addr" fromId="165" toId="32">
</dataflow>
<dataflow id="182" from="zext_ln41" to="input_5_addr" fromId="24" toId="32">
</dataflow>
<dataflow id="183" from="input_6" to="input_6_addr" fromId="94" toId="33">
</dataflow>
<dataflow id="184" from="StgValue_165" to="input_6_addr" fromId="165" toId="33">
</dataflow>
<dataflow id="185" from="zext_ln41" to="input_6_addr" fromId="24" toId="33">
</dataflow>
<dataflow id="186" from="input_7" to="input_7_addr" fromId="95" toId="34">
</dataflow>
<dataflow id="187" from="StgValue_165" to="input_7_addr" fromId="165" toId="34">
</dataflow>
<dataflow id="188" from="zext_ln41" to="input_7_addr" fromId="24" toId="34">
</dataflow>
<dataflow id="189" from="input_8" to="input_8_addr" fromId="96" toId="35">
</dataflow>
<dataflow id="190" from="StgValue_165" to="input_8_addr" fromId="165" toId="35">
</dataflow>
<dataflow id="191" from="zext_ln41" to="input_8_addr" fromId="24" toId="35">
</dataflow>
<dataflow id="192" from="input_9" to="input_9_addr" fromId="97" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_165" to="input_9_addr" fromId="165" toId="36">
</dataflow>
<dataflow id="194" from="zext_ln41" to="input_9_addr" fromId="24" toId="36">
</dataflow>
<dataflow id="195" from="input_10" to="input_10_addr" fromId="98" toId="37">
</dataflow>
<dataflow id="196" from="StgValue_165" to="input_10_addr" fromId="165" toId="37">
</dataflow>
<dataflow id="197" from="zext_ln41" to="input_10_addr" fromId="24" toId="37">
</dataflow>
<dataflow id="198" from="input_11" to="input_11_addr" fromId="99" toId="38">
</dataflow>
<dataflow id="199" from="StgValue_165" to="input_11_addr" fromId="165" toId="38">
</dataflow>
<dataflow id="200" from="zext_ln41" to="input_11_addr" fromId="24" toId="38">
</dataflow>
<dataflow id="201" from="input_12" to="input_12_addr" fromId="100" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_165" to="input_12_addr" fromId="165" toId="39">
</dataflow>
<dataflow id="203" from="zext_ln41" to="input_12_addr" fromId="24" toId="39">
</dataflow>
<dataflow id="204" from="input_13" to="input_13_addr" fromId="101" toId="40">
</dataflow>
<dataflow id="205" from="StgValue_165" to="input_13_addr" fromId="165" toId="40">
</dataflow>
<dataflow id="206" from="zext_ln41" to="input_13_addr" fromId="24" toId="40">
</dataflow>
<dataflow id="207" from="input_14" to="input_14_addr" fromId="102" toId="41">
</dataflow>
<dataflow id="208" from="StgValue_165" to="input_14_addr" fromId="165" toId="41">
</dataflow>
<dataflow id="209" from="zext_ln41" to="input_14_addr" fromId="24" toId="41">
</dataflow>
<dataflow id="210" from="input_15" to="input_15_addr" fromId="103" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_165" to="input_15_addr" fromId="165" toId="42">
</dataflow>
<dataflow id="212" from="zext_ln41" to="input_15_addr" fromId="24" toId="42">
</dataflow>
<dataflow id="213" from="trunc_ln40" to="switch_ln44" fromId="23" toId="43">
</dataflow>
<dataflow id="214" from="StgValue_114" to="switch_ln44" fromId="114" toId="43">
</dataflow>
<dataflow id="216" from="StgValue_215" to="switch_ln44" fromId="215" toId="43">
</dataflow>
<dataflow id="218" from="StgValue_217" to="switch_ln44" fromId="217" toId="43">
</dataflow>
<dataflow id="220" from="StgValue_219" to="switch_ln44" fromId="219" toId="43">
</dataflow>
<dataflow id="222" from="StgValue_221" to="switch_ln44" fromId="221" toId="43">
</dataflow>
<dataflow id="224" from="StgValue_223" to="switch_ln44" fromId="223" toId="43">
</dataflow>
<dataflow id="226" from="StgValue_225" to="switch_ln44" fromId="225" toId="43">
</dataflow>
<dataflow id="228" from="StgValue_227" to="switch_ln44" fromId="227" toId="43">
</dataflow>
<dataflow id="230" from="StgValue_229" to="switch_ln44" fromId="229" toId="43">
</dataflow>
<dataflow id="232" from="StgValue_231" to="switch_ln44" fromId="231" toId="43">
</dataflow>
<dataflow id="233" from="StgValue_141" to="switch_ln44" fromId="141" toId="43">
</dataflow>
<dataflow id="235" from="StgValue_234" to="switch_ln44" fromId="234" toId="43">
</dataflow>
<dataflow id="237" from="StgValue_236" to="switch_ln44" fromId="236" toId="43">
</dataflow>
<dataflow id="239" from="StgValue_238" to="switch_ln44" fromId="238" toId="43">
</dataflow>
<dataflow id="241" from="StgValue_240" to="switch_ln44" fromId="240" toId="43">
</dataflow>
<dataflow id="243" from="StgValue_242" to="store_ln44" fromId="242" toId="44">
</dataflow>
<dataflow id="244" from="input_14_addr" to="store_ln44" fromId="41" toId="44">
</dataflow>
<dataflow id="245" from="StgValue_242" to="store_ln44" fromId="242" toId="46">
</dataflow>
<dataflow id="246" from="input_13_addr" to="store_ln44" fromId="40" toId="46">
</dataflow>
<dataflow id="247" from="StgValue_242" to="store_ln44" fromId="242" toId="48">
</dataflow>
<dataflow id="248" from="input_12_addr" to="store_ln44" fromId="39" toId="48">
</dataflow>
<dataflow id="249" from="StgValue_242" to="store_ln44" fromId="242" toId="50">
</dataflow>
<dataflow id="250" from="input_11_addr" to="store_ln44" fromId="38" toId="50">
</dataflow>
<dataflow id="251" from="StgValue_242" to="store_ln44" fromId="242" toId="52">
</dataflow>
<dataflow id="252" from="input_10_addr" to="store_ln44" fromId="37" toId="52">
</dataflow>
<dataflow id="253" from="StgValue_242" to="store_ln44" fromId="242" toId="54">
</dataflow>
<dataflow id="254" from="input_9_addr" to="store_ln44" fromId="36" toId="54">
</dataflow>
<dataflow id="255" from="StgValue_242" to="store_ln44" fromId="242" toId="56">
</dataflow>
<dataflow id="256" from="input_8_addr" to="store_ln44" fromId="35" toId="56">
</dataflow>
<dataflow id="257" from="StgValue_242" to="store_ln44" fromId="242" toId="58">
</dataflow>
<dataflow id="258" from="input_7_addr" to="store_ln44" fromId="34" toId="58">
</dataflow>
<dataflow id="259" from="StgValue_242" to="store_ln44" fromId="242" toId="60">
</dataflow>
<dataflow id="260" from="input_6_addr" to="store_ln44" fromId="33" toId="60">
</dataflow>
<dataflow id="261" from="StgValue_242" to="store_ln44" fromId="242" toId="62">
</dataflow>
<dataflow id="262" from="input_5_addr" to="store_ln44" fromId="32" toId="62">
</dataflow>
<dataflow id="263" from="StgValue_242" to="store_ln44" fromId="242" toId="64">
</dataflow>
<dataflow id="264" from="input_4_addr" to="store_ln44" fromId="31" toId="64">
</dataflow>
<dataflow id="265" from="StgValue_242" to="store_ln44" fromId="242" toId="66">
</dataflow>
<dataflow id="266" from="input_3_addr" to="store_ln44" fromId="30" toId="66">
</dataflow>
<dataflow id="267" from="StgValue_242" to="store_ln44" fromId="242" toId="68">
</dataflow>
<dataflow id="268" from="input_2_addr" to="store_ln44" fromId="29" toId="68">
</dataflow>
<dataflow id="269" from="StgValue_242" to="store_ln44" fromId="242" toId="70">
</dataflow>
<dataflow id="270" from="input_1_addr" to="store_ln44" fromId="28" toId="70">
</dataflow>
<dataflow id="271" from="StgValue_242" to="store_ln44" fromId="242" toId="72">
</dataflow>
<dataflow id="272" from="input_0_addr" to="store_ln44" fromId="27" toId="72">
</dataflow>
<dataflow id="273" from="StgValue_242" to="store_ln44" fromId="242" toId="74">
</dataflow>
<dataflow id="274" from="input_15_addr" to="store_ln44" fromId="42" toId="74">
</dataflow>
<dataflow id="275" from="select_ln40" to="add_ln41" fromId="21" toId="76">
</dataflow>
<dataflow id="276" from="StgValue_215" to="add_ln41" fromId="215" toId="76">
</dataflow>
<dataflow id="277" from="add_ln40_1" to="store_ln41" fromId="13" toId="77">
</dataflow>
<dataflow id="278" from="indvar_flatten" to="store_ln41" fromId="6" toId="77">
</dataflow>
<dataflow id="279" from="select_ln40_1" to="store_ln41" fromId="22" toId="78">
</dataflow>
<dataflow id="280" from="m" to="store_ln41" fromId="5" toId="78">
</dataflow>
<dataflow id="281" from="add_ln41" to="store_ln41" fromId="76" toId="79">
</dataflow>
<dataflow id="282" from="x" to="store_ln41" fromId="4" toId="79">
</dataflow>
<dataflow id="283" from="icmp_ln40" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="284" from="trunc_ln40" to="StgValue_2" fromId="23" toId="2">
</dataflow>
</dataflows>


</stg>
