/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [11:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [21:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [36:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  reg [13:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_66z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [45:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_3z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = celloutsig_0_27z ? celloutsig_0_33z : celloutsig_0_0z;
  assign celloutsig_1_1z = in_data[142] ? celloutsig_1_0z[1] : celloutsig_1_0z[4];
  assign celloutsig_0_16z = celloutsig_0_1z[13] ? celloutsig_0_1z[6] : celloutsig_0_15z[7];
  assign celloutsig_0_2z = celloutsig_0_1z[23] ? in_data[89] : in_data[5];
  assign celloutsig_0_33z = ~((celloutsig_0_28z[33] | celloutsig_0_8z[1]) & (celloutsig_0_3z | celloutsig_0_15z[12]));
  assign celloutsig_0_13z = ~((celloutsig_0_9z[2] | celloutsig_0_7z) & (celloutsig_0_11z[2] | celloutsig_0_6z[1]));
  assign celloutsig_0_24z = ~((celloutsig_0_6z[0] | celloutsig_0_17z[18]) & (celloutsig_0_5z | celloutsig_0_6z[2]));
  assign celloutsig_0_3z = in_data[24] | ~(in_data[2]);
  assign celloutsig_0_53z = celloutsig_0_46z | ~(celloutsig_0_41z[3]);
  assign celloutsig_0_23z = celloutsig_0_8z[4] | ~(celloutsig_0_17z[14]);
  assign celloutsig_0_30z = ~(celloutsig_0_25z[1] ^ celloutsig_0_27z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_3z[8] ^ celloutsig_1_1z);
  assign celloutsig_1_0z = ~ in_data[171:167];
  assign celloutsig_1_17z = ~ { in_data[184:140], celloutsig_1_1z };
  assign celloutsig_0_11z = ~ celloutsig_0_8z[4:1];
  assign celloutsig_0_41z = { celloutsig_0_14z[8:1], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_24z } | { in_data[42:41], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } | { in_data[79:73], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_8z[4:2], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z } | { celloutsig_0_1z[19:7], celloutsig_0_3z };
  assign celloutsig_0_28z = { in_data[35:3], celloutsig_0_11z } | in_data[46:10];
  assign celloutsig_0_4z = | { celloutsig_0_3z, in_data[29:26], celloutsig_0_0z };
  assign celloutsig_0_65z = | celloutsig_0_60z[10:0];
  assign celloutsig_1_18z = | celloutsig_1_17z[21:19];
  assign celloutsig_0_27z = | { celloutsig_0_19z[7:1], celloutsig_0_16z };
  assign celloutsig_0_43z = { celloutsig_0_0z, celloutsig_0_8z } >>> celloutsig_0_14z[9:4];
  assign celloutsig_0_60z = { celloutsig_0_41z[9:4], celloutsig_0_13z, celloutsig_0_53z, celloutsig_0_37z } >>> { celloutsig_0_51z[12:2], celloutsig_0_16z };
  assign celloutsig_0_9z = celloutsig_0_8z >>> { celloutsig_0_8z[3:2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = in_data[48:30] >>> { celloutsig_0_1z[11:2], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[95:83] >>> celloutsig_0_10z[18:6];
  assign celloutsig_0_1z = in_data[45:19] >>> { in_data[53:28], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_11z[3:1], celloutsig_0_15z, celloutsig_0_4z } >>> { celloutsig_0_17z[17:13], celloutsig_0_14z };
  assign celloutsig_0_37z = { celloutsig_0_12z[8:7], celloutsig_0_0z, celloutsig_0_4z } ~^ { celloutsig_0_9z[2:0], celloutsig_0_5z };
  assign celloutsig_0_66z = celloutsig_0_60z[6:3] ~^ celloutsig_0_43z[3:0];
  assign celloutsig_0_8z = celloutsig_0_1z[6:2] ~^ celloutsig_0_6z[7:3];
  assign celloutsig_0_20z = { celloutsig_0_14z[10:4], celloutsig_0_15z } ~^ { celloutsig_0_17z[14:13], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_1z[8:4], celloutsig_0_4z } ~^ celloutsig_0_17z[18:13];
  assign celloutsig_0_25z = { celloutsig_0_10z[2:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_23z } ~^ celloutsig_0_20z[15:7];
  always_latch
    if (clkin_data[64]) celloutsig_0_51z = 14'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_51z = { celloutsig_0_12z[7:6], celloutsig_0_14z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_14z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_14z = { in_data[91:81], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[40] & in_data[18]) | (in_data[52] & in_data[42]));
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_1z[1]) | (celloutsig_0_6z[3] & celloutsig_0_4z));
  assign celloutsig_0_21z = ~((celloutsig_0_20z[14] & celloutsig_0_5z) | (celloutsig_0_3z & celloutsig_0_10z[8]));
  assign { celloutsig_0_17z[12], celloutsig_0_17z[21:13], celloutsig_0_17z[2:0] } = ~ { celloutsig_0_14z, celloutsig_0_3z };
  assign { celloutsig_1_3z[9:5], celloutsig_1_3z[12:10] } = ~ { celloutsig_1_0z, in_data[153:151] };
  assign celloutsig_0_17z[11:3] = celloutsig_0_17z[21:13];
  assign celloutsig_1_3z[4:0] = celloutsig_1_3z[9:5];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
