// Seed: 2539858403
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wor id_7,
    input tri id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    input uwire id_12,
    input tri0 id_13
);
  wire id_15;
  assign id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    input supply0 id_14,
    output uwire id_15,
    input tri0 id_16,
    input wand id_17,
    input wand id_18,
    input tri1 id_19,
    input tri id_20
);
  assign id_15 = 1;
  module_0(
      id_20, id_13, id_14, id_15, id_19, id_18, id_14, id_0, id_14, id_16, id_12, id_15, id_9, id_13
  );
  wire id_22;
endmodule
