# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ip_2port_ram_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ip_2port_ram xil_defaultlib.glbl 
# Start time: 16:59:59 on Oct 20,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_ip_2port_ram(fast)
# Loading work.ip_2port_ram(fast)
# Loading work.ram_rw(fast)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb_ip_2port_ram.u_ip_1port_ram.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position insertpoint  \
sim:/tb_ip_2port_ram/u_ip_1port_ram/ram_rd_data
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ip_2port_ram(fast)
# Loading work.ip_2port_ram(fast)
# Loading work.ram_rw(fast)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(fast)
# Loading work.glbl(fast)
run
# Block Memory Generator module tb_ip_2port_ram.u_ip_1port_ram.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position insertpoint  \
sim:/tb_ip_2port_ram/u_ip_1port_ram/ram_wr_data
add wave -position insertpoint  \
sim:/tb_ip_2port_ram/u_ip_1port_ram/ram_addr_a
add wave -position insertpoint  \
sim:/tb_ip_2port_ram/u_ip_1port_ram/ram_addr_b
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ip_2port_ram(fast)
# Loading work.ip_2port_ram(fast)
# Loading work.ram_rw(fast)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(fast)
# Loading work.glbl(fast)
run
# Block Memory Generator module tb_ip_2port_ram.u_ip_1port_ram.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# End time: 17:05:22 on Oct 20,2023, Elapsed time: 0:05:23
# Errors: 0, Warnings: 0
