// Seed: 174384523
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input reg id_4
);
  initial
    #0 begin
      if (1) id_1 <= id_4;
      else begin
        SystemTFIdentifier(id_4 - id_4);
        if (1'b0) begin
          id_0 <= 1;
        end
      end
    end
endmodule
