--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top_processor_FPGA.twx top_processor_FPGA.ncd -o
top_processor_FPGA.twr top_processor_FPGA.pcf -ucf top_processor_FPGA.ucf

Design file:              top_processor_FPGA.ncd
Physical constraint file: top_processor_FPGA.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg_an<0>   |   10.699(R)|clk_BUFGP         |   0.000|
seg_an<1>   |   10.194(R)|clk_BUFGP         |   0.000|
seg_an<2>   |   11.152(R)|clk_BUFGP         |   0.000|
seg_an<3>   |   10.909(R)|clk_BUFGP         |   0.000|
seg_bits<0> |   48.856(R)|clk_BUFGP         |   0.000|
seg_bits<1> |   50.503(R)|clk_BUFGP         |   0.000|
seg_bits<2> |   49.141(R)|clk_BUFGP         |   0.000|
seg_bits<3> |   48.536(R)|clk_BUFGP         |   0.000|
seg_bits<4> |   50.385(R)|clk_BUFGP         |   0.000|
seg_bits<5> |   49.144(R)|clk_BUFGP         |   0.000|
seg_bits<6> |   48.722(R)|clk_BUFGP         |   0.000|
seg_bits<7> |   13.314(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock next_instr to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg_an<0>   |   28.370(R)|clk_proc          |   0.000|
seg_bits<0> |   64.296(R)|clk_proc          |   0.000|
seg_bits<1> |   65.943(R)|clk_proc          |   0.000|
seg_bits<2> |   64.581(R)|clk_proc          |   0.000|
seg_bits<3> |   63.976(R)|clk_proc          |   0.000|
seg_bits<4> |   65.825(R)|clk_proc          |   0.000|
seg_bits<5> |   64.584(R)|clk_proc          |   0.000|
seg_bits<6> |   64.162(R)|clk_proc          |   0.000|
seg_bits<7> |   29.495(R)|clk_proc          |   0.000|
------------+------------+------------------+--------+

Clock trace_en to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg_an<0>   |   30.547(R)|clk_proc          |   0.000|
seg_bits<0> |   66.473(R)|clk_proc          |   0.000|
seg_bits<1> |   68.120(R)|clk_proc          |   0.000|
seg_bits<2> |   66.758(R)|clk_proc          |   0.000|
seg_bits<3> |   66.153(R)|clk_proc          |   0.000|
seg_bits<4> |   68.002(R)|clk_proc          |   0.000|
seg_bits<5> |   66.761(R)|clk_proc          |   0.000|
seg_bits<6> |   66.339(R)|clk_proc          |   0.000|
seg_bits<7> |   31.672(R)|clk_proc          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock next_instr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
next_instr     |   17.121|         |         |         |
trace_en       |   17.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock trace_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
next_instr     |   17.121|         |         |         |
trace_en       |   17.121|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reg_sig<0>     |seg_bits<0>    |   51.545|
reg_sig<0>     |seg_bits<1>    |   53.192|
reg_sig<0>     |seg_bits<2>    |   51.830|
reg_sig<0>     |seg_bits<3>    |   51.225|
reg_sig<0>     |seg_bits<4>    |   53.074|
reg_sig<0>     |seg_bits<5>    |   51.833|
reg_sig<0>     |seg_bits<6>    |   51.411|
reg_sig<0>     |seg_bits<7>    |   14.818|
reg_sig<1>     |seg_bits<0>    |   50.699|
reg_sig<1>     |seg_bits<1>    |   52.346|
reg_sig<1>     |seg_bits<2>    |   50.984|
reg_sig<1>     |seg_bits<3>    |   50.379|
reg_sig<1>     |seg_bits<4>    |   52.228|
reg_sig<1>     |seg_bits<5>    |   50.987|
reg_sig<1>     |seg_bits<6>    |   50.565|
reg_sig<1>     |seg_bits<7>    |   15.763|
reg_sig<2>     |seg_bits<0>    |   50.821|
reg_sig<2>     |seg_bits<1>    |   52.468|
reg_sig<2>     |seg_bits<2>    |   51.106|
reg_sig<2>     |seg_bits<3>    |   50.501|
reg_sig<2>     |seg_bits<4>    |   52.350|
reg_sig<2>     |seg_bits<5>    |   51.109|
reg_sig<2>     |seg_bits<6>    |   50.687|
reg_sig<2>     |seg_bits<7>    |   14.847|
trace_en       |seg_an<0>      |   10.914|
trace_en       |seg_bits<0>    |   48.725|
trace_en       |seg_bits<1>    |   50.372|
trace_en       |seg_bits<2>    |   49.010|
trace_en       |seg_bits<3>    |   48.405|
trace_en       |seg_bits<4>    |   50.254|
trace_en       |seg_bits<5>    |   49.013|
trace_en       |seg_bits<6>    |   48.591|
trace_en       |seg_bits<7>    |   12.550|
---------------+---------------+---------+


Analysis completed Mon Mar 10 19:01:34 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



