{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669938820784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669938820800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 15:53:40 2022 " "Processing started: Thu Dec 01 15:53:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669938820800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938820800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Level -c Top_Level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Level -c Top_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938820800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669938823050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669938823050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab 6/clr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab 6/clr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clr_mux " "Found entity 1: clr_mux" {  } { { "../../../../../../intelFPGA_lite/18.1/Lab 6/clr_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Lab 6/clr_mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849591 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO.sv(8) " "Verilog HDL information at SIPO.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/SIPO.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669938849607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/SIPO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_generator " "Found entity 1: wave_generator" {  } { { "wave_generator.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.bdf" "" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_concatenation.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_concatenation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_concatenation " "Found entity 1: data_concatenation" {  } { { "data_concatenation.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/data_concatenation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/buffer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_dff " "Found entity 1: register_dff" {  } { { "register_dff.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/register_dff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO2.sv(9) " "Verilog HDL information at SIPO2.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO2.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/SIPO2.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669938849809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sipo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO2 " "Found entity 1: SIPO2" {  } { { "SIPO2.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/SIPO2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level2 " "Found entity 1: Top_Level2" {  } { { "Top_Level2.bdf" "" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669938849825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938849825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level2 " "Elaborating entity \"Top_Level2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669938849953 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED " "Pin \"LED\" is missing source" {  } { { "Top_Level2.bdf" "" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 304 1456 1632 320 "LED" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1669938849961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clr_mux clr_mux:inst9 " "Elaborating entity \"clr_mux\" for hierarchy \"clr_mux:inst9\"" {  } { { "Top_Level2.bdf" "inst9" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 496 1904 2024 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938850001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst16 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst16\"" {  } { { "Top_Level2.bdf" "inst16" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 864 1424 1576 1008 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938850009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst5 " "Elaborating entity \"counter\" for hierarchy \"counter:inst5\"" {  } { { "Top_Level2.bdf" "inst5" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 760 1240 1392 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938850017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (17)" {  } { { "counter.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669938850025 "|Top_Level2|counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst17 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst17\"" {  } { { "Top_Level2.bdf" "inst17" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 176 840 1008 256 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938850033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 17 decoder.sv(8) " "Verilog HDL assignment warning at decoder.sv(8): truncated value with size 64 to match size of target (17)" {  } { { "decoder.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/decoder.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669938850033 "|Top_Level2|decoder:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 17 decoder.sv(9) " "Verilog HDL assignment warning at decoder.sv(9): truncated value with size 64 to match size of target (17)" {  } { { "decoder.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/decoder.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669938850033 "|Top_Level2|decoder:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 17 decoder.sv(10) " "Verilog HDL assignment warning at decoder.sv(10): truncated value with size 64 to match size of target (17)" {  } { { "decoder.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/decoder.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669938850033 "|Top_Level2|decoder:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO2 SIPO2:inst " "Elaborating entity \"SIPO2\" for hierarchy \"SIPO2:inst\"" {  } { { "Top_Level2.bdf" "inst" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 176 520 664 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938850041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SIPO2.sv(20) " "Verilog HDL assignment warning at SIPO2.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "SIPO2.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/SIPO2.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669938850041 "|Top_Level2|SIPO2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_generator wave_generator:inst2 " "Elaborating entity \"wave_generator\" for hierarchy \"wave_generator:inst2\"" {  } { { "Top_Level2.bdf" "inst2" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 136 1224 1360 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938850057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 wave_generator.sv(12) " "Verilog HDL assignment warning at wave_generator.sv(12): truncated value with size 32 to match size of target (27)" {  } { { "wave_generator.sv" "" { Text "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/wave_generator.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669938850057 "|Top_Level2|wave_generator:inst2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "Top_Level2.bdf" "" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 304 1456 1632 320 "LED" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669938851660 "|Top_Level2|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669938851660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669938851820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/output_files/Top_Level.map.smsg " "Generated suppressed messages file C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/output_files/Top_Level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938853119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669938853436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669938853436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rest " "No output dependent on input pin \"rest\"" {  } { { "Top_Level2.bdf" "" { Schematic "C:/Users/ethan/OneDrive/Documents/ECE 271 final project/ECE_272_Final_Project/Top_Level2.bdf" { { 376 856 1024 392 "rest" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669938853594 "|Top_Level2|rest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669938853594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669938853594 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669938853594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669938853594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669938853594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669938853642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 15:54:13 2022 " "Processing ended: Thu Dec 01 15:54:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669938853642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669938853642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669938853642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669938853642 ""}
