Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:12:32 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             107 |           30 |
| Yes          | No                    | No                     |              77 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                         Enable Signal                                                         |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                               | bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0] |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                         | bd_0_i/hls_inst/inst/val_1_reg_626[7]                                                                                                           |                4 |              7 |         1.75 |
|  ap_clk      |                                                                                                                               | bd_0_i/hls_inst/inst/srem_9s_11ns_11_13_seq_1_U4/fn1_srem_9s_11ns_11_13_seq_1_div_U/fn1_srem_9s_11ns_11_13_seq_1_div_u_0/r_stage_reg_n_0_[0]    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                         |                                                                                                                                                 |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9s_11ns_11_13_seq_1_U4/fn1_srem_9s_11ns_11_13_seq_1_div_U/start0                                    |                                                                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9s_11ns_11_13_seq_1_U4/fn1_srem_9s_11ns_11_13_seq_1_div_U/fn1_srem_9s_11ns_11_13_seq_1_div_u_0/E[0] |                                                                                                                                                 |                2 |             11 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state24                                                                                        |                                                                                                                                                 |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/start0                                  |                                                                                                                                                 |                7 |             25 |         3.57 |
|  ap_clk      |                                                                                                                               | ap_rst                                                                                                                                          |               26 |             94 |         3.62 |
|  ap_clk      |                                                                                                                               |                                                                                                                                                 |               36 |            105 |         2.92 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


