{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1961, "design__instance__area": 19716.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00324540538713336, "power__switching__total": 0.001822174177505076, "power__leakage__total": 2.1432001062748895e-08, "power__total": 0.00506760086864233, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.13700523048286153, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12476685315823488, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4521523561320228, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.9830100345290473, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.452152, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.714931, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1513815643464744, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.13461575291053302, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9883768527818693, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.9559420192670329, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -34.08706657863338, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.9559420192670329, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.988377, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 80, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.478206, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.12885017029156345, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11837846316041202, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.24952551842143156, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.200771516206093, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.249526, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.133819, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.12584468545659977, "clock__skew__worst_setup": 0.11757613271339958, "timing__hold__ws": 0.24629443626148373, "timing__setup__ws": -1.0186465292928468, "timing__hold__tns": 0, "timing__setup__tns": -40.32803360956053, "timing__hold__wns": 0, "timing__setup__wns": -1.0186465292928468, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.246294, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 227, "timing__setup_r2r__ws": 7.468051, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.72 172.44", "design__core__bbox": "5.52 10.88 155.94 160.48", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 65, "design__die__area": 27887, "design__core__area": 22502.8, "design__instance__count__stdcell": 1961, "design__instance__area__stdcell": 19716.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.876175, "design__instance__utilization__stdcell": 0.876175, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3745837, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 51438.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 282, "antenna__violating__nets": 6, "antenna__violating__pins": 6, "route__antenna_violation__count": 6, "route__net": 1664, "route__net__special": 2, "route__drc_errors__iter:1": 1388, "route__wirelength__iter:1": 61330, "route__drc_errors__iter:2": 611, "route__wirelength__iter:2": 60697, "route__drc_errors__iter:3": 523, "route__wirelength__iter:3": 60356, "route__drc_errors__iter:4": 39, "route__wirelength__iter:4": 60195, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 60183, "route__drc_errors": 0, "route__wirelength": 60183, "route__vias": 12751, "route__vias__singlecut": 12751, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 337.575, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 24, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 24, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 24, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.13366617913071532, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.1239854781714049, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4476841246651706, "timing__setup__ws__corner:min_tt_025C_1v80": 4.015301982336573, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.447684, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.720634, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 24, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.14627087455267726, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.13278432895731515, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9802633426884428, "timing__setup__ws__corner:min_ss_100C_1v60": -0.8981917686064225, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -29.22412616841262, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.8981917686064225, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.980263, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 57, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.488205, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 24, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.12584468545659977, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11757613271339958, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.24629443626148373, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.215188428722403, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.246294, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.137837, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 24, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.14495970112351242, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.12828242997628897, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4573278551967154, "timing__setup__ws__corner:max_tt_025C_1v80": 3.946401983568921, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.457328, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.708982, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 24, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.16164590956633687, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.13975641872684283, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9978333997061684, "timing__setup__ws__corner:max_ss_100C_1v60": -1.0186465292928468, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -40.32803360956053, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.0186465292928468, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.997833, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 90, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.468051, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 24, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.13529945602400925, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12091854249029027, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.25328245773186536, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.192129539937999, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.253282, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.129673, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 24, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 24, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79774, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79925, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00226102, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00209506, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000729436, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00209506, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000751, "ir__drop__worst": 0.00226, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}