# Design-of-a-Simple-CPU-in-Verilog
Developed a Simple CPU that contains Latches, ALU, FSM, and decoder in Verilog, simulated using Vivado to perform various arithmetic and logical operations displaying results on 7-segment displays.
