Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.84 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.85 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: colorbar_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "colorbar_generator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "colorbar_generator"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : colorbar_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 65
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : colorbar_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : No
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8613/VHDL/PT8613 (work)/colorbar_generator.vhd" in Library work.
Architecture behavioral of Entity colorbar_generator is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <colorbar_generator> (Architecture <behavioral>).
Entity <colorbar_generator> analyzed. Unit <colorbar_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <colorbar_generator>.
    Related source file is "F:/PT8613/VHDL/PT8613 (work)/colorbar_generator.vhd".
WARNING:Xst:647 - Input <h_grid_state_i<0>> is never used.
WARNING:Xst:647 - Input <pattern_i<15:2>> is never used.
    Found 3-bit register for signal <color_presence_o>.
    Found 5-bit register for signal <color_level_o>.
    Found 3-bit 8-to-1 multiplexer for signal <$n0003> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <colorbar_generator> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 3-bit register                    : 1
 5-bit register                    : 1
# Multiplexers                     : 1
 3-bit 8-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <color_level_o_1> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <color_level_o_3> (without init value) has a constant value of 0 in block <colorbar_generator>.
Register <color_level_o_2> equivalent to <color_level_o_0> has been removed

Optimizing unit <colorbar_generator> ...
WARNING:Xst:1426 - The value init of the FF/Latch color_level_o_4 hinder the constant cleaning in the block colorbar_generator.
   You should achieve better results by setting this init to 1.
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block colorbar_generator, actual ratio is 0.
FlipFlop color_level_o_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : colorbar_generator.ngr
Top Level Output File Name         : colorbar_generator
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 30

Macro Statistics :
# Registers                        : 2
#      3-bit register              : 1
#      5-bit register              : 1
# Multiplexers                     : 1
#      3-bit 8-to-1 multiplexer    : 1

Cell Usage :
# BELS                             : 7
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 1
#      LUT4                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 6
#      FDE                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 6
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                       4  out of   9280     0%  
 Number of Slice Flip Flops:             6  out of  18560     0%  
 Number of 4 input LUTs:                 2  out of  18560     0%  
 Number of bonded IOBs:                 30  out of    556     5%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.873ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 3)
  Source:            h_grid_state_i<2> (PAD)
  Destination:       color_level_o_0 (FF)
  Destination Clock: clk_i rising

  Data Path: h_grid_state_i<2> to color_level_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  h_grid_state_i_2_IBUF (h_grid_state_i_2_IBUF)
     LUT2:I0->O            1   0.313   0.506  _n0002<2>1_SW0 (N01)
     LUT4:I1->O            2   0.313   0.000  _n0002<2>1 (_n0002<2>)
     FDE:D                     0.234          color_level_o_0
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            color_presence_o_2 (FF)
  Destination:       color_presence_o<2> (PAD)
  Source Clock:      clk_i rising

  Data Path: color_presence_o_2 to color_presence_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.374   0.390  color_presence_o_2 (color_presence_o_2)
     OBUF:I->O                 2.851          color_presence_o_2_OBUF (color_presence_o<2>)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
CPU : 7.28 / 9.22 s | Elapsed : 8.00 / 9.00 s
 
--> 

Total memory usage is 149424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

