<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='srdydrdy_lib.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: srdydrdy_lib
    <br/>
    Created: Dec 22, 2009
    <br/>
    Updated: Apr 20, 2013
    <br/>
    SVN Updated: May 11, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Library
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     ASIC proven
    
    ,
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: Others
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The srdy-drdy library provides a group of components all built around a common data-transfer protocol.  This protocol is used in datapath applications and provides bidirectional flow control.
     <br/>
     Components in the library provide basic timing closure, clock domain crossing, basic and advanced buffering, and some arbitration and specialized components.  The components in the library have been used in multiple successful tape-outs and FPGA designs.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
