// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dataflow_in_loop (
        ap_clk,
        ap_rst,
        i_0_i_i,
        m_axi_imatrix_AWVALID,
        m_axi_imatrix_AWREADY,
        m_axi_imatrix_AWADDR,
        m_axi_imatrix_AWID,
        m_axi_imatrix_AWLEN,
        m_axi_imatrix_AWSIZE,
        m_axi_imatrix_AWBURST,
        m_axi_imatrix_AWLOCK,
        m_axi_imatrix_AWCACHE,
        m_axi_imatrix_AWPROT,
        m_axi_imatrix_AWQOS,
        m_axi_imatrix_AWREGION,
        m_axi_imatrix_AWUSER,
        m_axi_imatrix_WVALID,
        m_axi_imatrix_WREADY,
        m_axi_imatrix_WDATA,
        m_axi_imatrix_WSTRB,
        m_axi_imatrix_WLAST,
        m_axi_imatrix_WID,
        m_axi_imatrix_WUSER,
        m_axi_imatrix_ARVALID,
        m_axi_imatrix_ARREADY,
        m_axi_imatrix_ARADDR,
        m_axi_imatrix_ARID,
        m_axi_imatrix_ARLEN,
        m_axi_imatrix_ARSIZE,
        m_axi_imatrix_ARBURST,
        m_axi_imatrix_ARLOCK,
        m_axi_imatrix_ARCACHE,
        m_axi_imatrix_ARPROT,
        m_axi_imatrix_ARQOS,
        m_axi_imatrix_ARREGION,
        m_axi_imatrix_ARUSER,
        m_axi_imatrix_RVALID,
        m_axi_imatrix_RREADY,
        m_axi_imatrix_RDATA,
        m_axi_imatrix_RLAST,
        m_axi_imatrix_RID,
        m_axi_imatrix_RUSER,
        m_axi_imatrix_RRESP,
        m_axi_imatrix_BVALID,
        m_axi_imatrix_BREADY,
        m_axi_imatrix_BRESP,
        m_axi_imatrix_BID,
        m_axi_imatrix_BUSER,
        imatrix_offset,
        m_axi_omatrix_AWVALID,
        m_axi_omatrix_AWREADY,
        m_axi_omatrix_AWADDR,
        m_axi_omatrix_AWID,
        m_axi_omatrix_AWLEN,
        m_axi_omatrix_AWSIZE,
        m_axi_omatrix_AWBURST,
        m_axi_omatrix_AWLOCK,
        m_axi_omatrix_AWCACHE,
        m_axi_omatrix_AWPROT,
        m_axi_omatrix_AWQOS,
        m_axi_omatrix_AWREGION,
        m_axi_omatrix_AWUSER,
        m_axi_omatrix_WVALID,
        m_axi_omatrix_WREADY,
        m_axi_omatrix_WDATA,
        m_axi_omatrix_WSTRB,
        m_axi_omatrix_WLAST,
        m_axi_omatrix_WID,
        m_axi_omatrix_WUSER,
        m_axi_omatrix_ARVALID,
        m_axi_omatrix_ARREADY,
        m_axi_omatrix_ARADDR,
        m_axi_omatrix_ARID,
        m_axi_omatrix_ARLEN,
        m_axi_omatrix_ARSIZE,
        m_axi_omatrix_ARBURST,
        m_axi_omatrix_ARLOCK,
        m_axi_omatrix_ARCACHE,
        m_axi_omatrix_ARPROT,
        m_axi_omatrix_ARQOS,
        m_axi_omatrix_ARREGION,
        m_axi_omatrix_ARUSER,
        m_axi_omatrix_RVALID,
        m_axi_omatrix_RREADY,
        m_axi_omatrix_RDATA,
        m_axi_omatrix_RLAST,
        m_axi_omatrix_RID,
        m_axi_omatrix_RUSER,
        m_axi_omatrix_RRESP,
        m_axi_omatrix_BVALID,
        m_axi_omatrix_BREADY,
        m_axi_omatrix_BRESP,
        m_axi_omatrix_BID,
        m_axi_omatrix_BUSER,
        omatrix_offset,
        i_0_i_i_ap_vld,
        imatrix_offset_ap_vld,
        omatrix_offset_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [1:0] i_0_i_i;
output   m_axi_imatrix_AWVALID;
input   m_axi_imatrix_AWREADY;
output  [31:0] m_axi_imatrix_AWADDR;
output  [0:0] m_axi_imatrix_AWID;
output  [31:0] m_axi_imatrix_AWLEN;
output  [2:0] m_axi_imatrix_AWSIZE;
output  [1:0] m_axi_imatrix_AWBURST;
output  [1:0] m_axi_imatrix_AWLOCK;
output  [3:0] m_axi_imatrix_AWCACHE;
output  [2:0] m_axi_imatrix_AWPROT;
output  [3:0] m_axi_imatrix_AWQOS;
output  [3:0] m_axi_imatrix_AWREGION;
output  [0:0] m_axi_imatrix_AWUSER;
output   m_axi_imatrix_WVALID;
input   m_axi_imatrix_WREADY;
output  [31:0] m_axi_imatrix_WDATA;
output  [3:0] m_axi_imatrix_WSTRB;
output   m_axi_imatrix_WLAST;
output  [0:0] m_axi_imatrix_WID;
output  [0:0] m_axi_imatrix_WUSER;
output   m_axi_imatrix_ARVALID;
input   m_axi_imatrix_ARREADY;
output  [31:0] m_axi_imatrix_ARADDR;
output  [0:0] m_axi_imatrix_ARID;
output  [31:0] m_axi_imatrix_ARLEN;
output  [2:0] m_axi_imatrix_ARSIZE;
output  [1:0] m_axi_imatrix_ARBURST;
output  [1:0] m_axi_imatrix_ARLOCK;
output  [3:0] m_axi_imatrix_ARCACHE;
output  [2:0] m_axi_imatrix_ARPROT;
output  [3:0] m_axi_imatrix_ARQOS;
output  [3:0] m_axi_imatrix_ARREGION;
output  [0:0] m_axi_imatrix_ARUSER;
input   m_axi_imatrix_RVALID;
output   m_axi_imatrix_RREADY;
input  [31:0] m_axi_imatrix_RDATA;
input   m_axi_imatrix_RLAST;
input  [0:0] m_axi_imatrix_RID;
input  [0:0] m_axi_imatrix_RUSER;
input  [1:0] m_axi_imatrix_RRESP;
input   m_axi_imatrix_BVALID;
output   m_axi_imatrix_BREADY;
input  [1:0] m_axi_imatrix_BRESP;
input  [0:0] m_axi_imatrix_BID;
input  [0:0] m_axi_imatrix_BUSER;
input  [29:0] imatrix_offset;
output   m_axi_omatrix_AWVALID;
input   m_axi_omatrix_AWREADY;
output  [31:0] m_axi_omatrix_AWADDR;
output  [0:0] m_axi_omatrix_AWID;
output  [31:0] m_axi_omatrix_AWLEN;
output  [2:0] m_axi_omatrix_AWSIZE;
output  [1:0] m_axi_omatrix_AWBURST;
output  [1:0] m_axi_omatrix_AWLOCK;
output  [3:0] m_axi_omatrix_AWCACHE;
output  [2:0] m_axi_omatrix_AWPROT;
output  [3:0] m_axi_omatrix_AWQOS;
output  [3:0] m_axi_omatrix_AWREGION;
output  [0:0] m_axi_omatrix_AWUSER;
output   m_axi_omatrix_WVALID;
input   m_axi_omatrix_WREADY;
output  [31:0] m_axi_omatrix_WDATA;
output  [3:0] m_axi_omatrix_WSTRB;
output   m_axi_omatrix_WLAST;
output  [0:0] m_axi_omatrix_WID;
output  [0:0] m_axi_omatrix_WUSER;
output   m_axi_omatrix_ARVALID;
input   m_axi_omatrix_ARREADY;
output  [31:0] m_axi_omatrix_ARADDR;
output  [0:0] m_axi_omatrix_ARID;
output  [31:0] m_axi_omatrix_ARLEN;
output  [2:0] m_axi_omatrix_ARSIZE;
output  [1:0] m_axi_omatrix_ARBURST;
output  [1:0] m_axi_omatrix_ARLOCK;
output  [3:0] m_axi_omatrix_ARCACHE;
output  [2:0] m_axi_omatrix_ARPROT;
output  [3:0] m_axi_omatrix_ARQOS;
output  [3:0] m_axi_omatrix_ARREGION;
output  [0:0] m_axi_omatrix_ARUSER;
input   m_axi_omatrix_RVALID;
output   m_axi_omatrix_RREADY;
input  [31:0] m_axi_omatrix_RDATA;
input   m_axi_omatrix_RLAST;
input  [0:0] m_axi_omatrix_RID;
input  [0:0] m_axi_omatrix_RUSER;
input  [1:0] m_axi_omatrix_RRESP;
input   m_axi_omatrix_BVALID;
output   m_axi_omatrix_BREADY;
input  [1:0] m_axi_omatrix_BRESP;
input  [0:0] m_axi_omatrix_BID;
input  [0:0] m_axi_omatrix_BUSER;
input  [29:0] omatrix_offset;
input   i_0_i_i_ap_vld;
input   imatrix_offset_ap_vld;
input   omatrix_offset_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [5:0] in1_buf_0_i_q0;
wire   [5:0] in1_buf_0_t_q0;
wire   [5:0] in1_buf_1_i_q0;
wire   [5:0] in1_buf_1_t_q0;
wire   [5:0] in1_buf_2_i_q0;
wire   [5:0] in1_buf_2_t_q0;
wire   [5:0] in1_buf_3_i_q0;
wire   [5:0] in1_buf_3_t_q0;
wire   [5:0] in1_buf_4_i_q0;
wire   [5:0] in1_buf_4_t_q0;
wire   [5:0] in1_buf_5_i_q0;
wire   [5:0] in1_buf_5_t_q0;
wire   [5:0] in1_buf_6_i_q0;
wire   [5:0] in1_buf_6_t_q0;
wire   [5:0] in1_buf_7_i_q0;
wire   [5:0] in1_buf_7_t_q0;
wire   [5:0] in1_buf_8_i_q0;
wire   [5:0] in1_buf_8_t_q0;
wire   [5:0] in1_buf_9_i_q0;
wire   [5:0] in1_buf_9_t_q0;
wire   [5:0] in1_buf_10_i_q0;
wire   [5:0] in1_buf_10_t_q0;
wire   [5:0] in1_buf_11_i_q0;
wire   [5:0] in1_buf_11_t_q0;
wire   [5:0] in1_buf_12_i_q0;
wire   [5:0] in1_buf_12_t_q0;
wire   [5:0] in1_buf_13_i_q0;
wire   [5:0] in1_buf_13_t_q0;
wire   [5:0] in1_buf_14_i_q0;
wire   [5:0] in1_buf_14_t_q0;
wire   [5:0] in1_buf_15_i_q0;
wire   [5:0] in1_buf_15_t_q0;
wire   [31:0] out_buf_0_i_q0;
wire   [31:0] out_buf_0_t_q0;
wire   [31:0] out_buf_1_i_q0;
wire   [31:0] out_buf_1_t_q0;
wire   [31:0] out_buf_2_i_q0;
wire   [31:0] out_buf_2_t_q0;
wire   [31:0] out_buf_3_i_q0;
wire   [31:0] out_buf_3_t_q0;
wire   [31:0] out_buf_4_i_q0;
wire   [31:0] out_buf_4_t_q0;
wire   [31:0] out_buf_5_i_q0;
wire   [31:0] out_buf_5_t_q0;
wire   [31:0] out_buf_6_i_q0;
wire   [31:0] out_buf_6_t_q0;
wire   [31:0] out_buf_7_i_q0;
wire   [31:0] out_buf_7_t_q0;
wire   [31:0] out_buf_8_i_q0;
wire   [31:0] out_buf_8_t_q0;
wire   [31:0] out_buf_9_i_q0;
wire   [31:0] out_buf_9_t_q0;
wire   [31:0] out_buf_10_i_q0;
wire   [31:0] out_buf_10_t_q0;
wire   [31:0] out_buf_11_i_q0;
wire   [31:0] out_buf_11_t_q0;
wire   [31:0] out_buf_12_i_q0;
wire   [31:0] out_buf_12_t_q0;
wire   [31:0] out_buf_13_i_q0;
wire   [31:0] out_buf_13_t_q0;
wire   [31:0] out_buf_14_i_q0;
wire   [31:0] out_buf_14_t_q0;
wire   [31:0] out_buf_15_i_q0;
wire   [31:0] out_buf_15_t_q0;
wire    Loop_0_proc19_U0_ap_start;
wire    Loop_0_proc19_U0_ap_done;
wire    Loop_0_proc19_U0_ap_continue;
wire    Loop_0_proc19_U0_ap_idle;
wire    Loop_0_proc19_U0_ap_ready;
wire   [0:0] Loop_0_proc19_U0_in1_buf_0_address0;
wire    Loop_0_proc19_U0_in1_buf_0_ce0;
wire    Loop_0_proc19_U0_in1_buf_0_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_0_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_1_address0;
wire    Loop_0_proc19_U0_in1_buf_1_ce0;
wire    Loop_0_proc19_U0_in1_buf_1_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_1_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_2_address0;
wire    Loop_0_proc19_U0_in1_buf_2_ce0;
wire    Loop_0_proc19_U0_in1_buf_2_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_2_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_3_address0;
wire    Loop_0_proc19_U0_in1_buf_3_ce0;
wire    Loop_0_proc19_U0_in1_buf_3_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_3_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_4_address0;
wire    Loop_0_proc19_U0_in1_buf_4_ce0;
wire    Loop_0_proc19_U0_in1_buf_4_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_4_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_5_address0;
wire    Loop_0_proc19_U0_in1_buf_5_ce0;
wire    Loop_0_proc19_U0_in1_buf_5_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_5_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_6_address0;
wire    Loop_0_proc19_U0_in1_buf_6_ce0;
wire    Loop_0_proc19_U0_in1_buf_6_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_6_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_7_address0;
wire    Loop_0_proc19_U0_in1_buf_7_ce0;
wire    Loop_0_proc19_U0_in1_buf_7_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_7_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_8_address0;
wire    Loop_0_proc19_U0_in1_buf_8_ce0;
wire    Loop_0_proc19_U0_in1_buf_8_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_8_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_9_address0;
wire    Loop_0_proc19_U0_in1_buf_9_ce0;
wire    Loop_0_proc19_U0_in1_buf_9_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_9_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_10_address0;
wire    Loop_0_proc19_U0_in1_buf_10_ce0;
wire    Loop_0_proc19_U0_in1_buf_10_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_10_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_11_address0;
wire    Loop_0_proc19_U0_in1_buf_11_ce0;
wire    Loop_0_proc19_U0_in1_buf_11_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_11_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_12_address0;
wire    Loop_0_proc19_U0_in1_buf_12_ce0;
wire    Loop_0_proc19_U0_in1_buf_12_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_12_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_13_address0;
wire    Loop_0_proc19_U0_in1_buf_13_ce0;
wire    Loop_0_proc19_U0_in1_buf_13_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_13_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_14_address0;
wire    Loop_0_proc19_U0_in1_buf_14_ce0;
wire    Loop_0_proc19_U0_in1_buf_14_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_14_d0;
wire   [0:0] Loop_0_proc19_U0_in1_buf_15_address0;
wire    Loop_0_proc19_U0_in1_buf_15_ce0;
wire    Loop_0_proc19_U0_in1_buf_15_we0;
wire   [5:0] Loop_0_proc19_U0_in1_buf_15_d0;
wire   [0:0] Loop_0_proc19_U0_i_0_i_i_c_din;
wire    Loop_0_proc19_U0_i_0_i_i_c_write;
wire   [29:0] Loop_0_proc19_U0_imatrix_offset_out_din;
wire    Loop_0_proc19_U0_imatrix_offset_out_write;
wire   [29:0] Loop_0_proc19_U0_omatrix_offset_out_din;
wire    Loop_0_proc19_U0_omatrix_offset_out_write;
wire    ap_channel_done_in1_buf_15;
wire    Loop_0_proc19_U0_in1_buf_15_full_n;
reg    ap_sync_reg_channel_write_in1_buf_15;
wire    ap_sync_channel_write_in1_buf_15;
wire    ap_channel_done_in1_buf_14;
wire    Loop_0_proc19_U0_in1_buf_14_full_n;
reg    ap_sync_reg_channel_write_in1_buf_14;
wire    ap_sync_channel_write_in1_buf_14;
wire    ap_channel_done_in1_buf_13;
wire    Loop_0_proc19_U0_in1_buf_13_full_n;
reg    ap_sync_reg_channel_write_in1_buf_13;
wire    ap_sync_channel_write_in1_buf_13;
wire    ap_channel_done_in1_buf_12;
wire    Loop_0_proc19_U0_in1_buf_12_full_n;
reg    ap_sync_reg_channel_write_in1_buf_12;
wire    ap_sync_channel_write_in1_buf_12;
wire    ap_channel_done_in1_buf_11;
wire    Loop_0_proc19_U0_in1_buf_11_full_n;
reg    ap_sync_reg_channel_write_in1_buf_11;
wire    ap_sync_channel_write_in1_buf_11;
wire    ap_channel_done_in1_buf_10;
wire    Loop_0_proc19_U0_in1_buf_10_full_n;
reg    ap_sync_reg_channel_write_in1_buf_10;
wire    ap_sync_channel_write_in1_buf_10;
wire    ap_channel_done_in1_buf_9;
wire    Loop_0_proc19_U0_in1_buf_9_full_n;
reg    ap_sync_reg_channel_write_in1_buf_9;
wire    ap_sync_channel_write_in1_buf_9;
wire    ap_channel_done_in1_buf_8;
wire    Loop_0_proc19_U0_in1_buf_8_full_n;
reg    ap_sync_reg_channel_write_in1_buf_8;
wire    ap_sync_channel_write_in1_buf_8;
wire    ap_channel_done_in1_buf_7;
wire    Loop_0_proc19_U0_in1_buf_7_full_n;
reg    ap_sync_reg_channel_write_in1_buf_7;
wire    ap_sync_channel_write_in1_buf_7;
wire    ap_channel_done_in1_buf_6;
wire    Loop_0_proc19_U0_in1_buf_6_full_n;
reg    ap_sync_reg_channel_write_in1_buf_6;
wire    ap_sync_channel_write_in1_buf_6;
wire    ap_channel_done_in1_buf_5;
wire    Loop_0_proc19_U0_in1_buf_5_full_n;
reg    ap_sync_reg_channel_write_in1_buf_5;
wire    ap_sync_channel_write_in1_buf_5;
wire    ap_channel_done_in1_buf_4;
wire    Loop_0_proc19_U0_in1_buf_4_full_n;
reg    ap_sync_reg_channel_write_in1_buf_4;
wire    ap_sync_channel_write_in1_buf_4;
wire    ap_channel_done_in1_buf_3;
wire    Loop_0_proc19_U0_in1_buf_3_full_n;
reg    ap_sync_reg_channel_write_in1_buf_3;
wire    ap_sync_channel_write_in1_buf_3;
wire    ap_channel_done_in1_buf_2;
wire    Loop_0_proc19_U0_in1_buf_2_full_n;
reg    ap_sync_reg_channel_write_in1_buf_2;
wire    ap_sync_channel_write_in1_buf_2;
wire    ap_channel_done_in1_buf_1;
wire    Loop_0_proc19_U0_in1_buf_1_full_n;
reg    ap_sync_reg_channel_write_in1_buf_1;
wire    ap_sync_channel_write_in1_buf_1;
wire    ap_channel_done_in1_buf_0;
wire    Loop_0_proc19_U0_in1_buf_0_full_n;
reg    ap_sync_reg_channel_write_in1_buf_0;
wire    ap_sync_channel_write_in1_buf_0;
wire    Loop_1_proc_U0_ap_start;
wire    Loop_1_proc_U0_ap_done;
wire    Loop_1_proc_U0_ap_continue;
wire    Loop_1_proc_U0_ap_idle;
wire    Loop_1_proc_U0_ap_ready;
wire   [0:0] Loop_1_proc_U0_in1_buf_0_address0;
wire    Loop_1_proc_U0_in1_buf_0_ce0;
wire    Loop_1_proc_U0_m_axi_imatrix_AWVALID;
wire   [31:0] Loop_1_proc_U0_m_axi_imatrix_AWADDR;
wire   [0:0] Loop_1_proc_U0_m_axi_imatrix_AWID;
wire   [31:0] Loop_1_proc_U0_m_axi_imatrix_AWLEN;
wire   [2:0] Loop_1_proc_U0_m_axi_imatrix_AWSIZE;
wire   [1:0] Loop_1_proc_U0_m_axi_imatrix_AWBURST;
wire   [1:0] Loop_1_proc_U0_m_axi_imatrix_AWLOCK;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_AWCACHE;
wire   [2:0] Loop_1_proc_U0_m_axi_imatrix_AWPROT;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_AWQOS;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_AWREGION;
wire   [0:0] Loop_1_proc_U0_m_axi_imatrix_AWUSER;
wire    Loop_1_proc_U0_m_axi_imatrix_WVALID;
wire   [31:0] Loop_1_proc_U0_m_axi_imatrix_WDATA;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_WSTRB;
wire    Loop_1_proc_U0_m_axi_imatrix_WLAST;
wire   [0:0] Loop_1_proc_U0_m_axi_imatrix_WID;
wire   [0:0] Loop_1_proc_U0_m_axi_imatrix_WUSER;
wire    Loop_1_proc_U0_m_axi_imatrix_ARVALID;
wire   [31:0] Loop_1_proc_U0_m_axi_imatrix_ARADDR;
wire   [0:0] Loop_1_proc_U0_m_axi_imatrix_ARID;
wire   [31:0] Loop_1_proc_U0_m_axi_imatrix_ARLEN;
wire   [2:0] Loop_1_proc_U0_m_axi_imatrix_ARSIZE;
wire   [1:0] Loop_1_proc_U0_m_axi_imatrix_ARBURST;
wire   [1:0] Loop_1_proc_U0_m_axi_imatrix_ARLOCK;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_ARCACHE;
wire   [2:0] Loop_1_proc_U0_m_axi_imatrix_ARPROT;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_ARQOS;
wire   [3:0] Loop_1_proc_U0_m_axi_imatrix_ARREGION;
wire   [0:0] Loop_1_proc_U0_m_axi_imatrix_ARUSER;
wire    Loop_1_proc_U0_m_axi_imatrix_RREADY;
wire    Loop_1_proc_U0_m_axi_imatrix_BREADY;
wire    Loop_1_proc_U0_imatrix_offset_read;
wire   [0:0] Loop_1_proc_U0_out_buf_0_address0;
wire    Loop_1_proc_U0_out_buf_0_ce0;
wire    Loop_1_proc_U0_out_buf_0_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_0_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_1_address0;
wire    Loop_1_proc_U0_in1_buf_1_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_1_address0;
wire    Loop_1_proc_U0_out_buf_1_ce0;
wire    Loop_1_proc_U0_out_buf_1_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_1_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_2_address0;
wire    Loop_1_proc_U0_in1_buf_2_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_2_address0;
wire    Loop_1_proc_U0_out_buf_2_ce0;
wire    Loop_1_proc_U0_out_buf_2_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_2_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_3_address0;
wire    Loop_1_proc_U0_in1_buf_3_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_3_address0;
wire    Loop_1_proc_U0_out_buf_3_ce0;
wire    Loop_1_proc_U0_out_buf_3_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_3_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_4_address0;
wire    Loop_1_proc_U0_in1_buf_4_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_4_address0;
wire    Loop_1_proc_U0_out_buf_4_ce0;
wire    Loop_1_proc_U0_out_buf_4_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_4_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_5_address0;
wire    Loop_1_proc_U0_in1_buf_5_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_5_address0;
wire    Loop_1_proc_U0_out_buf_5_ce0;
wire    Loop_1_proc_U0_out_buf_5_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_5_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_6_address0;
wire    Loop_1_proc_U0_in1_buf_6_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_6_address0;
wire    Loop_1_proc_U0_out_buf_6_ce0;
wire    Loop_1_proc_U0_out_buf_6_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_6_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_7_address0;
wire    Loop_1_proc_U0_in1_buf_7_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_7_address0;
wire    Loop_1_proc_U0_out_buf_7_ce0;
wire    Loop_1_proc_U0_out_buf_7_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_7_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_8_address0;
wire    Loop_1_proc_U0_in1_buf_8_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_8_address0;
wire    Loop_1_proc_U0_out_buf_8_ce0;
wire    Loop_1_proc_U0_out_buf_8_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_8_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_9_address0;
wire    Loop_1_proc_U0_in1_buf_9_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_9_address0;
wire    Loop_1_proc_U0_out_buf_9_ce0;
wire    Loop_1_proc_U0_out_buf_9_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_9_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_10_address0;
wire    Loop_1_proc_U0_in1_buf_10_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_10_address0;
wire    Loop_1_proc_U0_out_buf_10_ce0;
wire    Loop_1_proc_U0_out_buf_10_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_10_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_11_address0;
wire    Loop_1_proc_U0_in1_buf_11_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_11_address0;
wire    Loop_1_proc_U0_out_buf_11_ce0;
wire    Loop_1_proc_U0_out_buf_11_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_11_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_12_address0;
wire    Loop_1_proc_U0_in1_buf_12_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_12_address0;
wire    Loop_1_proc_U0_out_buf_12_ce0;
wire    Loop_1_proc_U0_out_buf_12_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_12_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_13_address0;
wire    Loop_1_proc_U0_in1_buf_13_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_13_address0;
wire    Loop_1_proc_U0_out_buf_13_ce0;
wire    Loop_1_proc_U0_out_buf_13_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_13_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_14_address0;
wire    Loop_1_proc_U0_in1_buf_14_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_14_address0;
wire    Loop_1_proc_U0_out_buf_14_ce0;
wire    Loop_1_proc_U0_out_buf_14_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_14_d0;
wire   [0:0] Loop_1_proc_U0_in1_buf_15_address0;
wire    Loop_1_proc_U0_in1_buf_15_ce0;
wire   [0:0] Loop_1_proc_U0_out_buf_15_address0;
wire    Loop_1_proc_U0_out_buf_15_ce0;
wire    Loop_1_proc_U0_out_buf_15_we0;
wire   [31:0] Loop_1_proc_U0_out_buf_15_d0;
wire    ap_channel_done_out_buf_15;
wire    Loop_1_proc_U0_out_buf_15_full_n;
reg    ap_sync_reg_channel_write_out_buf_15;
wire    ap_sync_channel_write_out_buf_15;
wire    ap_channel_done_out_buf_14;
wire    Loop_1_proc_U0_out_buf_14_full_n;
reg    ap_sync_reg_channel_write_out_buf_14;
wire    ap_sync_channel_write_out_buf_14;
wire    ap_channel_done_out_buf_13;
wire    Loop_1_proc_U0_out_buf_13_full_n;
reg    ap_sync_reg_channel_write_out_buf_13;
wire    ap_sync_channel_write_out_buf_13;
wire    ap_channel_done_out_buf_12;
wire    Loop_1_proc_U0_out_buf_12_full_n;
reg    ap_sync_reg_channel_write_out_buf_12;
wire    ap_sync_channel_write_out_buf_12;
wire    ap_channel_done_out_buf_11;
wire    Loop_1_proc_U0_out_buf_11_full_n;
reg    ap_sync_reg_channel_write_out_buf_11;
wire    ap_sync_channel_write_out_buf_11;
wire    ap_channel_done_out_buf_10;
wire    Loop_1_proc_U0_out_buf_10_full_n;
reg    ap_sync_reg_channel_write_out_buf_10;
wire    ap_sync_channel_write_out_buf_10;
wire    ap_channel_done_out_buf_9;
wire    Loop_1_proc_U0_out_buf_9_full_n;
reg    ap_sync_reg_channel_write_out_buf_9;
wire    ap_sync_channel_write_out_buf_9;
wire    ap_channel_done_out_buf_8;
wire    Loop_1_proc_U0_out_buf_8_full_n;
reg    ap_sync_reg_channel_write_out_buf_8;
wire    ap_sync_channel_write_out_buf_8;
wire    ap_channel_done_out_buf_7;
wire    Loop_1_proc_U0_out_buf_7_full_n;
reg    ap_sync_reg_channel_write_out_buf_7;
wire    ap_sync_channel_write_out_buf_7;
wire    ap_channel_done_out_buf_6;
wire    Loop_1_proc_U0_out_buf_6_full_n;
reg    ap_sync_reg_channel_write_out_buf_6;
wire    ap_sync_channel_write_out_buf_6;
wire    ap_channel_done_out_buf_5;
wire    Loop_1_proc_U0_out_buf_5_full_n;
reg    ap_sync_reg_channel_write_out_buf_5;
wire    ap_sync_channel_write_out_buf_5;
wire    ap_channel_done_out_buf_4;
wire    Loop_1_proc_U0_out_buf_4_full_n;
reg    ap_sync_reg_channel_write_out_buf_4;
wire    ap_sync_channel_write_out_buf_4;
wire    ap_channel_done_out_buf_3;
wire    Loop_1_proc_U0_out_buf_3_full_n;
reg    ap_sync_reg_channel_write_out_buf_3;
wire    ap_sync_channel_write_out_buf_3;
wire    ap_channel_done_out_buf_2;
wire    Loop_1_proc_U0_out_buf_2_full_n;
reg    ap_sync_reg_channel_write_out_buf_2;
wire    ap_sync_channel_write_out_buf_2;
wire    ap_channel_done_out_buf_1;
wire    Loop_1_proc_U0_out_buf_1_full_n;
reg    ap_sync_reg_channel_write_out_buf_1;
wire    ap_sync_channel_write_out_buf_1;
wire    ap_channel_done_out_buf_0;
wire    Loop_1_proc_U0_out_buf_0_full_n;
reg    ap_sync_reg_channel_write_out_buf_0;
wire    ap_sync_channel_write_out_buf_0;
wire    memcpy_omatrix_out_b_U0_ap_start;
wire    memcpy_omatrix_out_b_U0_ap_done;
wire    memcpy_omatrix_out_b_U0_ap_continue;
wire    memcpy_omatrix_out_b_U0_ap_idle;
wire    memcpy_omatrix_out_b_U0_ap_ready;
wire    memcpy_omatrix_out_b_U0_m_axi_omatrix_AWVALID;
wire   [31:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWADDR;
wire   [0:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWID;
wire   [31:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLEN;
wire   [2:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWSIZE;
wire   [1:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWBURST;
wire   [1:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLOCK;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWCACHE;
wire   [2:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWPROT;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWQOS;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWREGION;
wire   [0:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_AWUSER;
wire    memcpy_omatrix_out_b_U0_m_axi_omatrix_WVALID;
wire   [31:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_WDATA;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_WSTRB;
wire    memcpy_omatrix_out_b_U0_m_axi_omatrix_WLAST;
wire   [0:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_WID;
wire   [0:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_WUSER;
wire    memcpy_omatrix_out_b_U0_m_axi_omatrix_ARVALID;
wire   [31:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARADDR;
wire   [0:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARID;
wire   [31:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARLEN;
wire   [2:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARSIZE;
wire   [1:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARBURST;
wire   [1:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARLOCK;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARCACHE;
wire   [2:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARPROT;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARQOS;
wire   [3:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARREGION;
wire   [0:0] memcpy_omatrix_out_b_U0_m_axi_omatrix_ARUSER;
wire    memcpy_omatrix_out_b_U0_m_axi_omatrix_RREADY;
wire    memcpy_omatrix_out_b_U0_m_axi_omatrix_BREADY;
wire    memcpy_omatrix_out_b_U0_omatrix_offset_read;
wire    memcpy_omatrix_out_b_U0_i_0_i_i_c_read;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_0_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_0_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_1_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_1_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_2_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_2_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_3_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_3_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_4_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_4_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_5_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_5_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_6_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_6_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_7_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_7_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_8_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_8_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_9_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_9_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_10_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_10_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_11_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_11_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_12_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_12_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_13_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_13_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_14_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_14_ce0;
wire   [0:0] memcpy_omatrix_out_b_U0_out_buf_15_address0;
wire    memcpy_omatrix_out_b_U0_out_buf_15_ce0;
wire    ap_sync_continue;
wire    in1_buf_0_i_full_n;
wire    in1_buf_0_t_empty_n;
wire    in1_buf_1_i_full_n;
wire    in1_buf_1_t_empty_n;
wire    in1_buf_2_i_full_n;
wire    in1_buf_2_t_empty_n;
wire    in1_buf_3_i_full_n;
wire    in1_buf_3_t_empty_n;
wire    in1_buf_4_i_full_n;
wire    in1_buf_4_t_empty_n;
wire    in1_buf_5_i_full_n;
wire    in1_buf_5_t_empty_n;
wire    in1_buf_6_i_full_n;
wire    in1_buf_6_t_empty_n;
wire    in1_buf_7_i_full_n;
wire    in1_buf_7_t_empty_n;
wire    in1_buf_8_i_full_n;
wire    in1_buf_8_t_empty_n;
wire    in1_buf_9_i_full_n;
wire    in1_buf_9_t_empty_n;
wire    in1_buf_10_i_full_n;
wire    in1_buf_10_t_empty_n;
wire    in1_buf_11_i_full_n;
wire    in1_buf_11_t_empty_n;
wire    in1_buf_12_i_full_n;
wire    in1_buf_12_t_empty_n;
wire    in1_buf_13_i_full_n;
wire    in1_buf_13_t_empty_n;
wire    in1_buf_14_i_full_n;
wire    in1_buf_14_t_empty_n;
wire    in1_buf_15_i_full_n;
wire    in1_buf_15_t_empty_n;
wire    out_buf_0_i_full_n;
wire    out_buf_0_t_empty_n;
wire    out_buf_1_i_full_n;
wire    out_buf_1_t_empty_n;
wire    out_buf_2_i_full_n;
wire    out_buf_2_t_empty_n;
wire    out_buf_3_i_full_n;
wire    out_buf_3_t_empty_n;
wire    out_buf_4_i_full_n;
wire    out_buf_4_t_empty_n;
wire    out_buf_5_i_full_n;
wire    out_buf_5_t_empty_n;
wire    out_buf_6_i_full_n;
wire    out_buf_6_t_empty_n;
wire    out_buf_7_i_full_n;
wire    out_buf_7_t_empty_n;
wire    out_buf_8_i_full_n;
wire    out_buf_8_t_empty_n;
wire    out_buf_9_i_full_n;
wire    out_buf_9_t_empty_n;
wire    out_buf_10_i_full_n;
wire    out_buf_10_t_empty_n;
wire    out_buf_11_i_full_n;
wire    out_buf_11_t_empty_n;
wire    out_buf_12_i_full_n;
wire    out_buf_12_t_empty_n;
wire    out_buf_13_i_full_n;
wire    out_buf_13_t_empty_n;
wire    out_buf_14_i_full_n;
wire    out_buf_14_t_empty_n;
wire    out_buf_15_i_full_n;
wire    out_buf_15_t_empty_n;
wire    i_0_i_i_c_full_n;
wire   [0:0] i_0_i_i_c_dout;
wire    i_0_i_i_c_empty_n;
wire    imatrix_offset_c_full_n;
wire   [29:0] imatrix_offset_c_dout;
wire    imatrix_offset_c_empty_n;
wire    omatrix_offset_c_full_n;
wire   [29:0] omatrix_offset_c_dout;
wire    omatrix_offset_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Loop_0_proc19_U0_ap_ready;
wire    ap_sync_Loop_0_proc19_U0_ap_ready;
reg   [1:0] Loop_0_proc19_U0_ap_ready_count;
reg    ap_sync_reg_Loop_1_proc_U0_ap_ready;
wire    ap_sync_Loop_1_proc_U0_ap_ready;
reg   [1:0] Loop_1_proc_U0_ap_ready_count;
wire    Loop_0_proc19_U0_start_full_n;
wire    Loop_0_proc19_U0_start_write;
wire    Loop_1_proc_U0_start_full_n;
wire    Loop_1_proc_U0_start_write;
wire    memcpy_omatrix_out_b_U0_start_full_n;
wire    memcpy_omatrix_out_b_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_in1_buf_15 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_14 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_13 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_12 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_11 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_10 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_9 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_8 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_7 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_6 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_5 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_4 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_3 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_2 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_1 = 1'b0;
#0 ap_sync_reg_channel_write_in1_buf_0 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_15 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_14 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_13 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_12 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_11 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_10 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_9 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_8 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_7 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_6 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_5 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_4 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_3 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_2 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_1 = 1'b0;
#0 ap_sync_reg_channel_write_out_buf_0 = 1'b0;
#0 ap_sync_reg_Loop_0_proc19_U0_ap_ready = 1'b0;
#0 Loop_0_proc19_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Loop_1_proc_U0_ap_ready = 1'b0;
#0 Loop_1_proc_U0_ap_ready_count = 2'd0;
end

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_0_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_0_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_0_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_0_d0),
    .i_q0(in1_buf_0_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_0_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_0_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_0_i_full_n),
    .i_write(ap_channel_done_in1_buf_0),
    .t_empty_n(in1_buf_0_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_1_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_1_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_1_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_1_d0),
    .i_q0(in1_buf_1_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_1_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_1_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_1_i_full_n),
    .i_write(ap_channel_done_in1_buf_1),
    .t_empty_n(in1_buf_1_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_2_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_2_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_2_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_2_d0),
    .i_q0(in1_buf_2_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_2_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_2_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_2_i_full_n),
    .i_write(ap_channel_done_in1_buf_2),
    .t_empty_n(in1_buf_2_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_3_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_3_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_3_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_3_d0),
    .i_q0(in1_buf_3_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_3_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_3_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_3_i_full_n),
    .i_write(ap_channel_done_in1_buf_3),
    .t_empty_n(in1_buf_3_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_4_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_4_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_4_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_4_d0),
    .i_q0(in1_buf_4_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_4_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_4_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_4_i_full_n),
    .i_write(ap_channel_done_in1_buf_4),
    .t_empty_n(in1_buf_4_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_5_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_5_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_5_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_5_d0),
    .i_q0(in1_buf_5_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_5_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_5_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_5_i_full_n),
    .i_write(ap_channel_done_in1_buf_5),
    .t_empty_n(in1_buf_5_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_6_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_6_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_6_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_6_d0),
    .i_q0(in1_buf_6_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_6_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_6_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_6_i_full_n),
    .i_write(ap_channel_done_in1_buf_6),
    .t_empty_n(in1_buf_6_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_7_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_7_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_7_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_7_d0),
    .i_q0(in1_buf_7_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_7_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_7_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_7_i_full_n),
    .i_write(ap_channel_done_in1_buf_7),
    .t_empty_n(in1_buf_7_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_8_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_8_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_8_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_8_d0),
    .i_q0(in1_buf_8_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_8_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_8_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_8_i_full_n),
    .i_write(ap_channel_done_in1_buf_8),
    .t_empty_n(in1_buf_8_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_9_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_9_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_9_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_9_d0),
    .i_q0(in1_buf_9_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_9_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_9_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_9_i_full_n),
    .i_write(ap_channel_done_in1_buf_9),
    .t_empty_n(in1_buf_9_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_10_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_10_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_10_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_10_d0),
    .i_q0(in1_buf_10_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_10_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_10_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_10_i_full_n),
    .i_write(ap_channel_done_in1_buf_10),
    .t_empty_n(in1_buf_10_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_11_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_11_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_11_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_11_d0),
    .i_q0(in1_buf_11_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_11_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_11_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_11_i_full_n),
    .i_write(ap_channel_done_in1_buf_11),
    .t_empty_n(in1_buf_11_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_12_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_12_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_12_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_12_d0),
    .i_q0(in1_buf_12_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_12_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_12_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_12_i_full_n),
    .i_write(ap_channel_done_in1_buf_12),
    .t_empty_n(in1_buf_12_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_13_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_13_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_13_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_13_d0),
    .i_q0(in1_buf_13_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_13_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_13_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_13_i_full_n),
    .i_write(ap_channel_done_in1_buf_13),
    .t_empty_n(in1_buf_13_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_14_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_14_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_14_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_14_d0),
    .i_q0(in1_buf_14_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_14_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_14_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_14_i_full_n),
    .i_write(ap_channel_done_in1_buf_14),
    .t_empty_n(in1_buf_14_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_dEe #(
    .DataWidth( 6 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
in1_buf_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_0_proc19_U0_in1_buf_15_address0),
    .i_ce0(Loop_0_proc19_U0_in1_buf_15_ce0),
    .i_we0(Loop_0_proc19_U0_in1_buf_15_we0),
    .i_d0(Loop_0_proc19_U0_in1_buf_15_d0),
    .i_q0(in1_buf_15_i_q0),
    .t_address0(Loop_1_proc_U0_in1_buf_15_address0),
    .t_ce0(Loop_1_proc_U0_in1_buf_15_ce0),
    .t_we0(1'b0),
    .t_d0(6'd0),
    .t_q0(in1_buf_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in1_buf_15_i_full_n),
    .i_write(ap_channel_done_in1_buf_15),
    .t_empty_n(in1_buf_15_t_empty_n),
    .t_read(Loop_1_proc_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_0_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_0_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_0_we0),
    .i_d0(Loop_1_proc_U0_out_buf_0_d0),
    .i_q0(out_buf_0_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_0_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_0_i_full_n),
    .i_write(ap_channel_done_out_buf_0),
    .t_empty_n(out_buf_0_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_1_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_1_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_1_we0),
    .i_d0(Loop_1_proc_U0_out_buf_1_d0),
    .i_q0(out_buf_1_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_1_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_1_i_full_n),
    .i_write(ap_channel_done_out_buf_1),
    .t_empty_n(out_buf_1_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_2_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_2_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_2_we0),
    .i_d0(Loop_1_proc_U0_out_buf_2_d0),
    .i_q0(out_buf_2_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_2_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_2_i_full_n),
    .i_write(ap_channel_done_out_buf_2),
    .t_empty_n(out_buf_2_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_3_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_3_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_3_we0),
    .i_d0(Loop_1_proc_U0_out_buf_3_d0),
    .i_q0(out_buf_3_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_3_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_3_i_full_n),
    .i_write(ap_channel_done_out_buf_3),
    .t_empty_n(out_buf_3_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_4_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_4_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_4_we0),
    .i_d0(Loop_1_proc_U0_out_buf_4_d0),
    .i_q0(out_buf_4_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_4_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_4_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_4_i_full_n),
    .i_write(ap_channel_done_out_buf_4),
    .t_empty_n(out_buf_4_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_5_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_5_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_5_we0),
    .i_d0(Loop_1_proc_U0_out_buf_5_d0),
    .i_q0(out_buf_5_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_5_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_5_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_5_i_full_n),
    .i_write(ap_channel_done_out_buf_5),
    .t_empty_n(out_buf_5_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_6_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_6_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_6_we0),
    .i_d0(Loop_1_proc_U0_out_buf_6_d0),
    .i_q0(out_buf_6_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_6_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_6_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_6_i_full_n),
    .i_write(ap_channel_done_out_buf_6),
    .t_empty_n(out_buf_6_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_7_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_7_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_7_we0),
    .i_d0(Loop_1_proc_U0_out_buf_7_d0),
    .i_q0(out_buf_7_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_7_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_7_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_7_i_full_n),
    .i_write(ap_channel_done_out_buf_7),
    .t_empty_n(out_buf_7_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_8_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_8_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_8_we0),
    .i_d0(Loop_1_proc_U0_out_buf_8_d0),
    .i_q0(out_buf_8_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_8_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_8_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_8_i_full_n),
    .i_write(ap_channel_done_out_buf_8),
    .t_empty_n(out_buf_8_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_9_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_9_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_9_we0),
    .i_d0(Loop_1_proc_U0_out_buf_9_d0),
    .i_q0(out_buf_9_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_9_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_9_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_9_i_full_n),
    .i_write(ap_channel_done_out_buf_9),
    .t_empty_n(out_buf_9_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_10_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_10_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_10_we0),
    .i_d0(Loop_1_proc_U0_out_buf_10_d0),
    .i_q0(out_buf_10_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_10_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_10_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_10_i_full_n),
    .i_write(ap_channel_done_out_buf_10),
    .t_empty_n(out_buf_10_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_11_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_11_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_11_we0),
    .i_d0(Loop_1_proc_U0_out_buf_11_d0),
    .i_q0(out_buf_11_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_11_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_11_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_11_i_full_n),
    .i_write(ap_channel_done_out_buf_11),
    .t_empty_n(out_buf_11_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_12_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_12_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_12_we0),
    .i_d0(Loop_1_proc_U0_out_buf_12_d0),
    .i_q0(out_buf_12_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_12_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_12_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_12_i_full_n),
    .i_write(ap_channel_done_out_buf_12),
    .t_empty_n(out_buf_12_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_13_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_13_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_13_we0),
    .i_d0(Loop_1_proc_U0_out_buf_13_d0),
    .i_q0(out_buf_13_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_13_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_13_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_13_i_full_n),
    .i_write(ap_channel_done_out_buf_13),
    .t_empty_n(out_buf_13_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_14_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_14_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_14_we0),
    .i_d0(Loop_1_proc_U0_out_buf_14_d0),
    .i_q0(out_buf_14_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_14_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_14_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_14_i_full_n),
    .i_write(ap_channel_done_out_buf_14),
    .t_empty_n(out_buf_14_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

dataflow_in_loop_tde #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
out_buf_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_1_proc_U0_out_buf_15_address0),
    .i_ce0(Loop_1_proc_U0_out_buf_15_ce0),
    .i_we0(Loop_1_proc_U0_out_buf_15_we0),
    .i_d0(Loop_1_proc_U0_out_buf_15_d0),
    .i_q0(out_buf_15_i_q0),
    .t_address0(memcpy_omatrix_out_b_U0_out_buf_15_address0),
    .t_ce0(memcpy_omatrix_out_b_U0_out_buf_15_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_buf_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_buf_15_i_full_n),
    .i_write(ap_channel_done_out_buf_15),
    .t_empty_n(out_buf_15_t_empty_n),
    .t_read(memcpy_omatrix_out_b_U0_ap_ready)
);

Loop_0_proc19 Loop_0_proc19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_0_proc19_U0_ap_start),
    .ap_done(Loop_0_proc19_U0_ap_done),
    .ap_continue(Loop_0_proc19_U0_ap_continue),
    .ap_idle(Loop_0_proc19_U0_ap_idle),
    .ap_ready(Loop_0_proc19_U0_ap_ready),
    .i_0_i_i(i_0_i_i),
    .in1_buf_0_address0(Loop_0_proc19_U0_in1_buf_0_address0),
    .in1_buf_0_ce0(Loop_0_proc19_U0_in1_buf_0_ce0),
    .in1_buf_0_we0(Loop_0_proc19_U0_in1_buf_0_we0),
    .in1_buf_0_d0(Loop_0_proc19_U0_in1_buf_0_d0),
    .in1_buf_1_address0(Loop_0_proc19_U0_in1_buf_1_address0),
    .in1_buf_1_ce0(Loop_0_proc19_U0_in1_buf_1_ce0),
    .in1_buf_1_we0(Loop_0_proc19_U0_in1_buf_1_we0),
    .in1_buf_1_d0(Loop_0_proc19_U0_in1_buf_1_d0),
    .in1_buf_2_address0(Loop_0_proc19_U0_in1_buf_2_address0),
    .in1_buf_2_ce0(Loop_0_proc19_U0_in1_buf_2_ce0),
    .in1_buf_2_we0(Loop_0_proc19_U0_in1_buf_2_we0),
    .in1_buf_2_d0(Loop_0_proc19_U0_in1_buf_2_d0),
    .in1_buf_3_address0(Loop_0_proc19_U0_in1_buf_3_address0),
    .in1_buf_3_ce0(Loop_0_proc19_U0_in1_buf_3_ce0),
    .in1_buf_3_we0(Loop_0_proc19_U0_in1_buf_3_we0),
    .in1_buf_3_d0(Loop_0_proc19_U0_in1_buf_3_d0),
    .in1_buf_4_address0(Loop_0_proc19_U0_in1_buf_4_address0),
    .in1_buf_4_ce0(Loop_0_proc19_U0_in1_buf_4_ce0),
    .in1_buf_4_we0(Loop_0_proc19_U0_in1_buf_4_we0),
    .in1_buf_4_d0(Loop_0_proc19_U0_in1_buf_4_d0),
    .in1_buf_5_address0(Loop_0_proc19_U0_in1_buf_5_address0),
    .in1_buf_5_ce0(Loop_0_proc19_U0_in1_buf_5_ce0),
    .in1_buf_5_we0(Loop_0_proc19_U0_in1_buf_5_we0),
    .in1_buf_5_d0(Loop_0_proc19_U0_in1_buf_5_d0),
    .in1_buf_6_address0(Loop_0_proc19_U0_in1_buf_6_address0),
    .in1_buf_6_ce0(Loop_0_proc19_U0_in1_buf_6_ce0),
    .in1_buf_6_we0(Loop_0_proc19_U0_in1_buf_6_we0),
    .in1_buf_6_d0(Loop_0_proc19_U0_in1_buf_6_d0),
    .in1_buf_7_address0(Loop_0_proc19_U0_in1_buf_7_address0),
    .in1_buf_7_ce0(Loop_0_proc19_U0_in1_buf_7_ce0),
    .in1_buf_7_we0(Loop_0_proc19_U0_in1_buf_7_we0),
    .in1_buf_7_d0(Loop_0_proc19_U0_in1_buf_7_d0),
    .in1_buf_8_address0(Loop_0_proc19_U0_in1_buf_8_address0),
    .in1_buf_8_ce0(Loop_0_proc19_U0_in1_buf_8_ce0),
    .in1_buf_8_we0(Loop_0_proc19_U0_in1_buf_8_we0),
    .in1_buf_8_d0(Loop_0_proc19_U0_in1_buf_8_d0),
    .in1_buf_9_address0(Loop_0_proc19_U0_in1_buf_9_address0),
    .in1_buf_9_ce0(Loop_0_proc19_U0_in1_buf_9_ce0),
    .in1_buf_9_we0(Loop_0_proc19_U0_in1_buf_9_we0),
    .in1_buf_9_d0(Loop_0_proc19_U0_in1_buf_9_d0),
    .in1_buf_10_address0(Loop_0_proc19_U0_in1_buf_10_address0),
    .in1_buf_10_ce0(Loop_0_proc19_U0_in1_buf_10_ce0),
    .in1_buf_10_we0(Loop_0_proc19_U0_in1_buf_10_we0),
    .in1_buf_10_d0(Loop_0_proc19_U0_in1_buf_10_d0),
    .in1_buf_11_address0(Loop_0_proc19_U0_in1_buf_11_address0),
    .in1_buf_11_ce0(Loop_0_proc19_U0_in1_buf_11_ce0),
    .in1_buf_11_we0(Loop_0_proc19_U0_in1_buf_11_we0),
    .in1_buf_11_d0(Loop_0_proc19_U0_in1_buf_11_d0),
    .in1_buf_12_address0(Loop_0_proc19_U0_in1_buf_12_address0),
    .in1_buf_12_ce0(Loop_0_proc19_U0_in1_buf_12_ce0),
    .in1_buf_12_we0(Loop_0_proc19_U0_in1_buf_12_we0),
    .in1_buf_12_d0(Loop_0_proc19_U0_in1_buf_12_d0),
    .in1_buf_13_address0(Loop_0_proc19_U0_in1_buf_13_address0),
    .in1_buf_13_ce0(Loop_0_proc19_U0_in1_buf_13_ce0),
    .in1_buf_13_we0(Loop_0_proc19_U0_in1_buf_13_we0),
    .in1_buf_13_d0(Loop_0_proc19_U0_in1_buf_13_d0),
    .in1_buf_14_address0(Loop_0_proc19_U0_in1_buf_14_address0),
    .in1_buf_14_ce0(Loop_0_proc19_U0_in1_buf_14_ce0),
    .in1_buf_14_we0(Loop_0_proc19_U0_in1_buf_14_we0),
    .in1_buf_14_d0(Loop_0_proc19_U0_in1_buf_14_d0),
    .in1_buf_15_address0(Loop_0_proc19_U0_in1_buf_15_address0),
    .in1_buf_15_ce0(Loop_0_proc19_U0_in1_buf_15_ce0),
    .in1_buf_15_we0(Loop_0_proc19_U0_in1_buf_15_we0),
    .in1_buf_15_d0(Loop_0_proc19_U0_in1_buf_15_d0),
    .i_0_i_i_c_din(Loop_0_proc19_U0_i_0_i_i_c_din),
    .i_0_i_i_c_full_n(i_0_i_i_c_full_n),
    .i_0_i_i_c_write(Loop_0_proc19_U0_i_0_i_i_c_write),
    .imatrix_offset(imatrix_offset),
    .omatrix_offset(omatrix_offset),
    .imatrix_offset_out_din(Loop_0_proc19_U0_imatrix_offset_out_din),
    .imatrix_offset_out_full_n(imatrix_offset_c_full_n),
    .imatrix_offset_out_write(Loop_0_proc19_U0_imatrix_offset_out_write),
    .omatrix_offset_out_din(Loop_0_proc19_U0_omatrix_offset_out_din),
    .omatrix_offset_out_full_n(omatrix_offset_c_full_n),
    .omatrix_offset_out_write(Loop_0_proc19_U0_omatrix_offset_out_write)
);

Loop_1_proc Loop_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_1_proc_U0_ap_start),
    .ap_done(Loop_1_proc_U0_ap_done),
    .ap_continue(Loop_1_proc_U0_ap_continue),
    .ap_idle(Loop_1_proc_U0_ap_idle),
    .ap_ready(Loop_1_proc_U0_ap_ready),
    .in1_buf_0_address0(Loop_1_proc_U0_in1_buf_0_address0),
    .in1_buf_0_ce0(Loop_1_proc_U0_in1_buf_0_ce0),
    .in1_buf_0_q0(in1_buf_0_t_q0),
    .m_axi_imatrix_AWVALID(Loop_1_proc_U0_m_axi_imatrix_AWVALID),
    .m_axi_imatrix_AWREADY(1'b0),
    .m_axi_imatrix_AWADDR(Loop_1_proc_U0_m_axi_imatrix_AWADDR),
    .m_axi_imatrix_AWID(Loop_1_proc_U0_m_axi_imatrix_AWID),
    .m_axi_imatrix_AWLEN(Loop_1_proc_U0_m_axi_imatrix_AWLEN),
    .m_axi_imatrix_AWSIZE(Loop_1_proc_U0_m_axi_imatrix_AWSIZE),
    .m_axi_imatrix_AWBURST(Loop_1_proc_U0_m_axi_imatrix_AWBURST),
    .m_axi_imatrix_AWLOCK(Loop_1_proc_U0_m_axi_imatrix_AWLOCK),
    .m_axi_imatrix_AWCACHE(Loop_1_proc_U0_m_axi_imatrix_AWCACHE),
    .m_axi_imatrix_AWPROT(Loop_1_proc_U0_m_axi_imatrix_AWPROT),
    .m_axi_imatrix_AWQOS(Loop_1_proc_U0_m_axi_imatrix_AWQOS),
    .m_axi_imatrix_AWREGION(Loop_1_proc_U0_m_axi_imatrix_AWREGION),
    .m_axi_imatrix_AWUSER(Loop_1_proc_U0_m_axi_imatrix_AWUSER),
    .m_axi_imatrix_WVALID(Loop_1_proc_U0_m_axi_imatrix_WVALID),
    .m_axi_imatrix_WREADY(1'b0),
    .m_axi_imatrix_WDATA(Loop_1_proc_U0_m_axi_imatrix_WDATA),
    .m_axi_imatrix_WSTRB(Loop_1_proc_U0_m_axi_imatrix_WSTRB),
    .m_axi_imatrix_WLAST(Loop_1_proc_U0_m_axi_imatrix_WLAST),
    .m_axi_imatrix_WID(Loop_1_proc_U0_m_axi_imatrix_WID),
    .m_axi_imatrix_WUSER(Loop_1_proc_U0_m_axi_imatrix_WUSER),
    .m_axi_imatrix_ARVALID(Loop_1_proc_U0_m_axi_imatrix_ARVALID),
    .m_axi_imatrix_ARREADY(m_axi_imatrix_ARREADY),
    .m_axi_imatrix_ARADDR(Loop_1_proc_U0_m_axi_imatrix_ARADDR),
    .m_axi_imatrix_ARID(Loop_1_proc_U0_m_axi_imatrix_ARID),
    .m_axi_imatrix_ARLEN(Loop_1_proc_U0_m_axi_imatrix_ARLEN),
    .m_axi_imatrix_ARSIZE(Loop_1_proc_U0_m_axi_imatrix_ARSIZE),
    .m_axi_imatrix_ARBURST(Loop_1_proc_U0_m_axi_imatrix_ARBURST),
    .m_axi_imatrix_ARLOCK(Loop_1_proc_U0_m_axi_imatrix_ARLOCK),
    .m_axi_imatrix_ARCACHE(Loop_1_proc_U0_m_axi_imatrix_ARCACHE),
    .m_axi_imatrix_ARPROT(Loop_1_proc_U0_m_axi_imatrix_ARPROT),
    .m_axi_imatrix_ARQOS(Loop_1_proc_U0_m_axi_imatrix_ARQOS),
    .m_axi_imatrix_ARREGION(Loop_1_proc_U0_m_axi_imatrix_ARREGION),
    .m_axi_imatrix_ARUSER(Loop_1_proc_U0_m_axi_imatrix_ARUSER),
    .m_axi_imatrix_RVALID(m_axi_imatrix_RVALID),
    .m_axi_imatrix_RREADY(Loop_1_proc_U0_m_axi_imatrix_RREADY),
    .m_axi_imatrix_RDATA(m_axi_imatrix_RDATA),
    .m_axi_imatrix_RLAST(m_axi_imatrix_RLAST),
    .m_axi_imatrix_RID(m_axi_imatrix_RID),
    .m_axi_imatrix_RUSER(m_axi_imatrix_RUSER),
    .m_axi_imatrix_RRESP(m_axi_imatrix_RRESP),
    .m_axi_imatrix_BVALID(1'b0),
    .m_axi_imatrix_BREADY(Loop_1_proc_U0_m_axi_imatrix_BREADY),
    .m_axi_imatrix_BRESP(2'd0),
    .m_axi_imatrix_BID(1'd0),
    .m_axi_imatrix_BUSER(1'd0),
    .imatrix_offset_dout(imatrix_offset_c_dout),
    .imatrix_offset_empty_n(imatrix_offset_c_empty_n),
    .imatrix_offset_read(Loop_1_proc_U0_imatrix_offset_read),
    .out_buf_0_address0(Loop_1_proc_U0_out_buf_0_address0),
    .out_buf_0_ce0(Loop_1_proc_U0_out_buf_0_ce0),
    .out_buf_0_we0(Loop_1_proc_U0_out_buf_0_we0),
    .out_buf_0_d0(Loop_1_proc_U0_out_buf_0_d0),
    .in1_buf_1_address0(Loop_1_proc_U0_in1_buf_1_address0),
    .in1_buf_1_ce0(Loop_1_proc_U0_in1_buf_1_ce0),
    .in1_buf_1_q0(in1_buf_1_t_q0),
    .out_buf_1_address0(Loop_1_proc_U0_out_buf_1_address0),
    .out_buf_1_ce0(Loop_1_proc_U0_out_buf_1_ce0),
    .out_buf_1_we0(Loop_1_proc_U0_out_buf_1_we0),
    .out_buf_1_d0(Loop_1_proc_U0_out_buf_1_d0),
    .in1_buf_2_address0(Loop_1_proc_U0_in1_buf_2_address0),
    .in1_buf_2_ce0(Loop_1_proc_U0_in1_buf_2_ce0),
    .in1_buf_2_q0(in1_buf_2_t_q0),
    .out_buf_2_address0(Loop_1_proc_U0_out_buf_2_address0),
    .out_buf_2_ce0(Loop_1_proc_U0_out_buf_2_ce0),
    .out_buf_2_we0(Loop_1_proc_U0_out_buf_2_we0),
    .out_buf_2_d0(Loop_1_proc_U0_out_buf_2_d0),
    .in1_buf_3_address0(Loop_1_proc_U0_in1_buf_3_address0),
    .in1_buf_3_ce0(Loop_1_proc_U0_in1_buf_3_ce0),
    .in1_buf_3_q0(in1_buf_3_t_q0),
    .out_buf_3_address0(Loop_1_proc_U0_out_buf_3_address0),
    .out_buf_3_ce0(Loop_1_proc_U0_out_buf_3_ce0),
    .out_buf_3_we0(Loop_1_proc_U0_out_buf_3_we0),
    .out_buf_3_d0(Loop_1_proc_U0_out_buf_3_d0),
    .in1_buf_4_address0(Loop_1_proc_U0_in1_buf_4_address0),
    .in1_buf_4_ce0(Loop_1_proc_U0_in1_buf_4_ce0),
    .in1_buf_4_q0(in1_buf_4_t_q0),
    .out_buf_4_address0(Loop_1_proc_U0_out_buf_4_address0),
    .out_buf_4_ce0(Loop_1_proc_U0_out_buf_4_ce0),
    .out_buf_4_we0(Loop_1_proc_U0_out_buf_4_we0),
    .out_buf_4_d0(Loop_1_proc_U0_out_buf_4_d0),
    .in1_buf_5_address0(Loop_1_proc_U0_in1_buf_5_address0),
    .in1_buf_5_ce0(Loop_1_proc_U0_in1_buf_5_ce0),
    .in1_buf_5_q0(in1_buf_5_t_q0),
    .out_buf_5_address0(Loop_1_proc_U0_out_buf_5_address0),
    .out_buf_5_ce0(Loop_1_proc_U0_out_buf_5_ce0),
    .out_buf_5_we0(Loop_1_proc_U0_out_buf_5_we0),
    .out_buf_5_d0(Loop_1_proc_U0_out_buf_5_d0),
    .in1_buf_6_address0(Loop_1_proc_U0_in1_buf_6_address0),
    .in1_buf_6_ce0(Loop_1_proc_U0_in1_buf_6_ce0),
    .in1_buf_6_q0(in1_buf_6_t_q0),
    .out_buf_6_address0(Loop_1_proc_U0_out_buf_6_address0),
    .out_buf_6_ce0(Loop_1_proc_U0_out_buf_6_ce0),
    .out_buf_6_we0(Loop_1_proc_U0_out_buf_6_we0),
    .out_buf_6_d0(Loop_1_proc_U0_out_buf_6_d0),
    .in1_buf_7_address0(Loop_1_proc_U0_in1_buf_7_address0),
    .in1_buf_7_ce0(Loop_1_proc_U0_in1_buf_7_ce0),
    .in1_buf_7_q0(in1_buf_7_t_q0),
    .out_buf_7_address0(Loop_1_proc_U0_out_buf_7_address0),
    .out_buf_7_ce0(Loop_1_proc_U0_out_buf_7_ce0),
    .out_buf_7_we0(Loop_1_proc_U0_out_buf_7_we0),
    .out_buf_7_d0(Loop_1_proc_U0_out_buf_7_d0),
    .in1_buf_8_address0(Loop_1_proc_U0_in1_buf_8_address0),
    .in1_buf_8_ce0(Loop_1_proc_U0_in1_buf_8_ce0),
    .in1_buf_8_q0(in1_buf_8_t_q0),
    .out_buf_8_address0(Loop_1_proc_U0_out_buf_8_address0),
    .out_buf_8_ce0(Loop_1_proc_U0_out_buf_8_ce0),
    .out_buf_8_we0(Loop_1_proc_U0_out_buf_8_we0),
    .out_buf_8_d0(Loop_1_proc_U0_out_buf_8_d0),
    .in1_buf_9_address0(Loop_1_proc_U0_in1_buf_9_address0),
    .in1_buf_9_ce0(Loop_1_proc_U0_in1_buf_9_ce0),
    .in1_buf_9_q0(in1_buf_9_t_q0),
    .out_buf_9_address0(Loop_1_proc_U0_out_buf_9_address0),
    .out_buf_9_ce0(Loop_1_proc_U0_out_buf_9_ce0),
    .out_buf_9_we0(Loop_1_proc_U0_out_buf_9_we0),
    .out_buf_9_d0(Loop_1_proc_U0_out_buf_9_d0),
    .in1_buf_10_address0(Loop_1_proc_U0_in1_buf_10_address0),
    .in1_buf_10_ce0(Loop_1_proc_U0_in1_buf_10_ce0),
    .in1_buf_10_q0(in1_buf_10_t_q0),
    .out_buf_10_address0(Loop_1_proc_U0_out_buf_10_address0),
    .out_buf_10_ce0(Loop_1_proc_U0_out_buf_10_ce0),
    .out_buf_10_we0(Loop_1_proc_U0_out_buf_10_we0),
    .out_buf_10_d0(Loop_1_proc_U0_out_buf_10_d0),
    .in1_buf_11_address0(Loop_1_proc_U0_in1_buf_11_address0),
    .in1_buf_11_ce0(Loop_1_proc_U0_in1_buf_11_ce0),
    .in1_buf_11_q0(in1_buf_11_t_q0),
    .out_buf_11_address0(Loop_1_proc_U0_out_buf_11_address0),
    .out_buf_11_ce0(Loop_1_proc_U0_out_buf_11_ce0),
    .out_buf_11_we0(Loop_1_proc_U0_out_buf_11_we0),
    .out_buf_11_d0(Loop_1_proc_U0_out_buf_11_d0),
    .in1_buf_12_address0(Loop_1_proc_U0_in1_buf_12_address0),
    .in1_buf_12_ce0(Loop_1_proc_U0_in1_buf_12_ce0),
    .in1_buf_12_q0(in1_buf_12_t_q0),
    .out_buf_12_address0(Loop_1_proc_U0_out_buf_12_address0),
    .out_buf_12_ce0(Loop_1_proc_U0_out_buf_12_ce0),
    .out_buf_12_we0(Loop_1_proc_U0_out_buf_12_we0),
    .out_buf_12_d0(Loop_1_proc_U0_out_buf_12_d0),
    .in1_buf_13_address0(Loop_1_proc_U0_in1_buf_13_address0),
    .in1_buf_13_ce0(Loop_1_proc_U0_in1_buf_13_ce0),
    .in1_buf_13_q0(in1_buf_13_t_q0),
    .out_buf_13_address0(Loop_1_proc_U0_out_buf_13_address0),
    .out_buf_13_ce0(Loop_1_proc_U0_out_buf_13_ce0),
    .out_buf_13_we0(Loop_1_proc_U0_out_buf_13_we0),
    .out_buf_13_d0(Loop_1_proc_U0_out_buf_13_d0),
    .in1_buf_14_address0(Loop_1_proc_U0_in1_buf_14_address0),
    .in1_buf_14_ce0(Loop_1_proc_U0_in1_buf_14_ce0),
    .in1_buf_14_q0(in1_buf_14_t_q0),
    .out_buf_14_address0(Loop_1_proc_U0_out_buf_14_address0),
    .out_buf_14_ce0(Loop_1_proc_U0_out_buf_14_ce0),
    .out_buf_14_we0(Loop_1_proc_U0_out_buf_14_we0),
    .out_buf_14_d0(Loop_1_proc_U0_out_buf_14_d0),
    .in1_buf_15_address0(Loop_1_proc_U0_in1_buf_15_address0),
    .in1_buf_15_ce0(Loop_1_proc_U0_in1_buf_15_ce0),
    .in1_buf_15_q0(in1_buf_15_t_q0),
    .out_buf_15_address0(Loop_1_proc_U0_out_buf_15_address0),
    .out_buf_15_ce0(Loop_1_proc_U0_out_buf_15_ce0),
    .out_buf_15_we0(Loop_1_proc_U0_out_buf_15_we0),
    .out_buf_15_d0(Loop_1_proc_U0_out_buf_15_d0)
);

memcpy_omatrix_out_b memcpy_omatrix_out_b_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(memcpy_omatrix_out_b_U0_ap_start),
    .ap_done(memcpy_omatrix_out_b_U0_ap_done),
    .ap_continue(memcpy_omatrix_out_b_U0_ap_continue),
    .ap_idle(memcpy_omatrix_out_b_U0_ap_idle),
    .ap_ready(memcpy_omatrix_out_b_U0_ap_ready),
    .m_axi_omatrix_AWVALID(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWVALID),
    .m_axi_omatrix_AWREADY(m_axi_omatrix_AWREADY),
    .m_axi_omatrix_AWADDR(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWADDR),
    .m_axi_omatrix_AWID(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWID),
    .m_axi_omatrix_AWLEN(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLEN),
    .m_axi_omatrix_AWSIZE(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWSIZE),
    .m_axi_omatrix_AWBURST(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWBURST),
    .m_axi_omatrix_AWLOCK(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLOCK),
    .m_axi_omatrix_AWCACHE(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWCACHE),
    .m_axi_omatrix_AWPROT(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWPROT),
    .m_axi_omatrix_AWQOS(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWQOS),
    .m_axi_omatrix_AWREGION(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWREGION),
    .m_axi_omatrix_AWUSER(memcpy_omatrix_out_b_U0_m_axi_omatrix_AWUSER),
    .m_axi_omatrix_WVALID(memcpy_omatrix_out_b_U0_m_axi_omatrix_WVALID),
    .m_axi_omatrix_WREADY(m_axi_omatrix_WREADY),
    .m_axi_omatrix_WDATA(memcpy_omatrix_out_b_U0_m_axi_omatrix_WDATA),
    .m_axi_omatrix_WSTRB(memcpy_omatrix_out_b_U0_m_axi_omatrix_WSTRB),
    .m_axi_omatrix_WLAST(memcpy_omatrix_out_b_U0_m_axi_omatrix_WLAST),
    .m_axi_omatrix_WID(memcpy_omatrix_out_b_U0_m_axi_omatrix_WID),
    .m_axi_omatrix_WUSER(memcpy_omatrix_out_b_U0_m_axi_omatrix_WUSER),
    .m_axi_omatrix_ARVALID(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARVALID),
    .m_axi_omatrix_ARREADY(1'b0),
    .m_axi_omatrix_ARADDR(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARADDR),
    .m_axi_omatrix_ARID(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARID),
    .m_axi_omatrix_ARLEN(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARLEN),
    .m_axi_omatrix_ARSIZE(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARSIZE),
    .m_axi_omatrix_ARBURST(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARBURST),
    .m_axi_omatrix_ARLOCK(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARLOCK),
    .m_axi_omatrix_ARCACHE(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARCACHE),
    .m_axi_omatrix_ARPROT(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARPROT),
    .m_axi_omatrix_ARQOS(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARQOS),
    .m_axi_omatrix_ARREGION(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARREGION),
    .m_axi_omatrix_ARUSER(memcpy_omatrix_out_b_U0_m_axi_omatrix_ARUSER),
    .m_axi_omatrix_RVALID(1'b0),
    .m_axi_omatrix_RREADY(memcpy_omatrix_out_b_U0_m_axi_omatrix_RREADY),
    .m_axi_omatrix_RDATA(32'd0),
    .m_axi_omatrix_RLAST(1'b0),
    .m_axi_omatrix_RID(1'd0),
    .m_axi_omatrix_RUSER(1'd0),
    .m_axi_omatrix_RRESP(2'd0),
    .m_axi_omatrix_BVALID(m_axi_omatrix_BVALID),
    .m_axi_omatrix_BREADY(memcpy_omatrix_out_b_U0_m_axi_omatrix_BREADY),
    .m_axi_omatrix_BRESP(m_axi_omatrix_BRESP),
    .m_axi_omatrix_BID(m_axi_omatrix_BID),
    .m_axi_omatrix_BUSER(m_axi_omatrix_BUSER),
    .omatrix_offset_dout(omatrix_offset_c_dout),
    .omatrix_offset_empty_n(omatrix_offset_c_empty_n),
    .omatrix_offset_read(memcpy_omatrix_out_b_U0_omatrix_offset_read),
    .i_0_i_i_c_dout(i_0_i_i_c_dout),
    .i_0_i_i_c_empty_n(i_0_i_i_c_empty_n),
    .i_0_i_i_c_read(memcpy_omatrix_out_b_U0_i_0_i_i_c_read),
    .out_buf_0_address0(memcpy_omatrix_out_b_U0_out_buf_0_address0),
    .out_buf_0_ce0(memcpy_omatrix_out_b_U0_out_buf_0_ce0),
    .out_buf_0_q0(out_buf_0_t_q0),
    .out_buf_1_address0(memcpy_omatrix_out_b_U0_out_buf_1_address0),
    .out_buf_1_ce0(memcpy_omatrix_out_b_U0_out_buf_1_ce0),
    .out_buf_1_q0(out_buf_1_t_q0),
    .out_buf_2_address0(memcpy_omatrix_out_b_U0_out_buf_2_address0),
    .out_buf_2_ce0(memcpy_omatrix_out_b_U0_out_buf_2_ce0),
    .out_buf_2_q0(out_buf_2_t_q0),
    .out_buf_3_address0(memcpy_omatrix_out_b_U0_out_buf_3_address0),
    .out_buf_3_ce0(memcpy_omatrix_out_b_U0_out_buf_3_ce0),
    .out_buf_3_q0(out_buf_3_t_q0),
    .out_buf_4_address0(memcpy_omatrix_out_b_U0_out_buf_4_address0),
    .out_buf_4_ce0(memcpy_omatrix_out_b_U0_out_buf_4_ce0),
    .out_buf_4_q0(out_buf_4_t_q0),
    .out_buf_5_address0(memcpy_omatrix_out_b_U0_out_buf_5_address0),
    .out_buf_5_ce0(memcpy_omatrix_out_b_U0_out_buf_5_ce0),
    .out_buf_5_q0(out_buf_5_t_q0),
    .out_buf_6_address0(memcpy_omatrix_out_b_U0_out_buf_6_address0),
    .out_buf_6_ce0(memcpy_omatrix_out_b_U0_out_buf_6_ce0),
    .out_buf_6_q0(out_buf_6_t_q0),
    .out_buf_7_address0(memcpy_omatrix_out_b_U0_out_buf_7_address0),
    .out_buf_7_ce0(memcpy_omatrix_out_b_U0_out_buf_7_ce0),
    .out_buf_7_q0(out_buf_7_t_q0),
    .out_buf_8_address0(memcpy_omatrix_out_b_U0_out_buf_8_address0),
    .out_buf_8_ce0(memcpy_omatrix_out_b_U0_out_buf_8_ce0),
    .out_buf_8_q0(out_buf_8_t_q0),
    .out_buf_9_address0(memcpy_omatrix_out_b_U0_out_buf_9_address0),
    .out_buf_9_ce0(memcpy_omatrix_out_b_U0_out_buf_9_ce0),
    .out_buf_9_q0(out_buf_9_t_q0),
    .out_buf_10_address0(memcpy_omatrix_out_b_U0_out_buf_10_address0),
    .out_buf_10_ce0(memcpy_omatrix_out_b_U0_out_buf_10_ce0),
    .out_buf_10_q0(out_buf_10_t_q0),
    .out_buf_11_address0(memcpy_omatrix_out_b_U0_out_buf_11_address0),
    .out_buf_11_ce0(memcpy_omatrix_out_b_U0_out_buf_11_ce0),
    .out_buf_11_q0(out_buf_11_t_q0),
    .out_buf_12_address0(memcpy_omatrix_out_b_U0_out_buf_12_address0),
    .out_buf_12_ce0(memcpy_omatrix_out_b_U0_out_buf_12_ce0),
    .out_buf_12_q0(out_buf_12_t_q0),
    .out_buf_13_address0(memcpy_omatrix_out_b_U0_out_buf_13_address0),
    .out_buf_13_ce0(memcpy_omatrix_out_b_U0_out_buf_13_ce0),
    .out_buf_13_q0(out_buf_13_t_q0),
    .out_buf_14_address0(memcpy_omatrix_out_b_U0_out_buf_14_address0),
    .out_buf_14_ce0(memcpy_omatrix_out_b_U0_out_buf_14_ce0),
    .out_buf_14_q0(out_buf_14_t_q0),
    .out_buf_15_address0(memcpy_omatrix_out_b_U0_out_buf_15_address0),
    .out_buf_15_ce0(memcpy_omatrix_out_b_U0_out_buf_15_ce0),
    .out_buf_15_q0(out_buf_15_t_q0)
);

fifo_w1_d2_A i_0_i_i_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_0_proc19_U0_i_0_i_i_c_din),
    .if_full_n(i_0_i_i_c_full_n),
    .if_write(Loop_0_proc19_U0_i_0_i_i_c_write),
    .if_dout(i_0_i_i_c_dout),
    .if_empty_n(i_0_i_i_c_empty_n),
    .if_read(memcpy_omatrix_out_b_U0_i_0_i_i_c_read)
);

fifo_w30_d1_A imatrix_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_0_proc19_U0_imatrix_offset_out_din),
    .if_full_n(imatrix_offset_c_full_n),
    .if_write(Loop_0_proc19_U0_imatrix_offset_out_write),
    .if_dout(imatrix_offset_c_dout),
    .if_empty_n(imatrix_offset_c_empty_n),
    .if_read(Loop_1_proc_U0_imatrix_offset_read)
);

fifo_w30_d2_A omatrix_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_0_proc19_U0_omatrix_offset_out_din),
    .if_full_n(omatrix_offset_c_full_n),
    .if_write(Loop_0_proc19_U0_omatrix_offset_out_write),
    .if_dout(omatrix_offset_c_dout),
    .if_empty_n(omatrix_offset_c_empty_n),
    .if_read(memcpy_omatrix_out_b_U0_omatrix_offset_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Loop_0_proc19_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_0_proc19_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_0_proc19_U0_ap_ready <= ap_sync_Loop_0_proc19_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Loop_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_1_proc_U0_ap_ready <= ap_sync_Loop_1_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_0 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_0 <= ap_sync_channel_write_in1_buf_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_1 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_1 <= ap_sync_channel_write_in1_buf_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_10 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_10 <= ap_sync_channel_write_in1_buf_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_11 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_11 <= ap_sync_channel_write_in1_buf_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_12 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_12 <= ap_sync_channel_write_in1_buf_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_13 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_13 <= ap_sync_channel_write_in1_buf_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_14 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_14 <= ap_sync_channel_write_in1_buf_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_15 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_15 <= ap_sync_channel_write_in1_buf_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_2 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_2 <= ap_sync_channel_write_in1_buf_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_3 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_3 <= ap_sync_channel_write_in1_buf_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_4 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_4 <= ap_sync_channel_write_in1_buf_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_5 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_5 <= ap_sync_channel_write_in1_buf_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_6 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_6 <= ap_sync_channel_write_in1_buf_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_7 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_7 <= ap_sync_channel_write_in1_buf_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_8 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_8 <= ap_sync_channel_write_in1_buf_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in1_buf_9 <= 1'b0;
    end else begin
        if (((Loop_0_proc19_U0_ap_done & Loop_0_proc19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in1_buf_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in1_buf_9 <= ap_sync_channel_write_in1_buf_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_0 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_0 <= ap_sync_channel_write_out_buf_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_1 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_1 <= ap_sync_channel_write_out_buf_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_10 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_10 <= ap_sync_channel_write_out_buf_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_11 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_11 <= ap_sync_channel_write_out_buf_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_12 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_12 <= ap_sync_channel_write_out_buf_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_13 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_13 <= ap_sync_channel_write_out_buf_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_14 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_14 <= ap_sync_channel_write_out_buf_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_15 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_15 <= ap_sync_channel_write_out_buf_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_2 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_2 <= ap_sync_channel_write_out_buf_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_3 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_3 <= ap_sync_channel_write_out_buf_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_4 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_4 <= ap_sync_channel_write_out_buf_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_5 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_5 <= ap_sync_channel_write_out_buf_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_6 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_6 <= ap_sync_channel_write_out_buf_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_7 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_7 <= ap_sync_channel_write_out_buf_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_8 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_8 <= ap_sync_channel_write_out_buf_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_buf_9 <= 1'b0;
    end else begin
        if (((Loop_1_proc_U0_ap_done & Loop_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_buf_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_buf_9 <= ap_sync_channel_write_out_buf_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Loop_0_proc19_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Loop_0_proc19_U0_ap_ready_count <= (Loop_0_proc19_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Loop_0_proc19_U0_ap_ready))) begin
        Loop_0_proc19_U0_ap_ready_count <= (Loop_0_proc19_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Loop_1_proc_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Loop_1_proc_U0_ap_ready_count <= (Loop_1_proc_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Loop_1_proc_U0_ap_ready))) begin
        Loop_1_proc_U0_ap_ready_count <= (Loop_1_proc_U0_ap_ready_count + 2'd1);
    end
end

assign Loop_0_proc19_U0_ap_continue = (ap_sync_channel_write_in1_buf_9 & ap_sync_channel_write_in1_buf_8 & ap_sync_channel_write_in1_buf_7 & ap_sync_channel_write_in1_buf_6 & ap_sync_channel_write_in1_buf_5 & ap_sync_channel_write_in1_buf_4 & ap_sync_channel_write_in1_buf_3 & ap_sync_channel_write_in1_buf_2 & ap_sync_channel_write_in1_buf_15 & ap_sync_channel_write_in1_buf_14 & ap_sync_channel_write_in1_buf_13 & ap_sync_channel_write_in1_buf_12 & ap_sync_channel_write_in1_buf_11 & ap_sync_channel_write_in1_buf_10 & ap_sync_channel_write_in1_buf_1 & ap_sync_channel_write_in1_buf_0);

assign Loop_0_proc19_U0_ap_start = ((ap_sync_reg_Loop_0_proc19_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_0_proc19_U0_in1_buf_0_full_n = in1_buf_0_i_full_n;

assign Loop_0_proc19_U0_in1_buf_10_full_n = in1_buf_10_i_full_n;

assign Loop_0_proc19_U0_in1_buf_11_full_n = in1_buf_11_i_full_n;

assign Loop_0_proc19_U0_in1_buf_12_full_n = in1_buf_12_i_full_n;

assign Loop_0_proc19_U0_in1_buf_13_full_n = in1_buf_13_i_full_n;

assign Loop_0_proc19_U0_in1_buf_14_full_n = in1_buf_14_i_full_n;

assign Loop_0_proc19_U0_in1_buf_15_full_n = in1_buf_15_i_full_n;

assign Loop_0_proc19_U0_in1_buf_1_full_n = in1_buf_1_i_full_n;

assign Loop_0_proc19_U0_in1_buf_2_full_n = in1_buf_2_i_full_n;

assign Loop_0_proc19_U0_in1_buf_3_full_n = in1_buf_3_i_full_n;

assign Loop_0_proc19_U0_in1_buf_4_full_n = in1_buf_4_i_full_n;

assign Loop_0_proc19_U0_in1_buf_5_full_n = in1_buf_5_i_full_n;

assign Loop_0_proc19_U0_in1_buf_6_full_n = in1_buf_6_i_full_n;

assign Loop_0_proc19_U0_in1_buf_7_full_n = in1_buf_7_i_full_n;

assign Loop_0_proc19_U0_in1_buf_8_full_n = in1_buf_8_i_full_n;

assign Loop_0_proc19_U0_in1_buf_9_full_n = in1_buf_9_i_full_n;

assign Loop_0_proc19_U0_start_full_n = 1'b1;

assign Loop_0_proc19_U0_start_write = 1'b0;

assign Loop_1_proc_U0_ap_continue = (ap_sync_channel_write_out_buf_9 & ap_sync_channel_write_out_buf_8 & ap_sync_channel_write_out_buf_7 & ap_sync_channel_write_out_buf_6 & ap_sync_channel_write_out_buf_5 & ap_sync_channel_write_out_buf_4 & ap_sync_channel_write_out_buf_3 & ap_sync_channel_write_out_buf_2 & ap_sync_channel_write_out_buf_15 & ap_sync_channel_write_out_buf_14 & ap_sync_channel_write_out_buf_13 & ap_sync_channel_write_out_buf_12 & ap_sync_channel_write_out_buf_11 & ap_sync_channel_write_out_buf_10 & ap_sync_channel_write_out_buf_1 & ap_sync_channel_write_out_buf_0);

assign Loop_1_proc_U0_ap_start = (in1_buf_9_t_empty_n & in1_buf_8_t_empty_n & in1_buf_7_t_empty_n & in1_buf_6_t_empty_n & in1_buf_5_t_empty_n & in1_buf_4_t_empty_n & in1_buf_3_t_empty_n & in1_buf_2_t_empty_n & in1_buf_1_t_empty_n & in1_buf_15_t_empty_n & in1_buf_14_t_empty_n & in1_buf_13_t_empty_n & in1_buf_12_t_empty_n & in1_buf_11_t_empty_n & in1_buf_10_t_empty_n & in1_buf_0_t_empty_n & (ap_sync_reg_Loop_1_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_1_proc_U0_out_buf_0_full_n = out_buf_0_i_full_n;

assign Loop_1_proc_U0_out_buf_10_full_n = out_buf_10_i_full_n;

assign Loop_1_proc_U0_out_buf_11_full_n = out_buf_11_i_full_n;

assign Loop_1_proc_U0_out_buf_12_full_n = out_buf_12_i_full_n;

assign Loop_1_proc_U0_out_buf_13_full_n = out_buf_13_i_full_n;

assign Loop_1_proc_U0_out_buf_14_full_n = out_buf_14_i_full_n;

assign Loop_1_proc_U0_out_buf_15_full_n = out_buf_15_i_full_n;

assign Loop_1_proc_U0_out_buf_1_full_n = out_buf_1_i_full_n;

assign Loop_1_proc_U0_out_buf_2_full_n = out_buf_2_i_full_n;

assign Loop_1_proc_U0_out_buf_3_full_n = out_buf_3_i_full_n;

assign Loop_1_proc_U0_out_buf_4_full_n = out_buf_4_i_full_n;

assign Loop_1_proc_U0_out_buf_5_full_n = out_buf_5_i_full_n;

assign Loop_1_proc_U0_out_buf_6_full_n = out_buf_6_i_full_n;

assign Loop_1_proc_U0_out_buf_7_full_n = out_buf_7_i_full_n;

assign Loop_1_proc_U0_out_buf_8_full_n = out_buf_8_i_full_n;

assign Loop_1_proc_U0_out_buf_9_full_n = out_buf_9_i_full_n;

assign Loop_1_proc_U0_start_full_n = 1'b1;

assign Loop_1_proc_U0_start_write = 1'b0;

assign ap_channel_done_in1_buf_0 = ((ap_sync_reg_channel_write_in1_buf_0 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_1 = ((ap_sync_reg_channel_write_in1_buf_1 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_10 = ((ap_sync_reg_channel_write_in1_buf_10 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_11 = ((ap_sync_reg_channel_write_in1_buf_11 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_12 = ((ap_sync_reg_channel_write_in1_buf_12 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_13 = ((ap_sync_reg_channel_write_in1_buf_13 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_14 = ((ap_sync_reg_channel_write_in1_buf_14 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_15 = ((ap_sync_reg_channel_write_in1_buf_15 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_2 = ((ap_sync_reg_channel_write_in1_buf_2 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_3 = ((ap_sync_reg_channel_write_in1_buf_3 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_4 = ((ap_sync_reg_channel_write_in1_buf_4 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_5 = ((ap_sync_reg_channel_write_in1_buf_5 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_6 = ((ap_sync_reg_channel_write_in1_buf_6 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_7 = ((ap_sync_reg_channel_write_in1_buf_7 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_8 = ((ap_sync_reg_channel_write_in1_buf_8 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_in1_buf_9 = ((ap_sync_reg_channel_write_in1_buf_9 ^ 1'b1) & Loop_0_proc19_U0_ap_done);

assign ap_channel_done_out_buf_0 = ((ap_sync_reg_channel_write_out_buf_0 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_1 = ((ap_sync_reg_channel_write_out_buf_1 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_10 = ((ap_sync_reg_channel_write_out_buf_10 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_11 = ((ap_sync_reg_channel_write_out_buf_11 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_12 = ((ap_sync_reg_channel_write_out_buf_12 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_13 = ((ap_sync_reg_channel_write_out_buf_13 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_14 = ((ap_sync_reg_channel_write_out_buf_14 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_15 = ((ap_sync_reg_channel_write_out_buf_15 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_2 = ((ap_sync_reg_channel_write_out_buf_2 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_3 = ((ap_sync_reg_channel_write_out_buf_3 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_4 = ((ap_sync_reg_channel_write_out_buf_4 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_5 = ((ap_sync_reg_channel_write_out_buf_5 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_6 = ((ap_sync_reg_channel_write_out_buf_6 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_7 = ((ap_sync_reg_channel_write_out_buf_7 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_8 = ((ap_sync_reg_channel_write_out_buf_8 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_channel_done_out_buf_9 = ((ap_sync_reg_channel_write_out_buf_9 ^ 1'b1) & Loop_1_proc_U0_ap_done);

assign ap_done = memcpy_omatrix_out_b_U0_ap_done;

assign ap_idle = (memcpy_omatrix_out_b_U0_ap_idle & (out_buf_15_t_empty_n ^ 1'b1) & (out_buf_14_t_empty_n ^ 1'b1) & (out_buf_13_t_empty_n ^ 1'b1) & (out_buf_12_t_empty_n ^ 1'b1) & (out_buf_11_t_empty_n ^ 1'b1) & (out_buf_10_t_empty_n ^ 1'b1) & (out_buf_9_t_empty_n ^ 1'b1) & (out_buf_8_t_empty_n ^ 1'b1) & (out_buf_7_t_empty_n ^ 1'b1) & (out_buf_6_t_empty_n ^ 1'b1) & (out_buf_5_t_empty_n ^ 1'b1) & (out_buf_4_t_empty_n ^ 1'b1) & (out_buf_3_t_empty_n ^ 1'b1) & (out_buf_2_t_empty_n ^ 1'b1) & (out_buf_1_t_empty_n ^ 1'b1) & (out_buf_0_t_empty_n ^ 1'b1) & (in1_buf_15_t_empty_n ^ 1'b1) & (in1_buf_14_t_empty_n ^ 1'b1) & (in1_buf_13_t_empty_n ^ 1'b1) & (in1_buf_12_t_empty_n ^ 1'b1) & (in1_buf_11_t_empty_n ^ 1'b1) & (in1_buf_10_t_empty_n ^ 1'b1) & (in1_buf_9_t_empty_n ^ 1'b1) & (in1_buf_8_t_empty_n ^ 1'b1) & (in1_buf_7_t_empty_n ^ 1'b1) & (in1_buf_6_t_empty_n ^ 1'b1) & (in1_buf_5_t_empty_n ^ 1'b1) & (in1_buf_4_t_empty_n ^ 1'b1) & (in1_buf_3_t_empty_n ^ 1'b1) & (in1_buf_2_t_empty_n ^ 1'b1) & (in1_buf_1_t_empty_n ^ 1'b1) & (in1_buf_0_t_empty_n ^ 1'b1) & Loop_1_proc_U0_ap_idle & Loop_0_proc19_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Loop_0_proc19_U0_ap_ready = (ap_sync_reg_Loop_0_proc19_U0_ap_ready | Loop_0_proc19_U0_ap_ready);

assign ap_sync_Loop_1_proc_U0_ap_ready = (ap_sync_reg_Loop_1_proc_U0_ap_ready | Loop_1_proc_U0_ap_ready);

assign ap_sync_channel_write_in1_buf_0 = ((ap_channel_done_in1_buf_0 & Loop_0_proc19_U0_in1_buf_0_full_n) | ap_sync_reg_channel_write_in1_buf_0);

assign ap_sync_channel_write_in1_buf_1 = ((ap_channel_done_in1_buf_1 & Loop_0_proc19_U0_in1_buf_1_full_n) | ap_sync_reg_channel_write_in1_buf_1);

assign ap_sync_channel_write_in1_buf_10 = ((ap_channel_done_in1_buf_10 & Loop_0_proc19_U0_in1_buf_10_full_n) | ap_sync_reg_channel_write_in1_buf_10);

assign ap_sync_channel_write_in1_buf_11 = ((ap_channel_done_in1_buf_11 & Loop_0_proc19_U0_in1_buf_11_full_n) | ap_sync_reg_channel_write_in1_buf_11);

assign ap_sync_channel_write_in1_buf_12 = ((ap_channel_done_in1_buf_12 & Loop_0_proc19_U0_in1_buf_12_full_n) | ap_sync_reg_channel_write_in1_buf_12);

assign ap_sync_channel_write_in1_buf_13 = ((ap_channel_done_in1_buf_13 & Loop_0_proc19_U0_in1_buf_13_full_n) | ap_sync_reg_channel_write_in1_buf_13);

assign ap_sync_channel_write_in1_buf_14 = ((ap_channel_done_in1_buf_14 & Loop_0_proc19_U0_in1_buf_14_full_n) | ap_sync_reg_channel_write_in1_buf_14);

assign ap_sync_channel_write_in1_buf_15 = ((ap_channel_done_in1_buf_15 & Loop_0_proc19_U0_in1_buf_15_full_n) | ap_sync_reg_channel_write_in1_buf_15);

assign ap_sync_channel_write_in1_buf_2 = ((ap_channel_done_in1_buf_2 & Loop_0_proc19_U0_in1_buf_2_full_n) | ap_sync_reg_channel_write_in1_buf_2);

assign ap_sync_channel_write_in1_buf_3 = ((ap_channel_done_in1_buf_3 & Loop_0_proc19_U0_in1_buf_3_full_n) | ap_sync_reg_channel_write_in1_buf_3);

assign ap_sync_channel_write_in1_buf_4 = ((ap_channel_done_in1_buf_4 & Loop_0_proc19_U0_in1_buf_4_full_n) | ap_sync_reg_channel_write_in1_buf_4);

assign ap_sync_channel_write_in1_buf_5 = ((ap_channel_done_in1_buf_5 & Loop_0_proc19_U0_in1_buf_5_full_n) | ap_sync_reg_channel_write_in1_buf_5);

assign ap_sync_channel_write_in1_buf_6 = ((ap_channel_done_in1_buf_6 & Loop_0_proc19_U0_in1_buf_6_full_n) | ap_sync_reg_channel_write_in1_buf_6);

assign ap_sync_channel_write_in1_buf_7 = ((ap_channel_done_in1_buf_7 & Loop_0_proc19_U0_in1_buf_7_full_n) | ap_sync_reg_channel_write_in1_buf_7);

assign ap_sync_channel_write_in1_buf_8 = ((ap_channel_done_in1_buf_8 & Loop_0_proc19_U0_in1_buf_8_full_n) | ap_sync_reg_channel_write_in1_buf_8);

assign ap_sync_channel_write_in1_buf_9 = ((ap_channel_done_in1_buf_9 & Loop_0_proc19_U0_in1_buf_9_full_n) | ap_sync_reg_channel_write_in1_buf_9);

assign ap_sync_channel_write_out_buf_0 = ((ap_channel_done_out_buf_0 & Loop_1_proc_U0_out_buf_0_full_n) | ap_sync_reg_channel_write_out_buf_0);

assign ap_sync_channel_write_out_buf_1 = ((ap_channel_done_out_buf_1 & Loop_1_proc_U0_out_buf_1_full_n) | ap_sync_reg_channel_write_out_buf_1);

assign ap_sync_channel_write_out_buf_10 = ((ap_channel_done_out_buf_10 & Loop_1_proc_U0_out_buf_10_full_n) | ap_sync_reg_channel_write_out_buf_10);

assign ap_sync_channel_write_out_buf_11 = ((ap_channel_done_out_buf_11 & Loop_1_proc_U0_out_buf_11_full_n) | ap_sync_reg_channel_write_out_buf_11);

assign ap_sync_channel_write_out_buf_12 = ((ap_channel_done_out_buf_12 & Loop_1_proc_U0_out_buf_12_full_n) | ap_sync_reg_channel_write_out_buf_12);

assign ap_sync_channel_write_out_buf_13 = ((ap_channel_done_out_buf_13 & Loop_1_proc_U0_out_buf_13_full_n) | ap_sync_reg_channel_write_out_buf_13);

assign ap_sync_channel_write_out_buf_14 = ((ap_channel_done_out_buf_14 & Loop_1_proc_U0_out_buf_14_full_n) | ap_sync_reg_channel_write_out_buf_14);

assign ap_sync_channel_write_out_buf_15 = ((ap_channel_done_out_buf_15 & Loop_1_proc_U0_out_buf_15_full_n) | ap_sync_reg_channel_write_out_buf_15);

assign ap_sync_channel_write_out_buf_2 = ((ap_channel_done_out_buf_2 & Loop_1_proc_U0_out_buf_2_full_n) | ap_sync_reg_channel_write_out_buf_2);

assign ap_sync_channel_write_out_buf_3 = ((ap_channel_done_out_buf_3 & Loop_1_proc_U0_out_buf_3_full_n) | ap_sync_reg_channel_write_out_buf_3);

assign ap_sync_channel_write_out_buf_4 = ((ap_channel_done_out_buf_4 & Loop_1_proc_U0_out_buf_4_full_n) | ap_sync_reg_channel_write_out_buf_4);

assign ap_sync_channel_write_out_buf_5 = ((ap_channel_done_out_buf_5 & Loop_1_proc_U0_out_buf_5_full_n) | ap_sync_reg_channel_write_out_buf_5);

assign ap_sync_channel_write_out_buf_6 = ((ap_channel_done_out_buf_6 & Loop_1_proc_U0_out_buf_6_full_n) | ap_sync_reg_channel_write_out_buf_6);

assign ap_sync_channel_write_out_buf_7 = ((ap_channel_done_out_buf_7 & Loop_1_proc_U0_out_buf_7_full_n) | ap_sync_reg_channel_write_out_buf_7);

assign ap_sync_channel_write_out_buf_8 = ((ap_channel_done_out_buf_8 & Loop_1_proc_U0_out_buf_8_full_n) | ap_sync_reg_channel_write_out_buf_8);

assign ap_sync_channel_write_out_buf_9 = ((ap_channel_done_out_buf_9 & Loop_1_proc_U0_out_buf_9_full_n) | ap_sync_reg_channel_write_out_buf_9);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = memcpy_omatrix_out_b_U0_ap_done;

assign ap_sync_ready = (ap_sync_Loop_1_proc_U0_ap_ready & ap_sync_Loop_0_proc19_U0_ap_ready);

assign m_axi_imatrix_ARADDR = Loop_1_proc_U0_m_axi_imatrix_ARADDR;

assign m_axi_imatrix_ARBURST = Loop_1_proc_U0_m_axi_imatrix_ARBURST;

assign m_axi_imatrix_ARCACHE = Loop_1_proc_U0_m_axi_imatrix_ARCACHE;

assign m_axi_imatrix_ARID = Loop_1_proc_U0_m_axi_imatrix_ARID;

assign m_axi_imatrix_ARLEN = Loop_1_proc_U0_m_axi_imatrix_ARLEN;

assign m_axi_imatrix_ARLOCK = Loop_1_proc_U0_m_axi_imatrix_ARLOCK;

assign m_axi_imatrix_ARPROT = Loop_1_proc_U0_m_axi_imatrix_ARPROT;

assign m_axi_imatrix_ARQOS = Loop_1_proc_U0_m_axi_imatrix_ARQOS;

assign m_axi_imatrix_ARREGION = Loop_1_proc_U0_m_axi_imatrix_ARREGION;

assign m_axi_imatrix_ARSIZE = Loop_1_proc_U0_m_axi_imatrix_ARSIZE;

assign m_axi_imatrix_ARUSER = Loop_1_proc_U0_m_axi_imatrix_ARUSER;

assign m_axi_imatrix_ARVALID = Loop_1_proc_U0_m_axi_imatrix_ARVALID;

assign m_axi_imatrix_AWADDR = 32'd0;

assign m_axi_imatrix_AWBURST = 2'd0;

assign m_axi_imatrix_AWCACHE = 4'd0;

assign m_axi_imatrix_AWID = 1'd0;

assign m_axi_imatrix_AWLEN = 32'd0;

assign m_axi_imatrix_AWLOCK = 2'd0;

assign m_axi_imatrix_AWPROT = 3'd0;

assign m_axi_imatrix_AWQOS = 4'd0;

assign m_axi_imatrix_AWREGION = 4'd0;

assign m_axi_imatrix_AWSIZE = 3'd0;

assign m_axi_imatrix_AWUSER = 1'd0;

assign m_axi_imatrix_AWVALID = 1'b0;

assign m_axi_imatrix_BREADY = 1'b0;

assign m_axi_imatrix_RREADY = Loop_1_proc_U0_m_axi_imatrix_RREADY;

assign m_axi_imatrix_WDATA = 32'd0;

assign m_axi_imatrix_WID = 1'd0;

assign m_axi_imatrix_WLAST = 1'b0;

assign m_axi_imatrix_WSTRB = 4'd0;

assign m_axi_imatrix_WUSER = 1'd0;

assign m_axi_imatrix_WVALID = 1'b0;

assign m_axi_omatrix_ARADDR = 32'd0;

assign m_axi_omatrix_ARBURST = 2'd0;

assign m_axi_omatrix_ARCACHE = 4'd0;

assign m_axi_omatrix_ARID = 1'd0;

assign m_axi_omatrix_ARLEN = 32'd0;

assign m_axi_omatrix_ARLOCK = 2'd0;

assign m_axi_omatrix_ARPROT = 3'd0;

assign m_axi_omatrix_ARQOS = 4'd0;

assign m_axi_omatrix_ARREGION = 4'd0;

assign m_axi_omatrix_ARSIZE = 3'd0;

assign m_axi_omatrix_ARUSER = 1'd0;

assign m_axi_omatrix_ARVALID = 1'b0;

assign m_axi_omatrix_AWADDR = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWADDR;

assign m_axi_omatrix_AWBURST = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWBURST;

assign m_axi_omatrix_AWCACHE = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWCACHE;

assign m_axi_omatrix_AWID = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWID;

assign m_axi_omatrix_AWLEN = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLEN;

assign m_axi_omatrix_AWLOCK = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLOCK;

assign m_axi_omatrix_AWPROT = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWPROT;

assign m_axi_omatrix_AWQOS = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWQOS;

assign m_axi_omatrix_AWREGION = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWREGION;

assign m_axi_omatrix_AWSIZE = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWSIZE;

assign m_axi_omatrix_AWUSER = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWUSER;

assign m_axi_omatrix_AWVALID = memcpy_omatrix_out_b_U0_m_axi_omatrix_AWVALID;

assign m_axi_omatrix_BREADY = memcpy_omatrix_out_b_U0_m_axi_omatrix_BREADY;

assign m_axi_omatrix_RREADY = 1'b0;

assign m_axi_omatrix_WDATA = memcpy_omatrix_out_b_U0_m_axi_omatrix_WDATA;

assign m_axi_omatrix_WID = memcpy_omatrix_out_b_U0_m_axi_omatrix_WID;

assign m_axi_omatrix_WLAST = memcpy_omatrix_out_b_U0_m_axi_omatrix_WLAST;

assign m_axi_omatrix_WSTRB = memcpy_omatrix_out_b_U0_m_axi_omatrix_WSTRB;

assign m_axi_omatrix_WUSER = memcpy_omatrix_out_b_U0_m_axi_omatrix_WUSER;

assign m_axi_omatrix_WVALID = memcpy_omatrix_out_b_U0_m_axi_omatrix_WVALID;

assign memcpy_omatrix_out_b_U0_ap_continue = ap_continue;

assign memcpy_omatrix_out_b_U0_ap_start = (out_buf_9_t_empty_n & out_buf_8_t_empty_n & out_buf_7_t_empty_n & out_buf_6_t_empty_n & out_buf_5_t_empty_n & out_buf_4_t_empty_n & out_buf_3_t_empty_n & out_buf_2_t_empty_n & out_buf_1_t_empty_n & out_buf_15_t_empty_n & out_buf_14_t_empty_n & out_buf_13_t_empty_n & out_buf_12_t_empty_n & out_buf_11_t_empty_n & out_buf_10_t_empty_n & out_buf_0_t_empty_n);

assign memcpy_omatrix_out_b_U0_start_full_n = 1'b1;

assign memcpy_omatrix_out_b_U0_start_write = 1'b0;

endmodule //dataflow_in_loop
