AArch64 WW+FW+cachesync+ctrlisb-rfi-addr
"CacheSyncdWW Iffe DpCtrlIsbdW Rfi DpAddrdW Wse"
Cycle=Rfi DpAddrdW Wse CacheSyncdWW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Rfi Wse CacheSyncdWW DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Ws
Orig=CacheSyncdWW Iffe DpCtrlIsbdW Rfi DpAddrdW Wse
{
0:X0=0x2; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X1=0x1; 1:X2=y; 1:X5=x;
}
 P0          | P1                  ;
 STR W0,[X1] | Lself02:            ;
 DC CVAU,X3  | B L00               ;
 DSB ISH     | MOV W0,#2           ;
 IC IVAU,X3  | B L01               ;
 DSB ISH     | L00:                ;
 STR W2,[X3] | MOV W0,#1           ;
             | L01:                ;
             | CBNZ W0,LC02        ;
             | LC02:               ;
             | ISB                 ;
             | STR W1,[X2]         ;
             | LDR W3,[X2]         ;
             | EOR W4,W3,W3        ;
             | STR W1,[X5,W4,SXTW] ;
exists
(x=0x2 /\ 1:X0=0x2 /\ 1:X3=0x1)
