
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.94; # 0.8
0.94
set RST_NAME "reset";
reset
#set TOP_MOD_NAME "part3b_mac";
set TOP_MOD_NAME "part3_mac";
part3_mac
#set SRC_FILE "part3b_mac.sv";
set SRC_FILE "part3_mac.sv";
part3_mac.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part3_mac.sv
Compiling source file ./part3_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./part3_mac.sv:31: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac line 36 in file
		'./part3_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part3_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part3_mac'
 Implement Synthetic for 'part3_mac'.
Information: Added key list 'DesignWare' to design 'part3_mac'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1232.6      0.28       8.4      16.1                           29911.9434
    0:00:03    1231.8      0.28       8.4      16.1                           29883.2363
    0:00:03    1231.8      0.28       8.4      16.1                           29883.2363
    0:00:03    1232.1      0.27       8.0      12.1                           29876.8379
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'part3_mac_DW_mult_tc_1'
    0:00:05    1064.3      0.15       2.8       0.0                           23042.1211



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1064.3      0.15       2.8       0.0                           23042.1211
    0:00:05    1064.3      0.15       2.8       0.0                           23042.1211
    0:00:05    1065.1      0.15       2.8       0.0                           23053.9473
    0:00:05    1065.1      0.15       2.8       0.0                           23053.9473
    0:00:05    1078.1      0.14       2.8       0.0                           23519.5195
    0:00:05    1078.1      0.14       2.8       0.0                           23519.5195
    0:00:05    1078.1      0.14       2.8       0.0                           23519.5195
    0:00:05    1078.1      0.14       2.8       0.0                           23519.5195
    0:00:05    1078.1      0.14       2.8       0.0                           23519.5195
    0:00:05    1078.1      0.14       2.8       0.0                           23519.5195
    0:00:06    1139.5      0.08       1.4       0.0                           25497.6973
    0:00:06    1139.5      0.08       1.4       0.0                           25497.6973
    0:00:06    1139.5      0.08       1.4       0.0                           25497.6973

  Beginning Delay Optimization
  ----------------------------
    0:00:06    1131.0      0.07       1.3       0.0                           25232.0547
    0:00:07    1146.2      0.05       1.1       0.0                           25753.3672
    0:00:07    1146.2      0.05       1.1       0.0                           25753.3672
    0:00:07    1148.1      0.05       1.1       0.0                           25795.1016
    0:00:07    1148.1      0.05       1.1       0.0                           25795.1016
    0:00:07    1148.1      0.05       1.1       0.0                           25795.1016
    0:00:07    1148.1      0.05       1.1       0.0                           25795.1016
    0:00:08    1148.1      0.05       1.1       0.0                           25795.1016
    0:00:08    1156.8      0.01       0.0       0.0 mult_in_reg[15]/D         25761.4199
    0:00:09    1160.8      0.00       0.0       0.0                           25795.9277
    0:00:09    1160.8      0.00       0.0       0.0                           25795.9277

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1160.8      0.00       0.0       0.0                           25795.9277
    0:00:09    1157.4      0.00       0.0       0.0                           25695.4570


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1153.6      0.01       0.1       0.0                           25610.3477
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1116.9      0.00       0.0       0.0                           24365.6660
    0:00:09    1114.8      0.00       0.0       0.0                           24275.4707
    0:00:09    1114.0      0.00       0.0       0.0                           24254.0312
    0:00:09    1114.0      0.00       0.0       0.0                           24254.0312
    0:00:09    1114.0      0.00       0.0       0.0                           24254.0312
    0:00:09    1112.4      0.00       0.0       0.0                           24231.6035
    0:00:09    1112.4      0.00       0.0       0.0                           24231.6035
    0:00:09    1111.9      0.00       0.0       0.0                           24184.6953
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part3_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 17:25:36 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           896
Number of cells:                          816
Number of combinational cells:            753
Number of sequential cells:                63
Number of macros/black boxes:               0
Number of buf/inv:                        119
Number of references:                      32

Combinational area:                826.993996
Buf/Inv area:                       72.086000
Noncombinational area:             284.885990
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1111.879985
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part3_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 17:25:36 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part3_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 528.5146 uW   (75%)
  Net Switching Power  = 178.4705 uW   (25%)
                         ---------
Total Dynamic Power    = 706.9851 uW  (100%)

Cell Leakage Power     =  25.5630 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         398.0632           29.1381        4.9319e+03          432.1333  (  58.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    130.4514          149.3326        2.0631e+04          300.4147  (  41.01%)
--------------------------------------------------------------------------------------------------
Total            528.5145 uW       178.4707 uW     2.5563e+04 nW       732.5480 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part3_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 17:25:36 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a_in_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_in_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part3_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  a_in_reg[2]/CK (DFF_X1)                  0.00       0.00 r
  a_in_reg[2]/QN (DFF_X1)                  0.08       0.08 r
  U331/ZN (XNOR2_X1)                       0.07       0.14 r
  U332/Z (BUF_X2)                          0.06       0.21 r
  U537/ZN (OAI22_X1)                       0.05       0.26 f
  U552/S (FA_X1)                           0.15       0.41 r
  U559/S (FA_X1)                           0.11       0.52 f
  U544/ZN (OR2_X1)                         0.07       0.59 f
  U545/ZN (OAI21_X1)                       0.04       0.63 r
  U547/ZN (NAND2_X1)                       0.03       0.66 f
  U708/ZN (AOI21_X1)                       0.05       0.71 r
  U714/ZN (OAI21_X2)                       0.05       0.76 f
  U754/ZN (AOI21_X1)                       0.05       0.81 r
  U761/ZN (XNOR2_X1)                       0.06       0.87 r
  U762/ZN (NOR2_X1)                        0.02       0.89 f
  mult_in_reg[17]/D (DFF_X1)               0.01       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    0.94       0.94
  clock network delay (ideal)              0.00       0.94
  mult_in_reg[17]/CK (DFF_X1)              0.00       0.94 r
  library setup time                      -0.04       0.90
  data required time                                  0.90
  -----------------------------------------------------------
  data required time                                  0.90
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
