[{"name": "\u9673\u4ef2\u840d", "email": "cpchen@ntut.edu.tw", "latestUpdate": "2014-02-06 18:53:18", "objective": "1.\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e4b\u539f\u5247\u8207\u65b9\u6cd5\uff0c2. ASM (Algorithm StateMachine) Chart \u4e4b\u61c9\u7528\u8207\u5e8f\u5411\u908f\u8f2f\u65b9\u6cd5\uff1a\u50b3\u7d71\u5f0f\u5408\u6210\u6cd5\u3001\u3001\u591a\u5de5\u5668\u63a7\u5236\u6cd5\u3001One-Hot \u6cd5\u3001ROM-Based \u6cd5\uff0c3. ASIC\u6240\u9700\u4e4b\u57fa\u672c SSI/MSI \u5143\u4ef6\uff0c4.\u4f7f\u7528 SSI/MSI \u57fa\u672c\u5143\u4ef6\u89e3\u6c7a\u908f\u8f2f\u554f\u984c\uff0c5.\u63a1\u7528\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e4b\u539f\u7406\u8207\u65b9\u6cd5\uff0c\u5229\u7528 ASIC\u4e4b\u57fa\u672c\u5143\u4ef6\uff0c\u518d\u914d\u5408\u57fa\u672c\u9598\u8a2d\u8a08 ALU\u3001CPU \u63a7\u5236\u5668\u3001\u4e2d\u65b7\u63a7\u5236\u5668\u3001DMA \u63a7\u5236\u5668\u7b49 IC \u5143\u4ef6\uff0c6.Bit-Slice \u8a08\u7b97\u6a5f\u8a2d\r\n\u8a08\uff0c7.\u5fae\u7a0b\u5f0f\u8a2d\u8a08\uff0c8.Hardwired CPU \u8a2d\u8a08\u3002", "schedule": "Week-  1 Introduction to Digital System Design(2/20) -- ch1-4\r\nWeek-  2 Concurrent Code and Devices Design (2/27) -- ch5\r\nWeek-  3 Simulation with VHDL Testbench (3/6) --ch10\r\nWeek-  4 Sequential Code and Devices Design(3/13) -- ch6\r\nWeek-  5 Signal and Variables (3/20) -- ch7\r\nWeek-  6  (Quiz I) (3/27)\r\nWeek-  7 Holiday (4/2 ~ 4/5 )\r\nWeek-  8 Package and Component for System design -- ch8\r\nWeek-  9 Midterm test (4/17)  \r\nWeek-10 Function and Procedure in System Design \u2013ch9\r\nWeek-11 Design with State Machines \u2013ch11\r\nWeek-12 Basic Display System Design --ch12\r\nWeek-13 Serial Communication Circuits Design \u2013ch14\r\nWeek-14 Memory Circuits design / (Quiz II)  --ch13\r\nWeek-15 Design of VGA Video Interface \u2013ch15\r\nWeek-16 Design of DVI Video Interface \u2013ch16\r\nWeek-17 Design for testability \r\nWeek-18 Final test (6/19)", "scorePolicy": "1. Two Quizes\t20%\r\n2. Mid term test\t25%\r\n3. Final test\t25%\r\n4. Home works\t30%", "materials": "1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\r\n       Volnei A.pedroni / The MIT Press \t2010  (\u958b\u767c\u5716\u66f8\u4ee3\u7406)\r\n2. Reference Book: Digital System Design Using VHDL 2nd Edition", "foreignLanguageTextbooks": false}]