{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 16:22:40 2018 " "Info: Processing started: Tue Apr 03 16:22:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off avalon_sis -c avalon_sis --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off avalon_sis -c avalon_sis --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register KERNEL:inst\|cpu:the_cpu\|F_pc\[0\] memory KERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a0~portb_address_reg9 127.75 MHz 7.828 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 127.75 MHz between source register \"KERNEL:inst\|cpu:the_cpu\|F_pc\[0\]\" and destination memory \"KERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a0~portb_address_reg9\" (period= 7.828 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.608 ns + Longest register memory " "Info: + Longest register to memory delay is 7.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KERNEL:inst\|cpu:the_cpu\|F_pc\[0\] 1 REG LCFF_X51_Y14_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 6; REG Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|cpu:the_cpu|F_pc[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 6414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.393 ns) 1.409 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[0\]~1 2 COMB LCCOMB_X50_Y13_N4 2 " "Info: 2: + IC(1.016 ns) + CELL(0.393 ns) = 1.409 ns; Loc. = LCCOMB_X50_Y13_N4; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[0\]~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { KERNEL:inst|cpu:the_cpu|F_pc[0] KERNEL:inst|cpu:the_cpu|F_pc_plus_one[0]~1 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.480 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[1\]~3 3 COMB LCCOMB_X50_Y13_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.480 ns; Loc. = LCCOMB_X50_Y13_N6; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[1\]~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[0]~1 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.551 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[2\]~5 4 COMB LCCOMB_X50_Y13_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X50_Y13_N8; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[2\]~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.622 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[3\]~7 5 COMB LCCOMB_X50_Y13_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.622 ns; Loc. = LCCOMB_X50_Y13_N10; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[3\]~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.693 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[4\]~9 6 COMB LCCOMB_X50_Y13_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.693 ns; Loc. = LCCOMB_X50_Y13_N12; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[4\]~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.852 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[5\]~11 7 COMB LCCOMB_X50_Y13_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.852 ns; Loc. = LCCOMB_X50_Y13_N14; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[5\]~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.923 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[6\]~13 8 COMB LCCOMB_X50_Y13_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.923 ns; Loc. = LCCOMB_X50_Y13_N16; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[6\]~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.994 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[7\]~15 9 COMB LCCOMB_X50_Y13_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.994 ns; Loc. = LCCOMB_X50_Y13_N18; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[7\]~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.065 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[8\]~17 10 COMB LCCOMB_X50_Y13_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.065 ns; Loc. = LCCOMB_X50_Y13_N20; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[8\]~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.475 ns KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[9\]~18 11 COMB LCCOMB_X50_Y13_N22 4 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.475 ns; Loc. = LCCOMB_X50_Y13_N22; Fanout = 4; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[9\]~18'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4626 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.420 ns) 3.906 ns KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~0 12 COMB LCCOMB_X48_Y16_N30 1 " "Info: 12: + IC(1.011 ns) + CELL(0.420 ns) = 3.906 ns; Loc. = LCCOMB_X48_Y16_N30; Fanout = 1; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { KERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~0 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.304 ns KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~1 13 COMB LCCOMB_X48_Y16_N8 1 " "Info: 13: + IC(0.248 ns) + CELL(0.150 ns) = 4.304 ns; Loc. = LCCOMB_X48_Y16_N8; Fanout = 1; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~0 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~1 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.150 ns) 5.616 ns KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~2 14 COMB LCCOMB_X48_Y16_N18 1 " "Info: 14: + IC(1.162 ns) + CELL(0.150 ns) = 5.616 ns; Loc. = LCCOMB_X48_Y16_N18; Fanout = 1; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~1 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~2 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.012 ns KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~3 15 COMB LCCOMB_X48_Y16_N16 10 " "Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 6.012 ns; Loc. = LCCOMB_X48_Y16_N16; Fanout = 10; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~2 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~3 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 4466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.142 ns) 7.608 ns KERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a0~portb_address_reg9 16 MEM M4K_X52_Y10 4 " "Info: 16: + IC(1.454 ns) + CELL(0.142 ns) = 7.608 ns; Loc. = M4K_X52_Y10; Fanout = 4; MEM Node = 'KERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a0~portb_address_reg9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~3 KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/altsyncram_qed1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 32.48 % ) " "Info: Total cell delay = 2.471 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.137 ns ( 67.52 % ) " "Info: Total interconnect delay = 5.137 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.608 ns" { KERNEL:inst|cpu:the_cpu|F_pc[0] KERNEL:inst|cpu:the_cpu|F_pc_plus_one[0]~1 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~0 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~1 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~2 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~3 KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { KERNEL:inst|cpu:the_cpu|F_pc[0] {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[0]~1 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~0 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~1 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~2 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~3 {} KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 {} } { 0.000ns 1.016ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.011ns 0.248ns 1.162ns 0.246ns 1.454ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.065 ns - Smallest " "Info: - Smallest clock skew is 0.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.729 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3101 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3101; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.689 ns) 2.729 ns KERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a0~portb_address_reg9 3 MEM M4K_X52_Y10 4 " "Info: 3: + IC(0.923 ns) + CELL(0.689 ns) = 2.729 ns; Loc. = M4K_X52_Y10; Fanout = 4; MEM Node = 'KERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a0~portb_address_reg9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/altsyncram_qed1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.85 % ) " "Info: Total cell delay = 1.688 ns ( 61.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 38.15 % ) " "Info: Total interconnect delay = 1.041 ns ( 38.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.923ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3101 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3101; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns KERNEL:inst\|cpu:the_cpu\|F_pc\[0\] 3 REG LCFF_X51_Y14_N9 6 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 6; REG Node = 'KERNEL:inst\|cpu:the_cpu\|F_pc\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|F_pc[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 6414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|F_pc[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|F_pc[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.923ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|F_pc[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|F_pc[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/cpu.v" 6414 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/altsyncram_qed1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.608 ns" { KERNEL:inst|cpu:the_cpu|F_pc[0] KERNEL:inst|cpu:the_cpu|F_pc_plus_one[0]~1 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 KERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~0 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~1 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~2 KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~3 KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { KERNEL:inst|cpu:the_cpu|F_pc[0] {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[0]~1 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 {} KERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~0 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~1 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~2 {} KERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~3 {} KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 {} } { 0.000ns 1.016ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.011ns 0.248ns 1.162ns 0.246ns 1.454ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.923ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|F_pc[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|F_pc[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[0\] register sld_hub:sld_hub_inst\|tdo 232.34 MHz 4.304 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 232.34 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 4.304 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.934 ns + Longest register register " "Info: + Longest register to register delay is 1.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 1 REG LCFF_X37_Y24_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y24_N5; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.398 ns) 0.925 ns sld_hub:sld_hub_inst\|Equal6~0 2 COMB LCCOMB_X36_Y24_N14 2 " "Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X36_Y24_N14; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal6~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal6~0 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 1.459 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X36_Y24_N0 1 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.459 ns; Loc. = LCCOMB_X36_Y24_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 1.850 ns sld_hub:sld_hub_inst\|tdo~7 4 COMB LCCOMB_X36_Y24_N26 1 " "Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 1.850 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.934 ns sld_hub:sld_hub_inst\|tdo 5 REG LCFF_X36_Y24_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.934 ns; Loc. = LCFF_X36_Y24_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 46.90 % ) " "Info: Total cell delay = 0.907 ns ( 46.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 53.10 % ) " "Info: Total interconnect delay = 1.027 ns ( 53.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.934 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|Equal6~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.527ns 0.259ns 0.241ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.412 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 4.412 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X36_Y24_N27 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 4.412 ns; Loc. = LCFF_X36_Y24_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.17 % ) " "Info: Total cell delay = 0.537 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.875 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.416 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 4.416 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 3 REG LCFF_X37_Y24_N5 8 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 4.416 ns; Loc. = LCFF_X37_Y24_N5; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.879 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.879 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.934 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|Equal6~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.527ns 0.259ns 0.241ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KERNEL:inst\|sw:the_sw\|readdata\[17\] SW\[17\] CLOCK_50 5.446 ns register " "Info: tsu for register \"KERNEL:inst\|sw:the_sw\|readdata\[17\]\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_50\") is 5.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.149 ns + Longest pin register " "Info: + Longest pin to register delay is 8.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'SW\[17\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 152 72 240 168 "SW\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.264 ns) + CELL(0.420 ns) 7.536 ns KERNEL:inst\|sw:the_sw\|read_mux_out\[17\]~89 2 COMB LCCOMB_X34_Y20_N24 1 " "Info: 2: + IC(6.264 ns) + CELL(0.420 ns) = 7.536 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 1; COMB Node = 'KERNEL:inst\|sw:the_sw\|read_mux_out\[17\]~89'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { SW[17] KERNEL:inst|sw:the_sw|read_mux_out[17]~89 } "NODE_NAME" } } { "sw.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/sw.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.366 ns) 8.149 ns KERNEL:inst\|sw:the_sw\|readdata\[17\] 3 REG LCFF_X34_Y20_N27 1 " "Info: 3: + IC(0.247 ns) + CELL(0.366 ns) = 8.149 ns; Loc. = LCFF_X34_Y20_N27; Fanout = 1; REG Node = 'KERNEL:inst\|sw:the_sw\|readdata\[17\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { KERNEL:inst|sw:the_sw|read_mux_out[17]~89 KERNEL:inst|sw:the_sw|readdata[17] } "NODE_NAME" } } { "sw.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/sw.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 20.10 % ) " "Info: Total cell delay = 1.638 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.511 ns ( 79.90 % ) " "Info: Total interconnect delay = 6.511 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { SW[17] KERNEL:inst|sw:the_sw|read_mux_out[17]~89 KERNEL:inst|sw:the_sw|readdata[17] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { SW[17] {} SW[17]~combout {} KERNEL:inst|sw:the_sw|read_mux_out[17]~89 {} KERNEL:inst|sw:the_sw|readdata[17] {} } { 0.000ns 0.000ns 6.264ns 0.247ns } { 0.000ns 0.852ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sw.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/sw.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3101 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3101; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns KERNEL:inst\|sw:the_sw\|readdata\[17\] 3 REG LCFF_X34_Y20_N27 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X34_Y20_N27; Fanout = 1; REG Node = 'KERNEL:inst\|sw:the_sw\|readdata\[17\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl KERNEL:inst|sw:the_sw|readdata[17] } "NODE_NAME" } } { "sw.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/sw.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|sw:the_sw|readdata[17] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|sw:the_sw|readdata[17] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { SW[17] KERNEL:inst|sw:the_sw|read_mux_out[17]~89 KERNEL:inst|sw:the_sw|readdata[17] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { SW[17] {} SW[17]~combout {} KERNEL:inst|sw:the_sw|read_mux_out[17]~89 {} KERNEL:inst|sw:the_sw|readdata[17] {} } { 0.000ns 0.000ns 6.264ns 0.247ns } { 0.000ns 0.852ns 0.420ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|sw:the_sw|readdata[17] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|sw:the_sw|readdata[17] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[1\] KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|return_money\[5\] 22.232 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[1\]\" through register \"KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|return_money\[5\]\" is 22.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3101 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3101; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 104 72 240 120 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|return_money\[5\] 3 REG LCFF_X33_Y21_N25 6 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X33_Y21_N25; Fanout = 6; REG Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|return_money\[5\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] } "NODE_NAME" } } { "vendor3.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/vendor3.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vendor3.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/vendor3.v" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.317 ns + Longest register pin " "Info: + Longest register to pin delay is 19.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|return_money\[5\] 1 REG LCFF_X33_Y21_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N25; Fanout = 6; REG Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|return_money\[5\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] } "NODE_NAME" } } { "vendor3.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/vendor3.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.414 ns) 1.735 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5 2 COMB LCCOMB_X38_Y25_N8 1 " "Info: 2: + IC(1.321 ns) + CELL(0.414 ns) = 1.735 ns; Loc. = LCCOMB_X38_Y25_N8; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.145 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6 3 COMB LCCOMB_X38_Y25_N10 10 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 2.145 ns; Loc. = LCCOMB_X38_Y25_N10; Fanout = 10; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.275 ns) 2.904 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[17\]~27 4 COMB LCCOMB_X37_Y25_N28 2 " "Info: 4: + IC(0.484 ns) + CELL(0.275 ns) = 2.904 ns; Loc. = LCCOMB_X37_Y25_N28; Fanout = 2; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[17\]~27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.414 ns) 3.998 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5 5 COMB LCCOMB_X38_Y25_N18 1 " "Info: 5: + IC(0.680 ns) + CELL(0.414 ns) = 3.998 ns; Loc. = LCCOMB_X38_Y25_N18; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.069 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7 6 COMB LCCOMB_X38_Y25_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.069 ns; Loc. = LCCOMB_X38_Y25_N20; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.479 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8 7 COMB LCCOMB_X38_Y25_N22 10 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.479 ns; Loc. = LCCOMB_X38_Y25_N22; Fanout = 10; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.150 ns) 5.127 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~14 8 COMB LCCOMB_X37_Y25_N0 2 " "Info: 8: + IC(0.498 ns) + CELL(0.150 ns) = 5.127 ns; Loc. = LCCOMB_X37_Y25_N0; Fanout = 2; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~14'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.414 ns) 5.994 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1 9 COMB LCCOMB_X37_Y25_N2 2 " "Info: 9: + IC(0.453 ns) + CELL(0.414 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y25_N2; Fanout = 2; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.065 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3 10 COMB LCCOMB_X37_Y25_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.065 ns; Loc. = LCCOMB_X37_Y25_N4; Fanout = 2; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.136 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5 11 COMB LCCOMB_X37_Y25_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.136 ns; Loc. = LCCOMB_X37_Y25_N6; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.207 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7 12 COMB LCCOMB_X37_Y25_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.207 ns; Loc. = LCCOMB_X37_Y25_N8; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.617 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8 13 COMB LCCOMB_X37_Y25_N10 14 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.617 ns; Loc. = LCCOMB_X37_Y25_N10; Fanout = 14; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.419 ns) 7.722 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[27\]~89 14 COMB LCCOMB_X37_Y25_N14 6 " "Info: 14: + IC(0.686 ns) + CELL(0.419 ns) = 7.722 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 6; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod1\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[27\]~89'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[27]~89 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.393 ns) 8.827 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_1~12 15 COMB LCCOMB_X34_Y25_N8 2 " "Info: 15: + IC(0.712 ns) + CELL(0.393 ns) = 8.827 ns; Loc. = LCCOMB_X34_Y25_N8; Fanout = 2; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_1~12'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[27]~89 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.898 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_1~14 16 COMB LCCOMB_X34_Y25_N10 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.898 ns; Loc. = LCCOMB_X34_Y25_N10; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_1~14'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~12 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.308 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_1~15 17 COMB LCCOMB_X34_Y25_N12 6 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 9.308 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 6; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_1~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~14 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.371 ns) 10.369 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|StageOut\[8\]~15 18 COMB LCCOMB_X35_Y25_N30 3 " "Info: 18: + IC(0.690 ns) + CELL(0.371 ns) = 10.369 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 3; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|StageOut\[8\]~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[8]~15 } "NODE_NAME" } } { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_eve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.414 ns) 11.208 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~15 19 COMB LCCOMB_X35_Y25_N18 2 " "Info: 19: + IC(0.425 ns) + CELL(0.414 ns) = 11.208 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 2; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[8]~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.279 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~17 20 COMB LCCOMB_X35_Y25_N20 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 11.279 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.350 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~19 21 COMB LCCOMB_X35_Y25_N22 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.350 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~19'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~17 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.760 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~20 22 COMB LCCOMB_X35_Y25_N24 3 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 11.760 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 3; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|op_2~20'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~19 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.393 ns) 12.924 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|StageOut\[12\]~46 23 COMB LCCOMB_X35_Y21_N24 7 " "Info: 23: + IC(0.771 ns) + CELL(0.393 ns) = 12.924 ns; Loc. = LCCOMB_X35_Y21_N24; Fanout = 7; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|StageOut\[12\]~46'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~20 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[12]~46 } "NODE_NAME" } } { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/Dell/Desktop/avalon_sis/db/alt_u_div_eve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.438 ns) 13.666 ns KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|leddisplay:ryjn\|WideOr5~0 24 COMB LCCOMB_X35_Y21_N20 1 " "Info: 24: + IC(0.304 ns) + CELL(0.438 ns) = 13.666 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 1; COMB Node = 'KERNEL:inst\|vendor3_top_3_0:the_vendor3_top_3_0\|vendor3_top:vendor3_top_3_0\|vendor3:vendor3_top\|leddisplay:ryjn\|WideOr5~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[12]~46 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|leddisplay:ryjn|WideOr5~0 } "NODE_NAME" } } { "leddisplay.v" "" { Text "C:/Users/Dell/Desktop/avalon_sis/leddisplay.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.883 ns) + CELL(2.768 ns) 19.317 ns HEX0\[1\] 25 PIN PIN_AB12 0 " "Info: 25: + IC(2.883 ns) + CELL(2.768 ns) = 19.317 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'HEX0\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|leddisplay:ryjn|WideOr5~0 HEX0[1] } "NODE_NAME" } } { "avalon_sis.bdf" "" { Schematic "C:/Users/Dell/Desktop/avalon_sis/avalon_sis.bdf" { { 184 616 792 200 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.410 ns ( 48.71 % ) " "Info: Total cell delay = 9.410 ns ( 48.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.907 ns ( 51.29 % ) " "Info: Total interconnect delay = 9.907 ns ( 51.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.317 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[27]~89 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~12 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~14 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[8]~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~17 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~19 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~20 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[12]~46 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|leddisplay:ryjn|WideOr5~0 HEX0[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "19.317 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[27]~89 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~12 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~14 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~15 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[8]~15 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~15 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~17 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~19 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~20 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[12]~46 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|leddisplay:ryjn|WideOr5~0 {} HEX0[1] {} } { 0.000ns 1.321ns 0.000ns 0.484ns 0.680ns 0.000ns 0.000ns 0.498ns 0.453ns 0.000ns 0.000ns 0.000ns 0.000ns 0.686ns 0.712ns 0.000ns 0.000ns 0.690ns 0.425ns 0.000ns 0.000ns 0.000ns 0.771ns 0.304ns 2.883ns } { 0.000ns 0.414ns 0.410ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.393ns 0.071ns 0.410ns 0.371ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.438ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.317 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[27]~89 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~12 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~14 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[8]~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~15 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~17 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~19 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~20 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[12]~46 KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|leddisplay:ryjn|WideOr5~0 HEX0[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "19.317 ns" { KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|return_money[5] {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[27]~89 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~12 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~14 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_1~15 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[8]~15 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~15 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~17 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~19 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|op_2~20 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|lpm_divide:Mod2|lpm_divide_v4m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider|StageOut[12]~46 {} KERNEL:inst|vendor3_top_3_0:the_vendor3_top_3_0|vendor3_top:vendor3_top_3_0|vendor3:vendor3_top|leddisplay:ryjn|WideOr5~0 {} HEX0[1] {} } { 0.000ns 1.321ns 0.000ns 0.484ns 0.680ns 0.000ns 0.000ns 0.498ns 0.453ns 0.000ns 0.000ns 0.000ns 0.000ns 0.686ns 0.712ns 0.000ns 0.000ns 0.690ns 0.425ns 0.000ns 0.000ns 0.000ns 0.771ns 0.304ns 2.883ns } { 0.000ns 0.414ns 0.410ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.393ns 0.071ns 0.410ns 0.371ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.438ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.076 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] 3 REG LCFF_X31_Y24_N23 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X31_Y24_N23; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.628 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.150 ns) 2.544 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 2 COMB LCCOMB_X31_Y24_N22 1 " "Info: 2: + IC(2.394 ns) + CELL(0.150 ns) = 2.544 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.628 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] 3 REG LCFF_X31_Y24_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.628 ns; Loc. = LCFF_X31_Y24_N23; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 8.90 % ) " "Info: Total cell delay = 0.234 ns ( 8.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 91.10 % ) " "Info: Total interconnect delay = 2.394 ns ( 91.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.394ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.394ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 16:22:44 2018 " "Info: Processing ended: Tue Apr 03 16:22:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
