#define U0_DC8200__SAIF_BD_AHB_S0__BASE_ADDR                         0x000000
#define U0_DC8200__SAIF_BD_AHB_S1__BASE_ADDR                         0x080000
#define U0_AHB2APB__SAIF_BD_AHBS__BASE_ADDR                          0x100000
#define U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR                  0x1b0000
#define U0_DOM_VOUT_CRG__SAIF_BD_APBS__BASE_ADDR                     0x1c0000
#define U0_P2P_ASYNC__SAIF_BD_APBS__BASE_ADDR                        0x1d0000
#define U0_MIPITX_APBIF__SAIF_BD_APBS__BASE_ADDR                     0x1e0000
#define U0_HDMI_TX__SAIF_BD_APBS__BASE_ADDR                          0x190000


#define U0_DC8200__SAIF_BD_AHB_S0__END_ADDR                          0x07FFFF
#define U0_DC8200__SAIF_BD_AHB_S1__END_ADDR                          0x0FFFFF
#define U0_AHB2APB__SAIF_BD_AHBS__END_ADDR                           0x1FFFFF
#define U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__END_ADDR                   0x1bFFFF
#define U0_DOM_VOUT_CRG__SAIF_BD_APBS__END_ADDR                      0x1cFFFF
#define U0_P2P_ASYNC__SAIF_BD_APBS__END_ADDR                         0x1dFFFF
#define U0_MIPITX_APBIF__SAIF_BD_APBS__END_ADDR                      0x1eFFFF
#define U0_HDMI_TX__SAIF_BD_APBS__END_ADDR                           0x19FFFF
