# Verilog-RISC-Processor-Simulation-Project
Designed and simulated a 5-stage pipelined RISC processor using Verilog 
