$date
	Sun Feb 04 18:19:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tryone $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module tryone_tb $end
$var wire 1 # Y $end
$var reg 1 $ A $end
$var reg 1 % B $end
$scope module inst $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 # M $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
1#
x"
z!
$end
#10
1$
1&
#20
1%
1'
0$
0&
#30
0#
1$
1&
#40
