// Seed: 730363615
module module_0 (
    output wire id_0,
    id_2
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri id_2,
    output uwire id_3,
    output uwire id_4,
    output tri id_5,
    output tri1 id_6,
    output uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    output wire id_15,
    input uwire id_16,
    input supply1 id_17,
    output tri0 id_18,
    input tri id_19,
    input uwire id_20,
    input wand id_21,
    output wand id_22,
    input supply1 id_23,
    input supply0 id_24
);
  wire id_26;
  and primCall (
      id_8,
      id_0,
      id_19,
      id_26,
      id_17,
      id_16,
      id_14,
      id_29,
      id_21,
      id_11,
      id_28,
      id_10,
      id_27,
      id_13,
      id_23,
      id_24,
      id_2,
      id_1,
      id_20,
      id_9
  );
  wire id_27, id_28, id_29;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_0 = 0;
  initial
    @(id_17 or id_13 == 1 or 1) begin : LABEL_0
      id_7 = id_2;
    end
endmodule
