writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=14, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=15, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=16, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=17, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=18, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=19, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=20, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=21, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=22, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=23, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=24, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=25, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=26, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=13, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=27, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][1]=14, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=28, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[0][2]=15, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=16, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][7]=29, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][4]=17, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[0][0]=14, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][5]=18, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][6]=19, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=20, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=21, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=22, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][2]=23, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=22, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][3]=24, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=25, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=26, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=27, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=28, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][0]=13, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::209 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=21, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::214 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::220 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=13, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=13, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=14, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=15, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=16, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=17, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=18, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=19, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=20, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=21, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=21, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][1]=22, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=23, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=24, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=25, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=26, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=27, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=28, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
forrtl: No such file or directory
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
forrtl: severe (29): file not found, unit 13, file /g/g24/rountree/local/src/rapl-bmarks/bmarks/sphot/power/2012_08_03_17_42_37_779592196/out_answers.txt
Image              PC                Routine            Line        Source             
sphot              000000000049959D  Unknown               Unknown  Unknown
sphot              00000000004980A5  Unknown               Unknown  Unknown
sphot              0000000000448E79  Unknown               Unknown  Unknown
sphot              00000000004167B8  Unknown               Unknown  Unknown
sphot              0000000000415FC8  Unknown               Unknown  Unknown
sphot              00000000004214ED  Unknown               Unknown  Unknown
sphot              0000000000410DC5  MAIN__                    348  sphot.f
sphot              000000000040601C  Unknown               Unknown  Unknown
libc.so.6          00002AAAAC483CDD  Unknown               Unknown  Unknown
sphot              0000000000405F19  Unknown               Unknown  Unknown
slurmd[rzmerl35]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl32]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl33]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl30]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl40]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl34]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl39]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl31]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl37]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl38]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl48]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl36]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl42]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl44]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl41]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl43]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl77]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl49]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl50]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl73]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl76]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl97]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl115]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl101]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl140]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl99]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl146]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl31]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl145]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl30]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl139]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl142]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl33]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl141]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl34]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl37]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl35]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl36]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl32]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl38]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl39]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl40]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl48]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl41]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl43]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl42]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl50]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl49]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl76]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl44]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl77]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl97]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl115]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl99]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl140]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl139]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl73]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl141]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl101]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl146]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl145]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
slurmd[rzmerl142]: *** STEP 22334.170 KILLED AT 2012-08-03T17:43:51 WITH SIGNAL 9 ***
