$date
	Mon Jan 16 12:41:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! Cout $end
$var wire 1 " Sum $end
$var wire 2 # result [1:0] $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & Cin $end
$scope module adder $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) Cin $end
$var wire 1 ! Cout $end
$var wire 1 " Sum $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
0"
0!
$end
#10
1"
1$
b1 #
1'
#20
0$
0'
1%
b1 #
1(
#30
1!
0"
1*
1$
b10 #
1'
#40
0!
0*
1"
0$
0'
0%
0(
1&
b1 #
1)
#50
1!
0"
1+
1$
b10 #
1'
#60
0+
1,
0$
0'
1%
b10 #
1(
#70
1"
1*
1+
1$
b11 #
1'
#80
0!
0*
0"
0+
0,
0$
0'
0%
0(
0&
b0 #
0)
