#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Sep 09 11:01:28 2016
# Process ID: 9052
# Current directory: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25984 C:\Users\jsequeira\Proyectos\Add_Sub\Add_Sub_FPGA_Viv\Dry_runs.xpr
# Log file: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/vivado.log
# Journal file: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 824.707 ; gain = 165.086
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/NATURAL_LOGARITHM_RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/NATURAL_LOGARITHM_RTL/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.605 ; gain = 309.898
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v"
write_verilog: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1230.145 ; gain = 95.539
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_0
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd_3
INFO: [VRFC 10-311] analyzing module RegisterAdd_4
INFO: [VRFC 10-311] analyzing module RegisterAdd_5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd_5
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.RegisterAdd_3
Compiling module xil_defaultlib.RegisterAdd_4
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd_1
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.RegisterAdd_2
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd
Compiling module xil_defaultlib.RegisterAdd_0
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Tenth_Phase
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_time_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/xsim.dir/Testbench_FPU_Add_Subt_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:03:02 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.469 ; gain = 2.250
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_time_synth -key {Post-Synthesis:sim_1:Timing:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1568.738 ; gain = 744.031
run 920 ns
run 920 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_0
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd_3
INFO: [VRFC 10-311] analyzing module RegisterAdd_4
INFO: [VRFC 10-311] analyzing module RegisterAdd_5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_func_synth xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd_5
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.RegisterAdd_3
Compiling module xil_defaultlib.RegisterAdd_4
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd_1
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.RegisterAdd_2
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd
Compiling module xil_defaultlib.RegisterAdd_0
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Tenth_Phase
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/xsim.dir/Testbench_FPU_Add_Subt_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:04:15 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_func_synth -key {Post-Synthesis:sim_1:Functional:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1662.891 ; gain = 0.000
run 920 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_0
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd_3
INFO: [VRFC 10-311] analyzing module RegisterAdd_4
INFO: [VRFC 10-311] analyzing module RegisterAdd_5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd_5
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.RegisterAdd_3
Compiling module xil_defaultlib.RegisterAdd_4
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd_1
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.RegisterAdd_2
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd
Compiling module xil_defaultlib.RegisterAdd_0
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Tenth_Phase
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_time_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/xsim.dir/Testbench_FPU_Add_Subt_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:05:11 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1662.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_time_synth -key {Post-Synthesis:sim_1:Timing:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1662.891 ; gain = 0.000
run 920 ns
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
current_run [get_runs synth_2]
set_property strategy Flow_RuntimeOptimized [get_runs synth_2]
launch_runs synth_2 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Equal.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterMult.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Sign_result_m.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Sign_result_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v:1]
[Fri Sep 09 11:12:54 2016] Launched synth_2...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/NATURAL_LOGARITHM_RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/NATURAL_LOGARITHM_RTL/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized0
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized10
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized100
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized101
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized102
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized103
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized104
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized105
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized106
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized107
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized108
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized109
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized11
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized110
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized111
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized112
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized113
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized114
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized115
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized116
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized117
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized118
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized119
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized12
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized120
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized121
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized122
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized123
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized124
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized125
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized126
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized127
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized128
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized129
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized13
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized130
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized14
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized15
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized157
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized158
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized159
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized16
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized160
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized17
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized18
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized19
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized2
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized20
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized21
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized22
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized23
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized24
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized25
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized26
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized27
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized28
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized29
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized3
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized30
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized31
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized32
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized33
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized34
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized35
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized36
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized37
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized38
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized39
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized4
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized40
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized41
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized42
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized43
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized44
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized45
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized46
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized47
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized48
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized49
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized5
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized50
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized51
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized52
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized53
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized54
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized55
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized56
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized57
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized58
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized59
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized6
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized60
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized61
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized62
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized63
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized64
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized65
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized66
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized67
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized68
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized69
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized7
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized70
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized71
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized72
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized73
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized74
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized75
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized76
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized77
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized78
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized79
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized8
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized80
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized81
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized82
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized83
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized84
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized85
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized86
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized87
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized88
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized89
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized9
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized90
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized91
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized92
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized93
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized94
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized95
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized96
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized97
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized98
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized99
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized1
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd__1
INFO: [VRFC 10-311] analyzing module RegisterAdd__2
INFO: [VRFC 10-311] analyzing module RegisterAdd__3
INFO: [VRFC 10-311] analyzing module RegisterAdd__4
INFO: [VRFC 10-311] analyzing module RegisterAdd__5
INFO: [VRFC 10-311] analyzing module RegisterAdd__6
INFO: [VRFC 10-311] analyzing module RegisterAdd__7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array__1
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized0
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized1
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized2
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized3
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized158
Compiling module xil_defaultlib.Multiplexer_AC__parameterized159
Compiling module xil_defaultlib.Multiplexer_AC__parameterized157
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.Multiplexer_AC__parameterized0
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.Mux_3x1__parameterized0
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140...
Compiling module xil_defaultlib.Rotate_Mux_Array__1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized11
Compiling module xil_defaultlib.Multiplexer_AC__parameterized12
Compiling module xil_defaultlib.Multiplexer_AC__parameterized13
Compiling module xil_defaultlib.Multiplexer_AC__parameterized14
Compiling module xil_defaultlib.Multiplexer_AC__parameterized15
Compiling module xil_defaultlib.Multiplexer_AC__parameterized16
Compiling module xil_defaultlib.Multiplexer_AC__parameterized17
Compiling module xil_defaultlib.Multiplexer_AC__parameterized18
Compiling module xil_defaultlib.Multiplexer_AC__parameterized19
Compiling module xil_defaultlib.Multiplexer_AC__parameterized20
Compiling module xil_defaultlib.Multiplexer_AC__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized21
Compiling module xil_defaultlib.Multiplexer_AC__parameterized22
Compiling module xil_defaultlib.Multiplexer_AC__parameterized23
Compiling module xil_defaultlib.Multiplexer_AC__parameterized24
Compiling module xil_defaultlib.Multiplexer_AC__parameterized25
Compiling module xil_defaultlib.Multiplexer_AC__parameterized26
Compiling module xil_defaultlib.Multiplexer_AC__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized4
Compiling module xil_defaultlib.Multiplexer_AC__parameterized5
Compiling module xil_defaultlib.Multiplexer_AC__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized7
Compiling module xil_defaultlib.Multiplexer_AC__parameterized8
Compiling module xil_defaultlib.Multiplexer_AC__parameterized9
Compiling module xil_defaultlib.Multiplexer_AC__parameterized10
Compiling module xil_defaultlib.shift_mux_array
Compiling module xil_defaultlib.Multiplexer_AC__parameterized27
Compiling module xil_defaultlib.Multiplexer_AC__parameterized37
Compiling module xil_defaultlib.Multiplexer_AC__parameterized38
Compiling module xil_defaultlib.Multiplexer_AC__parameterized39
Compiling module xil_defaultlib.Multiplexer_AC__parameterized40
Compiling module xil_defaultlib.Multiplexer_AC__parameterized41
Compiling module xil_defaultlib.Multiplexer_AC__parameterized42
Compiling module xil_defaultlib.Multiplexer_AC__parameterized43
Compiling module xil_defaultlib.Multiplexer_AC__parameterized44
Compiling module xil_defaultlib.Multiplexer_AC__parameterized45
Compiling module xil_defaultlib.Multiplexer_AC__parameterized46
Compiling module xil_defaultlib.Multiplexer_AC__parameterized28
Compiling module xil_defaultlib.Multiplexer_AC__parameterized47
Compiling module xil_defaultlib.Multiplexer_AC__parameterized48
Compiling module xil_defaultlib.Multiplexer_AC__parameterized49
Compiling module xil_defaultlib.Multiplexer_AC__parameterized50
Compiling module xil_defaultlib.Multiplexer_AC__parameterized51
Compiling module xil_defaultlib.Multiplexer_AC__parameterized52
Compiling module xil_defaultlib.Multiplexer_AC__parameterized29
Compiling module xil_defaultlib.Multiplexer_AC__parameterized30
Compiling module xil_defaultlib.Multiplexer_AC__parameterized31
Compiling module xil_defaultlib.Multiplexer_AC__parameterized32
Compiling module xil_defaultlib.Multiplexer_AC__parameterized33
Compiling module xil_defaultlib.Multiplexer_AC__parameterized34
Compiling module xil_defaultlib.Multiplexer_AC__parameterized35
Compiling module xil_defaultlib.Multiplexer_AC__parameterized36
Compiling module xil_defaultlib.shift_mux_array__parameterized0
Compiling module xil_defaultlib.Multiplexer_AC__parameterized53
Compiling module xil_defaultlib.Multiplexer_AC__parameterized63
Compiling module xil_defaultlib.Multiplexer_AC__parameterized64
Compiling module xil_defaultlib.Multiplexer_AC__parameterized65
Compiling module xil_defaultlib.Multiplexer_AC__parameterized66
Compiling module xil_defaultlib.Multiplexer_AC__parameterized67
Compiling module xil_defaultlib.Multiplexer_AC__parameterized68
Compiling module xil_defaultlib.Multiplexer_AC__parameterized69
Compiling module xil_defaultlib.Multiplexer_AC__parameterized70
Compiling module xil_defaultlib.Multiplexer_AC__parameterized71
Compiling module xil_defaultlib.Multiplexer_AC__parameterized72
Compiling module xil_defaultlib.Multiplexer_AC__parameterized54
Compiling module xil_defaultlib.Multiplexer_AC__parameterized73
Compiling module xil_defaultlib.Multiplexer_AC__parameterized74
Compiling module xil_defaultlib.Multiplexer_AC__parameterized75
Compiling module xil_defaultlib.Multiplexer_AC__parameterized76
Compiling module xil_defaultlib.Multiplexer_AC__parameterized77
Compiling module xil_defaultlib.Multiplexer_AC__parameterized78
Compiling module xil_defaultlib.Multiplexer_AC__parameterized55
Compiling module xil_defaultlib.Multiplexer_AC__parameterized56
Compiling module xil_defaultlib.Multiplexer_AC__parameterized57
Compiling module xil_defaultlib.Multiplexer_AC__parameterized58
Compiling module xil_defaultlib.Multiplexer_AC__parameterized59
Compiling module xil_defaultlib.Multiplexer_AC__parameterized60
Compiling module xil_defaultlib.Multiplexer_AC__parameterized61
Compiling module xil_defaultlib.Multiplexer_AC__parameterized62
Compiling module xil_defaultlib.shift_mux_array__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized79
Compiling module xil_defaultlib.Multiplexer_AC__parameterized89
Compiling module xil_defaultlib.Multiplexer_AC__parameterized90
Compiling module xil_defaultlib.Multiplexer_AC__parameterized91
Compiling module xil_defaultlib.Multiplexer_AC__parameterized92
Compiling module xil_defaultlib.Multiplexer_AC__parameterized93
Compiling module xil_defaultlib.Multiplexer_AC__parameterized94
Compiling module xil_defaultlib.Multiplexer_AC__parameterized95
Compiling module xil_defaultlib.Multiplexer_AC__parameterized96
Compiling module xil_defaultlib.Multiplexer_AC__parameterized97
Compiling module xil_defaultlib.Multiplexer_AC__parameterized98
Compiling module xil_defaultlib.Multiplexer_AC__parameterized80
Compiling module xil_defaultlib.Multiplexer_AC__parameterized99
Compiling module xil_defaultlib.Multiplexer_AC__parameterized100
Compiling module xil_defaultlib.Multiplexer_AC__parameterized101
Compiling module xil_defaultlib.Multiplexer_AC__parameterized102
Compiling module xil_defaultlib.Multiplexer_AC__parameterized103
Compiling module xil_defaultlib.Multiplexer_AC__parameterized104
Compiling module xil_defaultlib.Multiplexer_AC__parameterized81
Compiling module xil_defaultlib.Multiplexer_AC__parameterized82
Compiling module xil_defaultlib.Multiplexer_AC__parameterized83
Compiling module xil_defaultlib.Multiplexer_AC__parameterized84
Compiling module xil_defaultlib.Multiplexer_AC__parameterized85
Compiling module xil_defaultlib.Multiplexer_AC__parameterized86
Compiling module xil_defaultlib.Multiplexer_AC__parameterized87
Compiling module xil_defaultlib.Multiplexer_AC__parameterized88
Compiling module xil_defaultlib.shift_mux_array__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized105
Compiling module xil_defaultlib.Multiplexer_AC__parameterized115
Compiling module xil_defaultlib.Multiplexer_AC__parameterized116
Compiling module xil_defaultlib.Multiplexer_AC__parameterized117
Compiling module xil_defaultlib.Multiplexer_AC__parameterized118
Compiling module xil_defaultlib.Multiplexer_AC__parameterized119
Compiling module xil_defaultlib.Multiplexer_AC__parameterized120
Compiling module xil_defaultlib.Multiplexer_AC__parameterized121
Compiling module xil_defaultlib.Multiplexer_AC__parameterized122
Compiling module xil_defaultlib.Multiplexer_AC__parameterized123
Compiling module xil_defaultlib.Multiplexer_AC__parameterized124
Compiling module xil_defaultlib.Multiplexer_AC__parameterized106
Compiling module xil_defaultlib.Multiplexer_AC__parameterized125
Compiling module xil_defaultlib.Multiplexer_AC__parameterized126
Compiling module xil_defaultlib.Multiplexer_AC__parameterized127
Compiling module xil_defaultlib.Multiplexer_AC__parameterized128
Compiling module xil_defaultlib.Multiplexer_AC__parameterized129
Compiling module xil_defaultlib.Multiplexer_AC__parameterized130
Compiling module xil_defaultlib.Multiplexer_AC__parameterized107
Compiling module xil_defaultlib.Multiplexer_AC__parameterized108
Compiling module xil_defaultlib.Multiplexer_AC__parameterized109
Compiling module xil_defaultlib.Multiplexer_AC__parameterized110
Compiling module xil_defaultlib.Multiplexer_AC__parameterized111
Compiling module xil_defaultlib.Multiplexer_AC__parameterized112
Compiling module xil_defaultlib.Multiplexer_AC__parameterized113
Compiling module xil_defaultlib.Multiplexer_AC__parameterized114
Compiling module xil_defaultlib.shift_mux_array__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140
Compiling module xil_defaultlib.Rotate_Mux_Array
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Multiplexer_AC__1
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.RegisterAdd__6
Compiling module xil_defaultlib.RegisterAdd__7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Greater_Comparator
Compiling module xil_defaultlib.Comparator_Less
Compiling module xil_defaultlib.Comparators
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd__4
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MultiplexTxT
Compiling module xil_defaultlib.xor_tri
Compiling module xil_defaultlib.RegisterAdd__5
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.RegisterAdd__1
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd__2
Compiling module xil_defaultlib.RegisterAdd__3
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Multiplexer_AC
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Multiplexer_AC__parameterized160
Compiling module xil_defaultlib.Mux_3x1__parameterized1
Compiling module xil_defaultlib.Tenth_Phase
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_time_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/xsim.dir/Testbench_FPU_Add_Subt_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:14:46 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1760.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_time_synth -key {Post-Synthesis:sim_1:Timing:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1760.492 ; gain = 63.871
run 920 ns
run 920 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized0
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized10
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized100
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized101
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized102
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized103
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized104
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized105
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized106
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized107
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized108
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized109
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized11
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized110
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized111
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized112
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized113
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized114
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized115
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized116
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized117
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized118
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized119
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized12
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized120
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized121
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized122
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized123
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized124
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized125
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized126
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized127
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized128
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized129
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized13
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized130
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized14
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized15
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized157
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized158
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized159
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized16
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized160
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized17
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized18
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized19
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized2
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized20
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized21
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized22
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized23
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized24
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized25
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized26
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized27
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized28
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized29
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized3
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized30
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized31
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized32
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized33
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized34
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized35
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized36
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized37
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized38
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized39
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized4
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized40
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized41
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized42
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized43
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized44
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized45
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized46
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized47
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized48
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized49
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized5
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized50
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized51
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized52
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized53
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized54
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized55
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized56
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized57
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized58
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized59
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized6
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized60
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized61
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized62
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized63
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized64
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized65
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized66
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized67
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized68
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized69
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized7
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized70
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized71
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized72
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized73
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized74
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized75
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized76
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized77
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized78
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized79
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized8
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized80
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized81
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized82
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized83
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized84
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized85
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized86
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized87
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized88
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized89
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized9
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized90
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized91
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized92
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized93
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized94
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized95
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized96
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized97
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized98
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized99
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized1
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd__1
INFO: [VRFC 10-311] analyzing module RegisterAdd__2
INFO: [VRFC 10-311] analyzing module RegisterAdd__3
INFO: [VRFC 10-311] analyzing module RegisterAdd__4
INFO: [VRFC 10-311] analyzing module RegisterAdd__5
INFO: [VRFC 10-311] analyzing module RegisterAdd__6
INFO: [VRFC 10-311] analyzing module RegisterAdd__7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array__1
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized0
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized1
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized2
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized3
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1779.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_func_synth xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized158
Compiling module xil_defaultlib.Multiplexer_AC__parameterized159
Compiling module xil_defaultlib.Multiplexer_AC__parameterized157
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.Multiplexer_AC__parameterized0
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.Mux_3x1__parameterized0
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140...
Compiling module xil_defaultlib.Rotate_Mux_Array__1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized11
Compiling module xil_defaultlib.Multiplexer_AC__parameterized12
Compiling module xil_defaultlib.Multiplexer_AC__parameterized13
Compiling module xil_defaultlib.Multiplexer_AC__parameterized14
Compiling module xil_defaultlib.Multiplexer_AC__parameterized15
Compiling module xil_defaultlib.Multiplexer_AC__parameterized16
Compiling module xil_defaultlib.Multiplexer_AC__parameterized17
Compiling module xil_defaultlib.Multiplexer_AC__parameterized18
Compiling module xil_defaultlib.Multiplexer_AC__parameterized19
Compiling module xil_defaultlib.Multiplexer_AC__parameterized20
Compiling module xil_defaultlib.Multiplexer_AC__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized21
Compiling module xil_defaultlib.Multiplexer_AC__parameterized22
Compiling module xil_defaultlib.Multiplexer_AC__parameterized23
Compiling module xil_defaultlib.Multiplexer_AC__parameterized24
Compiling module xil_defaultlib.Multiplexer_AC__parameterized25
Compiling module xil_defaultlib.Multiplexer_AC__parameterized26
Compiling module xil_defaultlib.Multiplexer_AC__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized4
Compiling module xil_defaultlib.Multiplexer_AC__parameterized5
Compiling module xil_defaultlib.Multiplexer_AC__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized7
Compiling module xil_defaultlib.Multiplexer_AC__parameterized8
Compiling module xil_defaultlib.Multiplexer_AC__parameterized9
Compiling module xil_defaultlib.Multiplexer_AC__parameterized10
Compiling module xil_defaultlib.shift_mux_array
Compiling module xil_defaultlib.Multiplexer_AC__parameterized27
Compiling module xil_defaultlib.Multiplexer_AC__parameterized37
Compiling module xil_defaultlib.Multiplexer_AC__parameterized38
Compiling module xil_defaultlib.Multiplexer_AC__parameterized39
Compiling module xil_defaultlib.Multiplexer_AC__parameterized40
Compiling module xil_defaultlib.Multiplexer_AC__parameterized41
Compiling module xil_defaultlib.Multiplexer_AC__parameterized42
Compiling module xil_defaultlib.Multiplexer_AC__parameterized43
Compiling module xil_defaultlib.Multiplexer_AC__parameterized44
Compiling module xil_defaultlib.Multiplexer_AC__parameterized45
Compiling module xil_defaultlib.Multiplexer_AC__parameterized46
Compiling module xil_defaultlib.Multiplexer_AC__parameterized28
Compiling module xil_defaultlib.Multiplexer_AC__parameterized47
Compiling module xil_defaultlib.Multiplexer_AC__parameterized48
Compiling module xil_defaultlib.Multiplexer_AC__parameterized49
Compiling module xil_defaultlib.Multiplexer_AC__parameterized50
Compiling module xil_defaultlib.Multiplexer_AC__parameterized51
Compiling module xil_defaultlib.Multiplexer_AC__parameterized52
Compiling module xil_defaultlib.Multiplexer_AC__parameterized29
Compiling module xil_defaultlib.Multiplexer_AC__parameterized30
Compiling module xil_defaultlib.Multiplexer_AC__parameterized31
Compiling module xil_defaultlib.Multiplexer_AC__parameterized32
Compiling module xil_defaultlib.Multiplexer_AC__parameterized33
Compiling module xil_defaultlib.Multiplexer_AC__parameterized34
Compiling module xil_defaultlib.Multiplexer_AC__parameterized35
Compiling module xil_defaultlib.Multiplexer_AC__parameterized36
Compiling module xil_defaultlib.shift_mux_array__parameterized0
Compiling module xil_defaultlib.Multiplexer_AC__parameterized53
Compiling module xil_defaultlib.Multiplexer_AC__parameterized63
Compiling module xil_defaultlib.Multiplexer_AC__parameterized64
Compiling module xil_defaultlib.Multiplexer_AC__parameterized65
Compiling module xil_defaultlib.Multiplexer_AC__parameterized66
Compiling module xil_defaultlib.Multiplexer_AC__parameterized67
Compiling module xil_defaultlib.Multiplexer_AC__parameterized68
Compiling module xil_defaultlib.Multiplexer_AC__parameterized69
Compiling module xil_defaultlib.Multiplexer_AC__parameterized70
Compiling module xil_defaultlib.Multiplexer_AC__parameterized71
Compiling module xil_defaultlib.Multiplexer_AC__parameterized72
Compiling module xil_defaultlib.Multiplexer_AC__parameterized54
Compiling module xil_defaultlib.Multiplexer_AC__parameterized73
Compiling module xil_defaultlib.Multiplexer_AC__parameterized74
Compiling module xil_defaultlib.Multiplexer_AC__parameterized75
Compiling module xil_defaultlib.Multiplexer_AC__parameterized76
Compiling module xil_defaultlib.Multiplexer_AC__parameterized77
Compiling module xil_defaultlib.Multiplexer_AC__parameterized78
Compiling module xil_defaultlib.Multiplexer_AC__parameterized55
Compiling module xil_defaultlib.Multiplexer_AC__parameterized56
Compiling module xil_defaultlib.Multiplexer_AC__parameterized57
Compiling module xil_defaultlib.Multiplexer_AC__parameterized58
Compiling module xil_defaultlib.Multiplexer_AC__parameterized59
Compiling module xil_defaultlib.Multiplexer_AC__parameterized60
Compiling module xil_defaultlib.Multiplexer_AC__parameterized61
Compiling module xil_defaultlib.Multiplexer_AC__parameterized62
Compiling module xil_defaultlib.shift_mux_array__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized79
Compiling module xil_defaultlib.Multiplexer_AC__parameterized89
Compiling module xil_defaultlib.Multiplexer_AC__parameterized90
Compiling module xil_defaultlib.Multiplexer_AC__parameterized91
Compiling module xil_defaultlib.Multiplexer_AC__parameterized92
Compiling module xil_defaultlib.Multiplexer_AC__parameterized93
Compiling module xil_defaultlib.Multiplexer_AC__parameterized94
Compiling module xil_defaultlib.Multiplexer_AC__parameterized95
Compiling module xil_defaultlib.Multiplexer_AC__parameterized96
Compiling module xil_defaultlib.Multiplexer_AC__parameterized97
Compiling module xil_defaultlib.Multiplexer_AC__parameterized98
Compiling module xil_defaultlib.Multiplexer_AC__parameterized80
Compiling module xil_defaultlib.Multiplexer_AC__parameterized99
Compiling module xil_defaultlib.Multiplexer_AC__parameterized100
Compiling module xil_defaultlib.Multiplexer_AC__parameterized101
Compiling module xil_defaultlib.Multiplexer_AC__parameterized102
Compiling module xil_defaultlib.Multiplexer_AC__parameterized103
Compiling module xil_defaultlib.Multiplexer_AC__parameterized104
Compiling module xil_defaultlib.Multiplexer_AC__parameterized81
Compiling module xil_defaultlib.Multiplexer_AC__parameterized82
Compiling module xil_defaultlib.Multiplexer_AC__parameterized83
Compiling module xil_defaultlib.Multiplexer_AC__parameterized84
Compiling module xil_defaultlib.Multiplexer_AC__parameterized85
Compiling module xil_defaultlib.Multiplexer_AC__parameterized86
Compiling module xil_defaultlib.Multiplexer_AC__parameterized87
Compiling module xil_defaultlib.Multiplexer_AC__parameterized88
Compiling module xil_defaultlib.shift_mux_array__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized105
Compiling module xil_defaultlib.Multiplexer_AC__parameterized115
Compiling module xil_defaultlib.Multiplexer_AC__parameterized116
Compiling module xil_defaultlib.Multiplexer_AC__parameterized117
Compiling module xil_defaultlib.Multiplexer_AC__parameterized118
Compiling module xil_defaultlib.Multiplexer_AC__parameterized119
Compiling module xil_defaultlib.Multiplexer_AC__parameterized120
Compiling module xil_defaultlib.Multiplexer_AC__parameterized121
Compiling module xil_defaultlib.Multiplexer_AC__parameterized122
Compiling module xil_defaultlib.Multiplexer_AC__parameterized123
Compiling module xil_defaultlib.Multiplexer_AC__parameterized124
Compiling module xil_defaultlib.Multiplexer_AC__parameterized106
Compiling module xil_defaultlib.Multiplexer_AC__parameterized125
Compiling module xil_defaultlib.Multiplexer_AC__parameterized126
Compiling module xil_defaultlib.Multiplexer_AC__parameterized127
Compiling module xil_defaultlib.Multiplexer_AC__parameterized128
Compiling module xil_defaultlib.Multiplexer_AC__parameterized129
Compiling module xil_defaultlib.Multiplexer_AC__parameterized130
Compiling module xil_defaultlib.Multiplexer_AC__parameterized107
Compiling module xil_defaultlib.Multiplexer_AC__parameterized108
Compiling module xil_defaultlib.Multiplexer_AC__parameterized109
Compiling module xil_defaultlib.Multiplexer_AC__parameterized110
Compiling module xil_defaultlib.Multiplexer_AC__parameterized111
Compiling module xil_defaultlib.Multiplexer_AC__parameterized112
Compiling module xil_defaultlib.Multiplexer_AC__parameterized113
Compiling module xil_defaultlib.Multiplexer_AC__parameterized114
Compiling module xil_defaultlib.shift_mux_array__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140
Compiling module xil_defaultlib.Rotate_Mux_Array
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.Multiplexer_AC__1
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.RegisterAdd__6
Compiling module xil_defaultlib.RegisterAdd__7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Greater_Comparator
Compiling module xil_defaultlib.Comparator_Less
Compiling module xil_defaultlib.Comparators
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd__4
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MultiplexTxT
Compiling module xil_defaultlib.xor_tri
Compiling module xil_defaultlib.RegisterAdd__5
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.RegisterAdd__1
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd__2
Compiling module xil_defaultlib.RegisterAdd__3
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Multiplexer_AC
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Multiplexer_AC__parameterized160
Compiling module xil_defaultlib.Mux_3x1__parameterized1
Compiling module xil_defaultlib.Tenth_Phase
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/xsim.dir/Testbench_FPU_Add_Subt_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:30:17 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_func_synth -key {Post-Synthesis:sim_1:Functional:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1779.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 920 ns
run 920 ns
run 920 ns
run 920 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized0
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized10
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized100
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized101
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized102
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized103
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized104
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized105
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized106
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized107
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized108
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized109
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized11
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized110
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized111
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized112
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized113
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized114
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized115
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized116
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized117
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized118
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized119
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized12
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized120
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized121
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized122
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized123
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized124
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized125
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized126
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized127
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized128
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized129
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized13
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized130
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized14
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized15
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized157
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized158
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized159
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized16
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized160
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized17
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized18
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized19
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized2
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized20
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized21
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized22
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized23
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized24
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized25
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized26
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized27
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized28
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized29
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized3
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized30
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized31
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized32
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized33
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized34
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized35
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized36
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized37
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized38
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized39
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized4
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized40
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized41
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized42
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized43
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized44
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized45
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized46
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized47
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized48
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized49
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized5
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized50
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized51
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized52
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized53
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized54
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized55
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized56
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized57
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized58
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized59
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized6
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized60
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized61
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized62
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized63
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized64
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized65
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized66
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized67
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized68
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized69
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized7
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized70
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized71
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized72
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized73
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized74
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized75
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized76
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized77
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized78
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized79
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized8
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized80
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized81
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized82
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized83
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized84
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized85
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized86
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized87
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized88
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized89
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized9
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized90
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized91
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized92
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized93
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized94
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized95
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized96
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized97
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized98
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized99
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized1
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd__1
INFO: [VRFC 10-311] analyzing module RegisterAdd__2
INFO: [VRFC 10-311] analyzing module RegisterAdd__3
INFO: [VRFC 10-311] analyzing module RegisterAdd__4
INFO: [VRFC 10-311] analyzing module RegisterAdd__5
INFO: [VRFC 10-311] analyzing module RegisterAdd__6
INFO: [VRFC 10-311] analyzing module RegisterAdd__7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array__1
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized0
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized1
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized2
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized3
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized158
Compiling module xil_defaultlib.Multiplexer_AC__parameterized159
Compiling module xil_defaultlib.Multiplexer_AC__parameterized157
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.Multiplexer_AC__parameterized0
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.Mux_3x1__parameterized0
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140...
Compiling module xil_defaultlib.Rotate_Mux_Array__1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized11
Compiling module xil_defaultlib.Multiplexer_AC__parameterized12
Compiling module xil_defaultlib.Multiplexer_AC__parameterized13
Compiling module xil_defaultlib.Multiplexer_AC__parameterized14
Compiling module xil_defaultlib.Multiplexer_AC__parameterized15
Compiling module xil_defaultlib.Multiplexer_AC__parameterized16
Compiling module xil_defaultlib.Multiplexer_AC__parameterized17
Compiling module xil_defaultlib.Multiplexer_AC__parameterized18
Compiling module xil_defaultlib.Multiplexer_AC__parameterized19
Compiling module xil_defaultlib.Multiplexer_AC__parameterized20
Compiling module xil_defaultlib.Multiplexer_AC__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized21
Compiling module xil_defaultlib.Multiplexer_AC__parameterized22
Compiling module xil_defaultlib.Multiplexer_AC__parameterized23
Compiling module xil_defaultlib.Multiplexer_AC__parameterized24
Compiling module xil_defaultlib.Multiplexer_AC__parameterized25
Compiling module xil_defaultlib.Multiplexer_AC__parameterized26
Compiling module xil_defaultlib.Multiplexer_AC__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized4
Compiling module xil_defaultlib.Multiplexer_AC__parameterized5
Compiling module xil_defaultlib.Multiplexer_AC__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized7
Compiling module xil_defaultlib.Multiplexer_AC__parameterized8
Compiling module xil_defaultlib.Multiplexer_AC__parameterized9
Compiling module xil_defaultlib.Multiplexer_AC__parameterized10
Compiling module xil_defaultlib.shift_mux_array
Compiling module xil_defaultlib.Multiplexer_AC__parameterized27
Compiling module xil_defaultlib.Multiplexer_AC__parameterized37
Compiling module xil_defaultlib.Multiplexer_AC__parameterized38
Compiling module xil_defaultlib.Multiplexer_AC__parameterized39
Compiling module xil_defaultlib.Multiplexer_AC__parameterized40
Compiling module xil_defaultlib.Multiplexer_AC__parameterized41
Compiling module xil_defaultlib.Multiplexer_AC__parameterized42
Compiling module xil_defaultlib.Multiplexer_AC__parameterized43
Compiling module xil_defaultlib.Multiplexer_AC__parameterized44
Compiling module xil_defaultlib.Multiplexer_AC__parameterized45
Compiling module xil_defaultlib.Multiplexer_AC__parameterized46
Compiling module xil_defaultlib.Multiplexer_AC__parameterized28
Compiling module xil_defaultlib.Multiplexer_AC__parameterized47
Compiling module xil_defaultlib.Multiplexer_AC__parameterized48
Compiling module xil_defaultlib.Multiplexer_AC__parameterized49
Compiling module xil_defaultlib.Multiplexer_AC__parameterized50
Compiling module xil_defaultlib.Multiplexer_AC__parameterized51
Compiling module xil_defaultlib.Multiplexer_AC__parameterized52
Compiling module xil_defaultlib.Multiplexer_AC__parameterized29
Compiling module xil_defaultlib.Multiplexer_AC__parameterized30
Compiling module xil_defaultlib.Multiplexer_AC__parameterized31
Compiling module xil_defaultlib.Multiplexer_AC__parameterized32
Compiling module xil_defaultlib.Multiplexer_AC__parameterized33
Compiling module xil_defaultlib.Multiplexer_AC__parameterized34
Compiling module xil_defaultlib.Multiplexer_AC__parameterized35
Compiling module xil_defaultlib.Multiplexer_AC__parameterized36
Compiling module xil_defaultlib.shift_mux_array__parameterized0
Compiling module xil_defaultlib.Multiplexer_AC__parameterized53
Compiling module xil_defaultlib.Multiplexer_AC__parameterized63
Compiling module xil_defaultlib.Multiplexer_AC__parameterized64
Compiling module xil_defaultlib.Multiplexer_AC__parameterized65
Compiling module xil_defaultlib.Multiplexer_AC__parameterized66
Compiling module xil_defaultlib.Multiplexer_AC__parameterized67
Compiling module xil_defaultlib.Multiplexer_AC__parameterized68
Compiling module xil_defaultlib.Multiplexer_AC__parameterized69
Compiling module xil_defaultlib.Multiplexer_AC__parameterized70
Compiling module xil_defaultlib.Multiplexer_AC__parameterized71
Compiling module xil_defaultlib.Multiplexer_AC__parameterized72
Compiling module xil_defaultlib.Multiplexer_AC__parameterized54
Compiling module xil_defaultlib.Multiplexer_AC__parameterized73
Compiling module xil_defaultlib.Multiplexer_AC__parameterized74
Compiling module xil_defaultlib.Multiplexer_AC__parameterized75
Compiling module xil_defaultlib.Multiplexer_AC__parameterized76
Compiling module xil_defaultlib.Multiplexer_AC__parameterized77
Compiling module xil_defaultlib.Multiplexer_AC__parameterized78
Compiling module xil_defaultlib.Multiplexer_AC__parameterized55
Compiling module xil_defaultlib.Multiplexer_AC__parameterized56
Compiling module xil_defaultlib.Multiplexer_AC__parameterized57
Compiling module xil_defaultlib.Multiplexer_AC__parameterized58
Compiling module xil_defaultlib.Multiplexer_AC__parameterized59
Compiling module xil_defaultlib.Multiplexer_AC__parameterized60
Compiling module xil_defaultlib.Multiplexer_AC__parameterized61
Compiling module xil_defaultlib.Multiplexer_AC__parameterized62
Compiling module xil_defaultlib.shift_mux_array__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized79
Compiling module xil_defaultlib.Multiplexer_AC__parameterized89
Compiling module xil_defaultlib.Multiplexer_AC__parameterized90
Compiling module xil_defaultlib.Multiplexer_AC__parameterized91
Compiling module xil_defaultlib.Multiplexer_AC__parameterized92
Compiling module xil_defaultlib.Multiplexer_AC__parameterized93
Compiling module xil_defaultlib.Multiplexer_AC__parameterized94
Compiling module xil_defaultlib.Multiplexer_AC__parameterized95
Compiling module xil_defaultlib.Multiplexer_AC__parameterized96
Compiling module xil_defaultlib.Multiplexer_AC__parameterized97
Compiling module xil_defaultlib.Multiplexer_AC__parameterized98
Compiling module xil_defaultlib.Multiplexer_AC__parameterized80
Compiling module xil_defaultlib.Multiplexer_AC__parameterized99
Compiling module xil_defaultlib.Multiplexer_AC__parameterized100
Compiling module xil_defaultlib.Multiplexer_AC__parameterized101
Compiling module xil_defaultlib.Multiplexer_AC__parameterized102
Compiling module xil_defaultlib.Multiplexer_AC__parameterized103
Compiling module xil_defaultlib.Multiplexer_AC__parameterized104
Compiling module xil_defaultlib.Multiplexer_AC__parameterized81
Compiling module xil_defaultlib.Multiplexer_AC__parameterized82
Compiling module xil_defaultlib.Multiplexer_AC__parameterized83
Compiling module xil_defaultlib.Multiplexer_AC__parameterized84
Compiling module xil_defaultlib.Multiplexer_AC__parameterized85
Compiling module xil_defaultlib.Multiplexer_AC__parameterized86
Compiling module xil_defaultlib.Multiplexer_AC__parameterized87
Compiling module xil_defaultlib.Multiplexer_AC__parameterized88
Compiling module xil_defaultlib.shift_mux_array__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized105
Compiling module xil_defaultlib.Multiplexer_AC__parameterized115
Compiling module xil_defaultlib.Multiplexer_AC__parameterized116
Compiling module xil_defaultlib.Multiplexer_AC__parameterized117
Compiling module xil_defaultlib.Multiplexer_AC__parameterized118
Compiling module xil_defaultlib.Multiplexer_AC__parameterized119
Compiling module xil_defaultlib.Multiplexer_AC__parameterized120
Compiling module xil_defaultlib.Multiplexer_AC__parameterized121
Compiling module xil_defaultlib.Multiplexer_AC__parameterized122
Compiling module xil_defaultlib.Multiplexer_AC__parameterized123
Compiling module xil_defaultlib.Multiplexer_AC__parameterized124
Compiling module xil_defaultlib.Multiplexer_AC__parameterized106
Compiling module xil_defaultlib.Multiplexer_AC__parameterized125
Compiling module xil_defaultlib.Multiplexer_AC__parameterized126
Compiling module xil_defaultlib.Multiplexer_AC__parameterized127
Compiling module xil_defaultlib.Multiplexer_AC__parameterized128
Compiling module xil_defaultlib.Multiplexer_AC__parameterized129
Compiling module xil_defaultlib.Multiplexer_AC__parameterized130
Compiling module xil_defaultlib.Multiplexer_AC__parameterized107
Compiling module xil_defaultlib.Multiplexer_AC__parameterized108
Compiling module xil_defaultlib.Multiplexer_AC__parameterized109
Compiling module xil_defaultlib.Multiplexer_AC__parameterized110
Compiling module xil_defaultlib.Multiplexer_AC__parameterized111
Compiling module xil_defaultlib.Multiplexer_AC__parameterized112
Compiling module xil_defaultlib.Multiplexer_AC__parameterized113
Compiling module xil_defaultlib.Multiplexer_AC__parameterized114
Compiling module xil_defaultlib.shift_mux_array__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140
Compiling module xil_defaultlib.Rotate_Mux_Array
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Multiplexer_AC__1
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.RegisterAdd__6
Compiling module xil_defaultlib.RegisterAdd__7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Greater_Comparator
Compiling module xil_defaultlib.Comparator_Less
Compiling module xil_defaultlib.Comparators
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd__4
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MultiplexTxT
Compiling module xil_defaultlib.xor_tri
Compiling module xil_defaultlib.RegisterAdd__5
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.RegisterAdd__1
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd__2
Compiling module xil_defaultlib.RegisterAdd__3
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Multiplexer_AC
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Multiplexer_AC__parameterized160
Compiling module xil_defaultlib.Mux_3x1__parameterized1
Compiling module xil_defaultlib.Tenth_Phase
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_time_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/xsim.dir/Testbench_FPU_Add_Subt_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:31:13 2016...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1780.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_time_synth -key {Post-Synthesis:sim_1:Timing:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1780.203 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 920 ns
run 920 ns
run 920 ns
run 920 ns
run 920 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FPU_Add_Subtract_Function
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:22 ; elapsed = 00:31:16 . Memory (MB): peak = 1828.633 ; gain = 1622.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPU_Add_Subtract_Function' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v:21]
	Parameter W bound to: 32 - type: integer 
	Parameter EW bound to: 8 - type: integer 
	Parameter SW bound to: 23 - type: integer 
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FSM_Add_Subtract' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v:21]
	Parameter start bound to: 4'b0000 
	Parameter load_oper bound to: 4'b0001 
	Parameter zero_info_state bound to: 4'b0010 
	Parameter load_diff_exp bound to: 4'b0011 
	Parameter extra1_64 bound to: 4'b0100 
	Parameter norm_sgf_first bound to: 4'b0101 
	Parameter add_subt bound to: 4'b0110 
	Parameter add_subt_r bound to: 4'b0111 
	Parameter overflow_add bound to: 4'b1000 
	Parameter round_sgf bound to: 4'b1001 
	Parameter overflow_add_r bound to: 4'b1010 
	Parameter extra2_64 bound to: 4'b1011 
	Parameter norm_sgf_r bound to: 4'b1100 
	Parameter load_final_result bound to: 4'b1101 
	Parameter ready_flag bound to: 4'b1110 
INFO: [Synth 8-256] done synthesizing module 'FSM_Add_Subtract' (1#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd' (2#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized0' (2#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Oper_Start_In' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v:23]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized1' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized1' (2#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized2' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized2' (2#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Comparator' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v:23]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator' (3#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v:23]
INFO: [Synth 8-638] synthesizing module 'xor_tri' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v:23]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xor_tri' (4#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v:23]
INFO: [Synth 8-638] synthesizing module 'sgn_result' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v:23]
INFO: [Synth 8-256] done synthesizing module 'sgn_result' (5#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v:23]
INFO: [Synth 8-638] synthesizing module 'MultiplexTxT' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v:23]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MultiplexTxT' (6#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized3' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized3' (6#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized4' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized4' (6#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Oper_Start_In' (7#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC' (8#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Mux_3x1' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1' (9#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Exp_Operation' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v:23]
	Parameter EW bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out' (10#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'Comparators' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v:21]
	Parameter W_Exp bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Greater_Comparator' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v:21]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Greater_Comparator' (11#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v:21]
INFO: [Synth 8-638] synthesizing module 'Comparator_Less' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v:21]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Less' (12#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v:21]
INFO: [Synth 8-256] done synthesizing module 'Comparators' (13#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized5' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized5' (13#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Exp_Operation' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_3x1__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1__parameterized0' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized0' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mux_Array' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_mux_array' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized1' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized1' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized2' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized2' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized3' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized3' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized4' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized4' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized5' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized5' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized6' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized6' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized7' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized7' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized8' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized8' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized9' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized9' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized10' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized10' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized11' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized11' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized12' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized12' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized13' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized13' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized14' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized14' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized15' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized15' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized16' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized16' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized17' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized17' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized18' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized18' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized19' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized19' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized20' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized20' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized21' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized21' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized22' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized22' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized23' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized23' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized24' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized24' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized25' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized25' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized26' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized26' (14#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized27' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized27' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized28' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized28' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized29' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized29' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized30' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized30' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized31' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized31' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized32' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized32' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized33' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized33' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized34' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized34' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized35' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized35' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized36' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized36' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized37' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized37' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized38' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized38' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized39' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized39' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized40' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized40' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized41' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized41' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized42' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized42' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized43' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized43' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized44' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized44' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized45' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized45' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized46' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized46' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized47' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized47' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized48' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized48' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized49' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized49' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized50' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized50' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized51' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized51' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized52' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized52' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized0' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized1' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized53' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized53' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized54' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized54' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized55' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized55' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized56' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized56' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized57' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized57' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized58' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized58' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized59' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized59' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized60' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized60' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized61' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized61' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized62' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized62' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized63' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized63' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized64' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized64' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized65' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized65' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized66' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized66' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized67' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized67' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized68' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized68' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized69' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized69' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized70' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized70' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized71' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized71' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized72' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized72' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized73' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized73' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized74' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized74' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized75' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized75' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized76' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized76' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized77' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized77' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized78' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized78' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized1' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized2' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized79' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized79' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized80' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized80' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized81' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized81' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized82' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized82' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized83' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized83' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized84' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized84' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized85' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized85' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized86' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized86' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized87' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized87' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized88' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized88' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized89' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized89' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized90' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized90' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized91' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized91' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized92' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized92' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized93' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized93' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized94' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized94' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized95' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized95' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized96' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized96' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized97' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized97' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized98' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized98' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized99' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized99' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized100' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized100' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized101' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized101' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized102' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized102' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized103' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized103' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized104' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized104' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized2' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized3' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized105' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized105' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized106' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized106' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized107' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized107' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized108' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized108' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized109' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized109' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized110' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized110' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized111' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized111' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized112' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized112' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized113' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized113' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized114' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized114' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized115' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized115' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized116' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized116' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized117' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized117' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized118' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized118' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized119' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized119' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized120' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized120' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized121' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized121' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized122' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized122' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized123' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized123' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized124' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized124' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized125' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized125' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized126' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized126' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized127' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized127' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized128' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized128' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized129' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized129' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized130' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized130' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized3' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'Rotate_Mux_Array' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v:23]
	Parameter SWR bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized131' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized131' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized132' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized132' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized133' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized133' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized134' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized134' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized135' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized135' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized136' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized136' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized137' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized137' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized138' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized138' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized139' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized139' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized140' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized140' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized141' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized141' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized142' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized142' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized143' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized143' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized144' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized144' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized145' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized145' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized146' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized146' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized147' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized147' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized148' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized148' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized149' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized149' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized150' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized150' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized151' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized151' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized152' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized152' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized153' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized153' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized154' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized154' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized155' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized155' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized156' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized156' (15#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'Rotate_Mux_Array' (16#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized6' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized6' (16#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Mux_Array' (17#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized7' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized7' (17#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter' (18#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized157' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized157' (18#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized158' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized158' (18#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized159' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized159' (18#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Add_Subt' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v:23]
	Parameter SWR bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out__parameterized0' (18#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized8' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized8' (18#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Add_Subt' (19#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v:23]
INFO: [Synth 8-638] synthesizing module 'LZD' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Priority_Codec_32' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Priority_Codec_32' (20#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized9' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized9' (20#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'LZD' (21#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v:23]
INFO: [Synth 8-638] synthesizing module 'Round_Sgf_Dec' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v:23]
INFO: [Synth 8-256] done synthesizing module 'Round_Sgf_Dec' (22#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v:23]
INFO: [Synth 8-638] synthesizing module 'Tenth_Phase' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v:21]
	Parameter W bound to: 32 - type: integer 
	Parameter EW bound to: 8 - type: integer 
	Parameter SW bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mux_3x1__parameterized1' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:23]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1__parameterized1' (22#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized160' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
	Parameter W bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized160' (22#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized10' [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized10' (22#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Tenth_Phase' (23#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU_Add_Subtract_Function' (24#1) [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v:21]
WARNING: [Synth 8-3331] design Mux_Array has unconnected port load_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:24 ; elapsed = 00:31:18 . Memory (MB): peak = 1862.828 ; gain = 1656.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:24 ; elapsed = 00:31:19 . Memory (MB): peak = 1862.828 ; gain = 1656.336
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/NATURAL_LOGARITHM_RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/NATURAL_LOGARITHM_RTL/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:30 ; elapsed = 00:31:23 . Memory (MB): peak = 1999.113 ; gain = 1792.621
409 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1999.113 ; gain = 216.613
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Equal.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterMult.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Sign_result_m.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Sign_result_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v:1]
[Fri Sep 09 11:33:40 2016] Launched synth_2...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized0
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized10
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized100
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized101
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized102
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized103
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized104
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized105
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized106
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized107
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized108
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized109
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized11
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized110
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized111
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized112
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized113
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized114
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized115
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized116
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized117
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized118
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized119
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized12
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized120
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized121
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized122
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized123
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized124
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized125
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized126
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized127
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized128
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized129
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized13
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized130
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized14
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized15
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized157
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized158
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized159
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized16
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized160
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized17
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized18
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized19
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized2
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized20
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized21
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized22
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized23
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized24
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized25
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized26
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized27
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized28
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized29
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized3
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized30
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized31
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized32
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized33
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized34
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized35
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized36
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized37
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized38
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized39
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized4
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized40
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized41
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized42
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized43
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized44
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized45
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized46
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized47
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized48
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized49
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized5
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized50
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized51
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized52
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized53
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized54
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized55
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized56
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized57
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized58
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized59
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized6
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized60
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized61
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized62
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized63
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized64
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized65
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized66
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized67
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized68
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized69
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized7
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized70
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized71
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized72
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized73
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized74
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized75
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized76
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized77
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized78
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized79
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized8
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized80
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized81
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized82
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized83
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized84
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized85
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized86
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized87
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized88
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized89
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized9
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized90
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized91
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized92
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized93
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized94
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized95
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized96
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized97
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized98
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized99
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized1
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd__1
INFO: [VRFC 10-311] analyzing module RegisterAdd__2
INFO: [VRFC 10-311] analyzing module RegisterAdd__3
INFO: [VRFC 10-311] analyzing module RegisterAdd__4
INFO: [VRFC 10-311] analyzing module RegisterAdd__5
INFO: [VRFC 10-311] analyzing module RegisterAdd__6
INFO: [VRFC 10-311] analyzing module RegisterAdd__7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array__1
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized0
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized1
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized2
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized3
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2149.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_func_synth xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized158
Compiling module xil_defaultlib.Multiplexer_AC__parameterized159
Compiling module xil_defaultlib.Multiplexer_AC__parameterized157
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.Multiplexer_AC__parameterized0
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.Mux_3x1__parameterized0
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140...
Compiling module xil_defaultlib.Rotate_Mux_Array__1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized11
Compiling module xil_defaultlib.Multiplexer_AC__parameterized12
Compiling module xil_defaultlib.Multiplexer_AC__parameterized13
Compiling module xil_defaultlib.Multiplexer_AC__parameterized14
Compiling module xil_defaultlib.Multiplexer_AC__parameterized15
Compiling module xil_defaultlib.Multiplexer_AC__parameterized16
Compiling module xil_defaultlib.Multiplexer_AC__parameterized17
Compiling module xil_defaultlib.Multiplexer_AC__parameterized18
Compiling module xil_defaultlib.Multiplexer_AC__parameterized19
Compiling module xil_defaultlib.Multiplexer_AC__parameterized20
Compiling module xil_defaultlib.Multiplexer_AC__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized21
Compiling module xil_defaultlib.Multiplexer_AC__parameterized22
Compiling module xil_defaultlib.Multiplexer_AC__parameterized23
Compiling module xil_defaultlib.Multiplexer_AC__parameterized24
Compiling module xil_defaultlib.Multiplexer_AC__parameterized25
Compiling module xil_defaultlib.Multiplexer_AC__parameterized26
Compiling module xil_defaultlib.Multiplexer_AC__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized4
Compiling module xil_defaultlib.Multiplexer_AC__parameterized5
Compiling module xil_defaultlib.Multiplexer_AC__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized7
Compiling module xil_defaultlib.Multiplexer_AC__parameterized8
Compiling module xil_defaultlib.Multiplexer_AC__parameterized9
Compiling module xil_defaultlib.Multiplexer_AC__parameterized10
Compiling module xil_defaultlib.shift_mux_array
Compiling module xil_defaultlib.Multiplexer_AC__parameterized27
Compiling module xil_defaultlib.Multiplexer_AC__parameterized37
Compiling module xil_defaultlib.Multiplexer_AC__parameterized38
Compiling module xil_defaultlib.Multiplexer_AC__parameterized39
Compiling module xil_defaultlib.Multiplexer_AC__parameterized40
Compiling module xil_defaultlib.Multiplexer_AC__parameterized41
Compiling module xil_defaultlib.Multiplexer_AC__parameterized42
Compiling module xil_defaultlib.Multiplexer_AC__parameterized43
Compiling module xil_defaultlib.Multiplexer_AC__parameterized44
Compiling module xil_defaultlib.Multiplexer_AC__parameterized45
Compiling module xil_defaultlib.Multiplexer_AC__parameterized46
Compiling module xil_defaultlib.Multiplexer_AC__parameterized28
Compiling module xil_defaultlib.Multiplexer_AC__parameterized47
Compiling module xil_defaultlib.Multiplexer_AC__parameterized48
Compiling module xil_defaultlib.Multiplexer_AC__parameterized49
Compiling module xil_defaultlib.Multiplexer_AC__parameterized50
Compiling module xil_defaultlib.Multiplexer_AC__parameterized51
Compiling module xil_defaultlib.Multiplexer_AC__parameterized52
Compiling module xil_defaultlib.Multiplexer_AC__parameterized29
Compiling module xil_defaultlib.Multiplexer_AC__parameterized30
Compiling module xil_defaultlib.Multiplexer_AC__parameterized31
Compiling module xil_defaultlib.Multiplexer_AC__parameterized32
Compiling module xil_defaultlib.Multiplexer_AC__parameterized33
Compiling module xil_defaultlib.Multiplexer_AC__parameterized34
Compiling module xil_defaultlib.Multiplexer_AC__parameterized35
Compiling module xil_defaultlib.Multiplexer_AC__parameterized36
Compiling module xil_defaultlib.shift_mux_array__parameterized0
Compiling module xil_defaultlib.Multiplexer_AC__parameterized53
Compiling module xil_defaultlib.Multiplexer_AC__parameterized63
Compiling module xil_defaultlib.Multiplexer_AC__parameterized64
Compiling module xil_defaultlib.Multiplexer_AC__parameterized65
Compiling module xil_defaultlib.Multiplexer_AC__parameterized66
Compiling module xil_defaultlib.Multiplexer_AC__parameterized67
Compiling module xil_defaultlib.Multiplexer_AC__parameterized68
Compiling module xil_defaultlib.Multiplexer_AC__parameterized69
Compiling module xil_defaultlib.Multiplexer_AC__parameterized70
Compiling module xil_defaultlib.Multiplexer_AC__parameterized71
Compiling module xil_defaultlib.Multiplexer_AC__parameterized72
Compiling module xil_defaultlib.Multiplexer_AC__parameterized54
Compiling module xil_defaultlib.Multiplexer_AC__parameterized73
Compiling module xil_defaultlib.Multiplexer_AC__parameterized74
Compiling module xil_defaultlib.Multiplexer_AC__parameterized75
Compiling module xil_defaultlib.Multiplexer_AC__parameterized76
Compiling module xil_defaultlib.Multiplexer_AC__parameterized77
Compiling module xil_defaultlib.Multiplexer_AC__parameterized78
Compiling module xil_defaultlib.Multiplexer_AC__parameterized55
Compiling module xil_defaultlib.Multiplexer_AC__parameterized56
Compiling module xil_defaultlib.Multiplexer_AC__parameterized57
Compiling module xil_defaultlib.Multiplexer_AC__parameterized58
Compiling module xil_defaultlib.Multiplexer_AC__parameterized59
Compiling module xil_defaultlib.Multiplexer_AC__parameterized60
Compiling module xil_defaultlib.Multiplexer_AC__parameterized61
Compiling module xil_defaultlib.Multiplexer_AC__parameterized62
Compiling module xil_defaultlib.shift_mux_array__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized79
Compiling module xil_defaultlib.Multiplexer_AC__parameterized89
Compiling module xil_defaultlib.Multiplexer_AC__parameterized90
Compiling module xil_defaultlib.Multiplexer_AC__parameterized91
Compiling module xil_defaultlib.Multiplexer_AC__parameterized92
Compiling module xil_defaultlib.Multiplexer_AC__parameterized93
Compiling module xil_defaultlib.Multiplexer_AC__parameterized94
Compiling module xil_defaultlib.Multiplexer_AC__parameterized95
Compiling module xil_defaultlib.Multiplexer_AC__parameterized96
Compiling module xil_defaultlib.Multiplexer_AC__parameterized97
Compiling module xil_defaultlib.Multiplexer_AC__parameterized98
Compiling module xil_defaultlib.Multiplexer_AC__parameterized80
Compiling module xil_defaultlib.Multiplexer_AC__parameterized99
Compiling module xil_defaultlib.Multiplexer_AC__parameterized100
Compiling module xil_defaultlib.Multiplexer_AC__parameterized101
Compiling module xil_defaultlib.Multiplexer_AC__parameterized102
Compiling module xil_defaultlib.Multiplexer_AC__parameterized103
Compiling module xil_defaultlib.Multiplexer_AC__parameterized104
Compiling module xil_defaultlib.Multiplexer_AC__parameterized81
Compiling module xil_defaultlib.Multiplexer_AC__parameterized82
Compiling module xil_defaultlib.Multiplexer_AC__parameterized83
Compiling module xil_defaultlib.Multiplexer_AC__parameterized84
Compiling module xil_defaultlib.Multiplexer_AC__parameterized85
Compiling module xil_defaultlib.Multiplexer_AC__parameterized86
Compiling module xil_defaultlib.Multiplexer_AC__parameterized87
Compiling module xil_defaultlib.Multiplexer_AC__parameterized88
Compiling module xil_defaultlib.shift_mux_array__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized105
Compiling module xil_defaultlib.Multiplexer_AC__parameterized115
Compiling module xil_defaultlib.Multiplexer_AC__parameterized116
Compiling module xil_defaultlib.Multiplexer_AC__parameterized117
Compiling module xil_defaultlib.Multiplexer_AC__parameterized118
Compiling module xil_defaultlib.Multiplexer_AC__parameterized119
Compiling module xil_defaultlib.Multiplexer_AC__parameterized120
Compiling module xil_defaultlib.Multiplexer_AC__parameterized121
Compiling module xil_defaultlib.Multiplexer_AC__parameterized122
Compiling module xil_defaultlib.Multiplexer_AC__parameterized123
Compiling module xil_defaultlib.Multiplexer_AC__parameterized124
Compiling module xil_defaultlib.Multiplexer_AC__parameterized106
Compiling module xil_defaultlib.Multiplexer_AC__parameterized125
Compiling module xil_defaultlib.Multiplexer_AC__parameterized126
Compiling module xil_defaultlib.Multiplexer_AC__parameterized127
Compiling module xil_defaultlib.Multiplexer_AC__parameterized128
Compiling module xil_defaultlib.Multiplexer_AC__parameterized129
Compiling module xil_defaultlib.Multiplexer_AC__parameterized130
Compiling module xil_defaultlib.Multiplexer_AC__parameterized107
Compiling module xil_defaultlib.Multiplexer_AC__parameterized108
Compiling module xil_defaultlib.Multiplexer_AC__parameterized109
Compiling module xil_defaultlib.Multiplexer_AC__parameterized110
Compiling module xil_defaultlib.Multiplexer_AC__parameterized111
Compiling module xil_defaultlib.Multiplexer_AC__parameterized112
Compiling module xil_defaultlib.Multiplexer_AC__parameterized113
Compiling module xil_defaultlib.Multiplexer_AC__parameterized114
Compiling module xil_defaultlib.shift_mux_array__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140
Compiling module xil_defaultlib.Rotate_Mux_Array
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.Multiplexer_AC__1
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.RegisterAdd__6
Compiling module xil_defaultlib.RegisterAdd__7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Greater_Comparator
Compiling module xil_defaultlib.Comparator_Less
Compiling module xil_defaultlib.Comparators
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd__4
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MultiplexTxT
Compiling module xil_defaultlib.xor_tri
Compiling module xil_defaultlib.RegisterAdd__5
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.RegisterAdd__1
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd__2
Compiling module xil_defaultlib.RegisterAdd__3
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Multiplexer_AC
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Multiplexer_AC__parameterized160
Compiling module xil_defaultlib.Mux_3x1__parameterized1
Compiling module xil_defaultlib.Tenth_Phase
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/xsim.dir/Testbench_FPU_Add_Subt_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:35:28 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2149.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_func_synth -key {Post-Synthesis:sim_1:Functional:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2149.820 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Hexadecimal_B.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized0
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized10
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized100
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized101
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized102
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized103
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized104
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized105
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized106
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized107
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized108
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized109
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized11
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized110
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized111
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized112
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized113
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized114
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized115
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized116
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized117
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized118
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized119
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized12
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized120
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized121
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized122
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized123
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized124
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized125
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized126
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized127
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized128
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized129
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized13
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized130
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized131__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized132__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized133__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized134__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized135__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized136__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized137__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized138__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized139__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized14
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized140__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized141__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized142__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized143__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized144__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized145__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized146__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized147__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized148__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized149__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized15
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized150__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized151__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized152__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized153__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized154__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized155__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized156__1
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized157
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized158
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized159
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized16
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized160
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized17
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized18
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized19
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized2
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized20
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized21
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized22
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized23
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized24
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized25
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized26
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized27
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized28
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized29
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized3
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized30
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized31
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized32
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized33
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized34
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized35
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized36
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized37
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized38
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized39
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized4
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized40
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized41
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized42
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized43
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized44
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized45
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized46
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized47
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized48
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized49
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized5
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized50
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized51
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized52
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized53
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized54
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized55
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized56
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized57
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized58
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized59
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized6
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized60
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized61
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized62
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized63
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized64
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized65
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized66
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized67
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized68
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized69
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized7
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized70
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized71
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized72
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized73
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized74
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized75
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized76
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized77
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized78
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized79
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized8
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized80
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized81
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized82
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized83
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized84
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized85
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized86
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized87
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized88
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized89
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized9
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized90
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized91
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized92
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized93
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized94
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized95
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized96
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized97
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized98
INFO: [VRFC 10-311] analyzing module Multiplexer_AC__parameterized99
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux_3x1__parameterized1
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd__1
INFO: [VRFC 10-311] analyzing module RegisterAdd__2
INFO: [VRFC 10-311] analyzing module RegisterAdd__3
INFO: [VRFC 10-311] analyzing module RegisterAdd__4
INFO: [VRFC 10-311] analyzing module RegisterAdd__5
INFO: [VRFC 10-311] analyzing module RegisterAdd__6
INFO: [VRFC 10-311] analyzing module RegisterAdd__7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array__1
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized0
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized1
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized2
INFO: [VRFC 10-311] analyzing module shift_mux_array__parameterized3
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.418 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5b9df52745304cedbdbce7c894ebabc0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_FPU_Add_Subt_time_synth.sdf", for root module "Testbench_FPU_Add_Subt/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized158
Compiling module xil_defaultlib.Multiplexer_AC__parameterized159
Compiling module xil_defaultlib.Multiplexer_AC__parameterized157
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.RegisterAdd__parameterized8
Compiling module xil_defaultlib.RegisterAdd
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_sub_carry_out__parameterized...
Compiling module xil_defaultlib.Add_Subt
Compiling module xil_defaultlib.Multiplexer_AC__parameterized0
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.Mux_3x1__parameterized0
Compiling module xil_defaultlib.RegisterAdd__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139...
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140...
Compiling module xil_defaultlib.Rotate_Mux_Array__1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized11
Compiling module xil_defaultlib.Multiplexer_AC__parameterized12
Compiling module xil_defaultlib.Multiplexer_AC__parameterized13
Compiling module xil_defaultlib.Multiplexer_AC__parameterized14
Compiling module xil_defaultlib.Multiplexer_AC__parameterized15
Compiling module xil_defaultlib.Multiplexer_AC__parameterized16
Compiling module xil_defaultlib.Multiplexer_AC__parameterized17
Compiling module xil_defaultlib.Multiplexer_AC__parameterized18
Compiling module xil_defaultlib.Multiplexer_AC__parameterized19
Compiling module xil_defaultlib.Multiplexer_AC__parameterized20
Compiling module xil_defaultlib.Multiplexer_AC__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized21
Compiling module xil_defaultlib.Multiplexer_AC__parameterized22
Compiling module xil_defaultlib.Multiplexer_AC__parameterized23
Compiling module xil_defaultlib.Multiplexer_AC__parameterized24
Compiling module xil_defaultlib.Multiplexer_AC__parameterized25
Compiling module xil_defaultlib.Multiplexer_AC__parameterized26
Compiling module xil_defaultlib.Multiplexer_AC__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized4
Compiling module xil_defaultlib.Multiplexer_AC__parameterized5
Compiling module xil_defaultlib.Multiplexer_AC__parameterized6
Compiling module xil_defaultlib.Multiplexer_AC__parameterized7
Compiling module xil_defaultlib.Multiplexer_AC__parameterized8
Compiling module xil_defaultlib.Multiplexer_AC__parameterized9
Compiling module xil_defaultlib.Multiplexer_AC__parameterized10
Compiling module xil_defaultlib.shift_mux_array
Compiling module xil_defaultlib.Multiplexer_AC__parameterized27
Compiling module xil_defaultlib.Multiplexer_AC__parameterized37
Compiling module xil_defaultlib.Multiplexer_AC__parameterized38
Compiling module xil_defaultlib.Multiplexer_AC__parameterized39
Compiling module xil_defaultlib.Multiplexer_AC__parameterized40
Compiling module xil_defaultlib.Multiplexer_AC__parameterized41
Compiling module xil_defaultlib.Multiplexer_AC__parameterized42
Compiling module xil_defaultlib.Multiplexer_AC__parameterized43
Compiling module xil_defaultlib.Multiplexer_AC__parameterized44
Compiling module xil_defaultlib.Multiplexer_AC__parameterized45
Compiling module xil_defaultlib.Multiplexer_AC__parameterized46
Compiling module xil_defaultlib.Multiplexer_AC__parameterized28
Compiling module xil_defaultlib.Multiplexer_AC__parameterized47
Compiling module xil_defaultlib.Multiplexer_AC__parameterized48
Compiling module xil_defaultlib.Multiplexer_AC__parameterized49
Compiling module xil_defaultlib.Multiplexer_AC__parameterized50
Compiling module xil_defaultlib.Multiplexer_AC__parameterized51
Compiling module xil_defaultlib.Multiplexer_AC__parameterized52
Compiling module xil_defaultlib.Multiplexer_AC__parameterized29
Compiling module xil_defaultlib.Multiplexer_AC__parameterized30
Compiling module xil_defaultlib.Multiplexer_AC__parameterized31
Compiling module xil_defaultlib.Multiplexer_AC__parameterized32
Compiling module xil_defaultlib.Multiplexer_AC__parameterized33
Compiling module xil_defaultlib.Multiplexer_AC__parameterized34
Compiling module xil_defaultlib.Multiplexer_AC__parameterized35
Compiling module xil_defaultlib.Multiplexer_AC__parameterized36
Compiling module xil_defaultlib.shift_mux_array__parameterized0
Compiling module xil_defaultlib.Multiplexer_AC__parameterized53
Compiling module xil_defaultlib.Multiplexer_AC__parameterized63
Compiling module xil_defaultlib.Multiplexer_AC__parameterized64
Compiling module xil_defaultlib.Multiplexer_AC__parameterized65
Compiling module xil_defaultlib.Multiplexer_AC__parameterized66
Compiling module xil_defaultlib.Multiplexer_AC__parameterized67
Compiling module xil_defaultlib.Multiplexer_AC__parameterized68
Compiling module xil_defaultlib.Multiplexer_AC__parameterized69
Compiling module xil_defaultlib.Multiplexer_AC__parameterized70
Compiling module xil_defaultlib.Multiplexer_AC__parameterized71
Compiling module xil_defaultlib.Multiplexer_AC__parameterized72
Compiling module xil_defaultlib.Multiplexer_AC__parameterized54
Compiling module xil_defaultlib.Multiplexer_AC__parameterized73
Compiling module xil_defaultlib.Multiplexer_AC__parameterized74
Compiling module xil_defaultlib.Multiplexer_AC__parameterized75
Compiling module xil_defaultlib.Multiplexer_AC__parameterized76
Compiling module xil_defaultlib.Multiplexer_AC__parameterized77
Compiling module xil_defaultlib.Multiplexer_AC__parameterized78
Compiling module xil_defaultlib.Multiplexer_AC__parameterized55
Compiling module xil_defaultlib.Multiplexer_AC__parameterized56
Compiling module xil_defaultlib.Multiplexer_AC__parameterized57
Compiling module xil_defaultlib.Multiplexer_AC__parameterized58
Compiling module xil_defaultlib.Multiplexer_AC__parameterized59
Compiling module xil_defaultlib.Multiplexer_AC__parameterized60
Compiling module xil_defaultlib.Multiplexer_AC__parameterized61
Compiling module xil_defaultlib.Multiplexer_AC__parameterized62
Compiling module xil_defaultlib.shift_mux_array__parameterized1
Compiling module xil_defaultlib.Multiplexer_AC__parameterized79
Compiling module xil_defaultlib.Multiplexer_AC__parameterized89
Compiling module xil_defaultlib.Multiplexer_AC__parameterized90
Compiling module xil_defaultlib.Multiplexer_AC__parameterized91
Compiling module xil_defaultlib.Multiplexer_AC__parameterized92
Compiling module xil_defaultlib.Multiplexer_AC__parameterized93
Compiling module xil_defaultlib.Multiplexer_AC__parameterized94
Compiling module xil_defaultlib.Multiplexer_AC__parameterized95
Compiling module xil_defaultlib.Multiplexer_AC__parameterized96
Compiling module xil_defaultlib.Multiplexer_AC__parameterized97
Compiling module xil_defaultlib.Multiplexer_AC__parameterized98
Compiling module xil_defaultlib.Multiplexer_AC__parameterized80
Compiling module xil_defaultlib.Multiplexer_AC__parameterized99
Compiling module xil_defaultlib.Multiplexer_AC__parameterized100
Compiling module xil_defaultlib.Multiplexer_AC__parameterized101
Compiling module xil_defaultlib.Multiplexer_AC__parameterized102
Compiling module xil_defaultlib.Multiplexer_AC__parameterized103
Compiling module xil_defaultlib.Multiplexer_AC__parameterized104
Compiling module xil_defaultlib.Multiplexer_AC__parameterized81
Compiling module xil_defaultlib.Multiplexer_AC__parameterized82
Compiling module xil_defaultlib.Multiplexer_AC__parameterized83
Compiling module xil_defaultlib.Multiplexer_AC__parameterized84
Compiling module xil_defaultlib.Multiplexer_AC__parameterized85
Compiling module xil_defaultlib.Multiplexer_AC__parameterized86
Compiling module xil_defaultlib.Multiplexer_AC__parameterized87
Compiling module xil_defaultlib.Multiplexer_AC__parameterized88
Compiling module xil_defaultlib.shift_mux_array__parameterized2
Compiling module xil_defaultlib.Multiplexer_AC__parameterized105
Compiling module xil_defaultlib.Multiplexer_AC__parameterized115
Compiling module xil_defaultlib.Multiplexer_AC__parameterized116
Compiling module xil_defaultlib.Multiplexer_AC__parameterized117
Compiling module xil_defaultlib.Multiplexer_AC__parameterized118
Compiling module xil_defaultlib.Multiplexer_AC__parameterized119
Compiling module xil_defaultlib.Multiplexer_AC__parameterized120
Compiling module xil_defaultlib.Multiplexer_AC__parameterized121
Compiling module xil_defaultlib.Multiplexer_AC__parameterized122
Compiling module xil_defaultlib.Multiplexer_AC__parameterized123
Compiling module xil_defaultlib.Multiplexer_AC__parameterized124
Compiling module xil_defaultlib.Multiplexer_AC__parameterized106
Compiling module xil_defaultlib.Multiplexer_AC__parameterized125
Compiling module xil_defaultlib.Multiplexer_AC__parameterized126
Compiling module xil_defaultlib.Multiplexer_AC__parameterized127
Compiling module xil_defaultlib.Multiplexer_AC__parameterized128
Compiling module xil_defaultlib.Multiplexer_AC__parameterized129
Compiling module xil_defaultlib.Multiplexer_AC__parameterized130
Compiling module xil_defaultlib.Multiplexer_AC__parameterized107
Compiling module xil_defaultlib.Multiplexer_AC__parameterized108
Compiling module xil_defaultlib.Multiplexer_AC__parameterized109
Compiling module xil_defaultlib.Multiplexer_AC__parameterized110
Compiling module xil_defaultlib.Multiplexer_AC__parameterized111
Compiling module xil_defaultlib.Multiplexer_AC__parameterized112
Compiling module xil_defaultlib.Multiplexer_AC__parameterized113
Compiling module xil_defaultlib.Multiplexer_AC__parameterized114
Compiling module xil_defaultlib.shift_mux_array__parameterized3
Compiling module xil_defaultlib.Multiplexer_AC__parameterized131
Compiling module xil_defaultlib.Multiplexer_AC__parameterized141
Compiling module xil_defaultlib.Multiplexer_AC__parameterized142
Compiling module xil_defaultlib.Multiplexer_AC__parameterized143
Compiling module xil_defaultlib.Multiplexer_AC__parameterized144
Compiling module xil_defaultlib.Multiplexer_AC__parameterized145
Compiling module xil_defaultlib.Multiplexer_AC__parameterized146
Compiling module xil_defaultlib.Multiplexer_AC__parameterized147
Compiling module xil_defaultlib.Multiplexer_AC__parameterized148
Compiling module xil_defaultlib.Multiplexer_AC__parameterized149
Compiling module xil_defaultlib.Multiplexer_AC__parameterized150
Compiling module xil_defaultlib.Multiplexer_AC__parameterized132
Compiling module xil_defaultlib.Multiplexer_AC__parameterized151
Compiling module xil_defaultlib.Multiplexer_AC__parameterized152
Compiling module xil_defaultlib.Multiplexer_AC__parameterized153
Compiling module xil_defaultlib.Multiplexer_AC__parameterized154
Compiling module xil_defaultlib.Multiplexer_AC__parameterized155
Compiling module xil_defaultlib.Multiplexer_AC__parameterized156
Compiling module xil_defaultlib.Multiplexer_AC__parameterized133
Compiling module xil_defaultlib.Multiplexer_AC__parameterized134
Compiling module xil_defaultlib.Multiplexer_AC__parameterized135
Compiling module xil_defaultlib.Multiplexer_AC__parameterized136
Compiling module xil_defaultlib.Multiplexer_AC__parameterized137
Compiling module xil_defaultlib.Multiplexer_AC__parameterized138
Compiling module xil_defaultlib.Multiplexer_AC__parameterized139
Compiling module xil_defaultlib.Multiplexer_AC__parameterized140
Compiling module xil_defaultlib.Rotate_Mux_Array
Compiling module xil_defaultlib.Mux_Array
Compiling module xil_defaultlib.RegisterAdd__parameterized7
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Multiplexer_AC__1
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.RegisterAdd__6
Compiling module xil_defaultlib.RegisterAdd__7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Greater_Comparator
Compiling module xil_defaultlib.Comparator_Less
Compiling module xil_defaultlib.Comparators
Compiling module xil_defaultlib.add_sub_carry_out
Compiling module xil_defaultlib.RegisterAdd__parameterized5
Compiling module xil_defaultlib.Exp_Operation
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd__parameterized9
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.LZD
Compiling module xil_defaultlib.RegisterAdd__4
Compiling module xil_defaultlib.RegisterAdd__parameterized3
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MultiplexTxT
Compiling module xil_defaultlib.xor_tri
Compiling module xil_defaultlib.RegisterAdd__5
Compiling module xil_defaultlib.RegisterAdd__parameterized1
Compiling module xil_defaultlib.RegisterAdd__parameterized2
Compiling module xil_defaultlib.RegisterAdd__parameterized4
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.Oper_Start_In
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.RegisterAdd__1
Compiling module xil_defaultlib.RegisterAdd__parameterized0
Compiling module xil_defaultlib.RegisterAdd__2
Compiling module xil_defaultlib.RegisterAdd__3
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Multiplexer_AC
Compiling module xil_defaultlib.RegisterAdd__parameterized10
Compiling module xil_defaultlib.Multiplexer_AC__parameterized160
Compiling module xil_defaultlib.Mux_3x1__parameterized1
Compiling module xil_defaultlib.Tenth_Phase
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.FPU_Add_Subtract_Function
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_time_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing/xsim.dir/Testbench_FPU_Add_Subt_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 09 11:36:48 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_time_synth -key {Post-Synthesis:sim_1:Timing:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2159.418 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Equal.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FPU_Add_Subtract_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterMult.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Sign_result_m.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Sign_result_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v" into library work [C:/Users/jsequeira/Proyectos/Karat/source/rtl/xor_tri.v:1]
[Fri Sep 09 12:53:46 2016] Launched synth_2...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.runs/synth_2/runme.log
current_design synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 12 02:51:55 2016...
create_project CORDIC_FPGA_dryruns C:/Users/jsequeira/Proyectos/Cordic/CORDIC_FPGA_dryruns -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files -scan_for_includes C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v:1]
[Mon Sep 12 02:52:05 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Cordic/CORDIC_FPGA_dryruns/CORDIC_FPGA_dryruns.runs/synth_1/runme.log
add_files -scan_for_includes C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Comparators.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Greater_Comparator.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_FPU_multiplication.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_Sgf_multiplication.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_uart.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_uart.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library work [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Barrel_Shifter_M' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Add_Subt' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Adder_Round' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Barrel_Shifter' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Comparator_Equal' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 26 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v
	Duplicate found at line 26 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Comparator' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Comparator_Less' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Coun_Baud' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 14 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v
	Duplicate found at line 14 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Comparators' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Comparators.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Exp_Operation_m' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Deco_Round_Mult' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'FPU_Multiplication_Function' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'FPU_UART' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'FPU_Add_Subtract_Function' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v
	Duplicate found at line 22 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'FSM_test' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'FSM_Mult_Function' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'FSM_Add_Subtract' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MultiplexTxT' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'First_Phase_M' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Multiplexer_AC' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Greater_Comparator' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Greater_Comparator.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_4x1' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_3x1' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_Array' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_8x1' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'OR_Module' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Oper_Start_In' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RegisterAdd' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Receptor' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 14 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v
	Duplicate found at line 14 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ROM_test' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ReceptorRX' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v
	Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Priority_Codec_32' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Priority_Codec_64' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RegisterMult' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Round_Sgf_Dec' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Tenth_Phase' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Round_decoder_M' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Sgf_Multiplication' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Rotate_Mux_Array' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Transmisor' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v
	Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Transmisor_TX' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v
	Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Zero_InfMult_Unit' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Uart' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v
	Duplicate found at line 15 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UBuffer' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 14 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v
	Duplicate found at line 14 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'XOR_M' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v
	Duplicate found at line 21 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'cont_test' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sgn_result' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Exp_Operation' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'adder' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'substractor' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_sub_carry_out' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiplier' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'shift_mux_array' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'xor_tri' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v
	Duplicate found at line 23 of file C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v
[Mon Sep 12 02:53:55 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Cordic/CORDIC_FPGA_dryruns/CORDIC_FPGA_dryruns.runs/synth_1/runme.log
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
remove_files C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
remove_files C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v
remove_files C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v
remove_files C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Cordic/CORDIC_FPGA_dryruns/CORDIC_FPGA_dryruns.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 12 11:29:43 2016...
create_project CORDIC_Jef C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files -scan_for_includes {C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/FPU_Interface_and_NaN C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -scan_for_includes C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v:1]
[Mon Sep 12 13:49:02 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes {C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_sincos_64.txt C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_sincos_32.txt}
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:1]
[Mon Sep 12 22:28:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v:1]
[Mon Sep 12 22:55:53 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v:1]
[Mon Sep 12 23:00:08 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CORDIC_Arch2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:42:15 ; elapsed = 84:06:07 . Memory (MB): peak = 2235.977 ; gain = 2029.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_Arch2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:3]
	Parameter W bound to: 32 - type: integer 
	Parameter EW bound to: 8 - type: integer 
	Parameter SW bound to: 23 - type: integer 
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
	Parameter d_var bound to: 0 - type: integer 
	Parameter d_iter bound to: 0 - type: integer 
	Parameter mode bound to: 1'b0 
	Parameter r_mode bound to: 2'b00 
	Parameter iter_bits bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT_ROM_32bits' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:3]
	Parameter W bound to: 32 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter ROM_FILE bound to: LUT_sincos_32.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:12]
INFO: [Synth 8-3876] $readmem data file 'LUT_sincos_32.txt' is read successfully [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:15]
INFO: [Synth 8-256] done synthesizing module 'LUT_ROM_32bits' (1#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:3]
INFO: [Synth 8-638] synthesizing module 'CORDIC_FSM_v2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v:3]
	Parameter est0 bound to: 4'b0000 
	Parameter est1 bound to: 4'b0001 
	Parameter est2 bound to: 4'b0010 
	Parameter est3 bound to: 4'b0011 
	Parameter est4 bound to: 4'b0100 
	Parameter est5 bound to: 4'b0101 
	Parameter est6 bound to: 4'b0110 
	Parameter est7 bound to: 4'b0111 
	Parameter est8 bound to: 4'b1000 
	Parameter est9 bound to: 4'b1001 
	Parameter est10 bound to: 4'b1010 
	Parameter est11 bound to: 4'b1011 
	Parameter est12 bound to: 4'b1100 
	Parameter est13 bound to: 4'b1101 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FSM_v2' (2#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v:3]
INFO: [Synth 8-638] synthesizing module 'counter_d' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v:3]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_d' (3#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v:3]
INFO: [Synth 8-638] synthesizing module 'counter_up' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v:3]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_up' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en' (5#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized0' (5#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized1' (5#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux_2x1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:14]
INFO: [Synth 8-256] done synthesizing module 'Mux_2x1' (6#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized2' (6#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized3' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized3' (6#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized4' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized4' (6#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'Simple_Subt' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v:3]
	Parameter W bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Simple_Subt' (7#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux_2x1__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:3]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:14]
INFO: [Synth 8-256] done synthesizing module 'Mux_2x1__parameterized0' (7#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized5' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized5' (7#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized6' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized6' (7#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized7' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized7' (7#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized8' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized8' (7#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux_3x1_b' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1_b' (8#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v:3]
INFO: [Synth 8-638] synthesizing module 'Op_Select' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v:3]
INFO: [Synth 8-256] done synthesizing module 'Op_Select' (9#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v:3]
INFO: [Synth 8-638] synthesizing module 'FPU_Add_Subtract_Function' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:22]
	Parameter W bound to: 32 - type: integer 
	Parameter EW bound to: 8 - type: integer 
	Parameter SW bound to: 23 - type: integer 
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FSM_Add_Subtract' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:21]
	Parameter start bound to: 4'b0000 
	Parameter load_oper bound to: 4'b0001 
	Parameter zero_info_state bound to: 4'b0010 
	Parameter load_diff_exp bound to: 4'b0011 
	Parameter extra1_64 bound to: 4'b0100 
	Parameter norm_sgf_first bound to: 4'b0101 
	Parameter add_subt bound to: 4'b0110 
	Parameter add_subt_r bound to: 4'b0111 
	Parameter overflow_add bound to: 4'b1000 
	Parameter round_sgf bound to: 4'b1001 
	Parameter overflow_add_r bound to: 4'b1010 
	Parameter extra2_64 bound to: 4'b1011 
	Parameter norm_sgf_r bound to: 4'b1100 
	Parameter load_final_result bound to: 4'b1101 
	Parameter ready_flag bound to: 4'b1110 
INFO: [Synth 8-256] done synthesizing module 'FSM_Add_Subtract' (10#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd' (11#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized0' (11#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Oper_Start_In' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:23]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized1' (11#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized2' (11#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Comparator' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:23]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator' (12#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:23]
INFO: [Synth 8-638] synthesizing module 'xor_tri' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v:23]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xor_tri' (13#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v:23]
INFO: [Synth 8-638] synthesizing module 'sgn_result' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v:23]
INFO: [Synth 8-256] done synthesizing module 'sgn_result' (14#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v:23]
INFO: [Synth 8-638] synthesizing module 'MultiplexTxT' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v:23]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MultiplexTxT' (15#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized3' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized3' (15#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized4' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized4' (15#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Oper_Start_In' (16#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC' (17#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Mux_3x1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1' (18#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Exp_Operation' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:23]
	Parameter EW bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out' (19#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'Comparators' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v:21]
	Parameter W_Exp bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Greater_Comparator' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v:21]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Greater_Comparator' (20#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v:21]
INFO: [Synth 8-638] synthesizing module 'Comparator_Less' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v:21]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Less' (21#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v:21]
INFO: [Synth 8-256] done synthesizing module 'Comparators' (22#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized5' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized5' (22#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Exp_Operation' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_3x1__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1__parameterized0' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized0' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mux_Array' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_mux_array' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized1' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized2' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized3' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized3' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized4' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized4' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized5' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized5' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized6' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized6' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized7' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized7' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized8' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized8' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized9' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized9' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized10' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized10' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized11' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized11' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized12' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized12' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized13' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized13' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized14' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized14' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized15' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized15' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized16' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized16' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized17' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized17' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized18' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized18' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized19' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized19' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized20' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized20' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized21' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized21' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized22' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized22' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized23' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized23' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized24' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized24' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized25' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized25' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized26' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized26' (23#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized27' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized27' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized28' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized28' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized29' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized29' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized30' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized30' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized31' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized31' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized32' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized32' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized33' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized33' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized34' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized34' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized35' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized35' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized36' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized36' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized37' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized37' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized38' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized38' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized39' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized39' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized40' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized40' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized41' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized41' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized42' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized42' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized43' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized43' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized44' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized44' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized45' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized45' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized46' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized46' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized47' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized47' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized48' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized48' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized49' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized49' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized50' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized50' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized51' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized51' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized52' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized52' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized0' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized53' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized53' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized54' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized54' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized55' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized55' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized56' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized56' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized57' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized57' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized58' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized58' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized59' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized59' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized60' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized60' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized61' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized61' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized62' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized62' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized63' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized63' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized64' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized64' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized65' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized65' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized66' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized66' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized67' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized67' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized68' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized68' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized69' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized69' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized70' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized70' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized71' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized71' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized72' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized72' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized73' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized73' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized74' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized74' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized75' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized75' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized76' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized76' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized77' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized77' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized78' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized78' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized1' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized79' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized79' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized80' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized80' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized81' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized81' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized82' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized82' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized83' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized83' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized84' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized84' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized85' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized85' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized86' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized86' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized87' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized87' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized88' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized88' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized89' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized89' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized90' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized90' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized91' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized91' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized92' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized92' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized93' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized93' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized94' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized94' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized95' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized95' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized96' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized96' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized97' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized97' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized98' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized98' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized99' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized99' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized100' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized100' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized101' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized101' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized102' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized102' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized103' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized103' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized104' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized104' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized2' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_mux_array__parameterized3' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter LEVEL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized105' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized105' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized106' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized106' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized107' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized107' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized108' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized108' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized109' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized109' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized110' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized110' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized111' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized111' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized112' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized112' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized113' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized113' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized114' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized114' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized115' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized115' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized116' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized116' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized117' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized117' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized118' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized118' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized119' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized119' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized120' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized120' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized121' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized121' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized122' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized122' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized123' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized123' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized124' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized124' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized125' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized125' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized126' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized126' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized127' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized127' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized128' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized128' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized129' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized129' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized130' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized130' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array__parameterized3' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'Rotate_Mux_Array' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v:23]
	Parameter SWR bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized131' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized131' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized132' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized132' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized133' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized133' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized134' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized134' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized135' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized135' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized136' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized136' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized137' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized137' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized138' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized138' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized139' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized139' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized140' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized140' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized141' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized141' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized142' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized142' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized143' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized143' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized144' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized144' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized145' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized145' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized146' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized146' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized147' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized147' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized148' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized148' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized149' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized149' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized150' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized150' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized151' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized151' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized152' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized152' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized153' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized153' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized154' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized154' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized155' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized155' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized156' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized156' (24#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'Rotate_Mux_Array' (25#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized6' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized6' (25#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Mux_Array' (26#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized7' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized7' (26#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter' (27#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized157' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized157' (27#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized158' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized158' (27#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized159' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized159' (27#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Add_Subt' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:23]
	Parameter SWR bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out__parameterized0' (27#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized8' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized8' (27#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Add_Subt' (28#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:23]
INFO: [Synth 8-638] synthesizing module 'LZD' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:23]
	Parameter SWR bound to: 26 - type: integer 
	Parameter EWR bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Priority_Codec_32' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Priority_Codec_32' (29#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized9' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized9' (29#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'LZD' (30#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:23]
INFO: [Synth 8-638] synthesizing module 'Round_Sgf_Dec' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v:23]
INFO: [Synth 8-256] done synthesizing module 'Round_Sgf_Dec' (31#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v:23]
INFO: [Synth 8-638] synthesizing module 'Tenth_Phase' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:21]
	Parameter W bound to: 32 - type: integer 
	Parameter EW bound to: 8 - type: integer 
	Parameter SW bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mux_3x1__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1__parameterized1' (31#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized160' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized160' (31#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized10' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized10' (31#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Tenth_Phase' (32#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU_Add_Subtract_Function' (33#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:22]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized9' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized9' (33#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized10' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized10' (33#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized11' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized11' (33#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized12' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized12' (33#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-638] synthesizing module 'sign_inverter' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_inverter' (34#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v:3]
INFO: [Synth 8-638] synthesizing module 'd_ff_en__parameterized13' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_en__parameterized13' (34#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v:3]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_Arch2' (35#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:3]
WARNING: [Synth 8-3331] design Mux_Array has unconnected port load_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:42:17 ; elapsed = 84:06:09 . Memory (MB): peak = 2235.977 ; gain = 2029.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:42:17 ; elapsed = 84:06:10 . Memory (MB): peak = 2235.977 ; gain = 2029.484
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-72] Incorrect value '{distributed | block}' specified for property 'rom_style'. Expecting type 'enum' with possible values of 'auto,block,distributed'. The system will either use the default value or the property value will be dropped. Please verify your source files. [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:12]
Resolution: Please check the value of the property and set to a correct value.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:42:25 ; elapsed = 84:06:13 . Memory (MB): peak = 2235.977 ; gain = 2029.484
465 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2235.977 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v:1]
[Mon Sep 12 23:30:54 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.runs/synth_1/runme.log
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/Sim/CORDIC_FSM_tb.v C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/Sim/Sine_Cosine_CORDIC_tb.v C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/Sim/CORDIC_FSM_v2_tb.v}
update_compile_order -fileset sim_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

file mkdir C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.srcs/sim_1/new/testbench_CORDICArch2.v w ]
add_files -fileset sim_1 C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.srcs/sim_1/new/testbench_CORDICArch2.v
update_compile_order -fileset sim_1
xilinx::designutils::write_template -verilog -template

Creating verilog template for Module CORDIC_Arch2 in C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/CORDIC_Arch2.v
0
save_project_as CORDIC_FUNCIONAL_Viv C:/Users/jsequeira/Proyectos/Cordic/CORDIC_FUNCIONAL_Viv -force
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 15 00:55:29 2016...
