name: celldefine
description: Celldefine check
should_fail: 0
tags: 5.6.4
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-5/5.6.4--compiler-directives-celldefine.sv
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/tests/chapter-5/5.6.4--compiler-directives-celldefine.sv' to AST representation.
Generating RTLIL representation for module `\cd'.
Generating RTLIL representation for module `\ncd'.
Successfully finished Verilog frontend.
