Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,4834
design__instance__area,35567.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,47
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,23
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0012226024409756064
power__switching__total,0.0009364341967739165
power__leakage__total,4.0806728662801106e-08
power__total,0.0021590774413198233
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.106772
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.106772
timing__hold__ws__corner:nom_tt_025C_1v80,0.311426
timing__setup__ws__corner:nom_tt_025C_1v80,12.057852
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311426
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.057852
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,436
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,23
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.163484
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.163484
timing__hold__ws__corner:nom_ss_100C_1v60,0.821767
timing__setup__ws__corner:nom_ss_100C_1v60,3.90993
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.821767
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.90993
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,11
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,23
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.080543
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.080543
timing__hold__ws__corner:nom_ff_n40C_1v95,0.117343
timing__setup__ws__corner:nom_ff_n40C_1v95,14.289888
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117343
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.599865
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,578
design__max_fanout_violation__count,23
design__max_cap_violation__count,7
clock__skew__worst_hold,0.175568
clock__skew__worst_setup,0.074398
timing__hold__ws,0.113829
timing__setup__ws,3.720086
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113829
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.720086
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4834
design__instance__area__stdcell,35567.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.490154
design__instance__utilization__stdcell,0.490154
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,163766
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,153
antenna__violating__nets,28
antenna__violating__pins,43
route__antenna_violation__count,28
route__net,3816
route__net__special,2
route__drc_errors__iter:1,6352
route__wirelength__iter:1,214757
route__drc_errors__iter:2,3559
route__wirelength__iter:2,213346
route__drc_errors__iter:3,3262
route__wirelength__iter:3,212663
route__drc_errors__iter:4,759
route__wirelength__iter:4,212599
route__drc_errors__iter:5,257
route__wirelength__iter:5,212552
route__drc_errors__iter:6,84
route__wirelength__iter:6,212581
route__drc_errors__iter:7,16
route__wirelength__iter:7,212548
route__drc_errors__iter:8,2
route__wirelength__iter:8,212549
route__drc_errors__iter:9,0
route__wirelength__iter:9,212548
route__drc_errors,0
route__wirelength,212548
route__vias,37782
route__vias__singlecut,37782
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,669.61
timing__unannotated_net__count__corner:nom_tt_025C_1v80,12
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,12
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,12
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,36
design__max_fanout_violation__count__corner:min_tt_025C_1v80,23
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.09935
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.09935
timing__hold__ws__corner:min_tt_025C_1v80,0.306985
timing__setup__ws__corner:min_tt_025C_1v80,12.168235
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306985
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.168235
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,12
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,332
design__max_fanout_violation__count__corner:min_ss_100C_1v60,23
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.151354
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.151354
timing__hold__ws__corner:min_ss_100C_1v60,0.813114
timing__setup__ws__corner:min_ss_100C_1v60,4.101352
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.813114
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.101352
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,12
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,23
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.074398
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.074398
timing__hold__ws__corner:min_ff_n40C_1v95,0.113829
timing__setup__ws__corner:min_ff_n40C_1v95,14.351462
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113829
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.689812
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,12
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,76
design__max_fanout_violation__count__corner:max_tt_025C_1v80,23
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.11554
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.11554
timing__hold__ws__corner:max_tt_025C_1v80,0.314771
timing__setup__ws__corner:max_tt_025C_1v80,11.838601
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314771
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.838601
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,12
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,578
design__max_fanout_violation__count__corner:max_ss_100C_1v60,23
design__max_cap_violation__count__corner:max_ss_100C_1v60,7
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.175568
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.175568
timing__hold__ws__corner:max_ss_100C_1v60,0.828497
timing__setup__ws__corner:max_ss_100C_1v60,3.720086
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.828497
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.720086
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,12
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,17
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,23
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.087745
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.087745
timing__hold__ws__corner:max_ff_n40C_1v95,0.121157
timing__setup__ws__corner:max_ff_n40C_1v95,14.232068
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121157
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.515301
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,12
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000606141
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000695787
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000943758
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000695787
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007979999999999999829472345502789920601571793667972087860107421875
ir__drop__worst,0.0000606000000000000025516914969880843955252203159034252166748046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
