# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Sep 19 19:31:03 2024


##### DESIGN INFO #######################################################

Top View:                "top_module"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock                             Clock                     Clock
Clock                               Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------
Mhz_to_1hz|enable_derived_clock     1.0 MHz       1000.000      derived (from top_module|clk)     Autoconstr_clkgroup_0     4    
top_module|clk                      1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     24   
=================================================================================================================================
