<stg><name>equalizer_Pipeline_Coef_Clear_Loop</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 98, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln40 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_49_1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="8">
<![CDATA[
for.inc.split:2 %trunc_ln42 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.split:3 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:4 %zext_ln42 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %add_ln42 = add i64 %zext_ln42, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln42, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:7 %sext_ln42 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:12 %add_ln40 = add i8 %i, i8 255

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln40 = store i8 %add_ln40, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:10 %write_ln42 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="34" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="35" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
VITIS_LOOP_49_1.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:14 %br_ln40 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="63" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="i_1" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="gmem" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="70" from="empty" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="empty_1" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="empty_2" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="coefs" to="coefs_read" fromId="63" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="i_1" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="100" from="i_1" to="i" fromId="11" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="gmem" to="specbitsmap_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="105" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="i" to="tmp" fromId="16" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp" fromId="107" toId="18">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_111" to="empty" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_111" to="empty" fromId="111" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_111" to="empty" fromId="111" toId="19">
</dataflow>
<dataflow id="115" from="tmp" to="br_ln40" fromId="18" toId="20">
</dataflow>
<dataflow id="116" from="i" to="trunc_ln42" fromId="16" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln1" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="trunc_ln42" to="shl_ln1" fromId="21" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="shl_ln1" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="shl_ln1" to="zext_ln42" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="zext_ln42" to="add_ln42" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="coefs_read" to="add_ln42" fromId="13" toId="24">
</dataflow>
<dataflow id="126" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="125" toId="25">
</dataflow>
<dataflow id="127" from="add_ln42" to="trunc_ln2" fromId="24" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_128" to="trunc_ln2" fromId="128" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_130" to="trunc_ln2" fromId="130" toId="25">
</dataflow>
<dataflow id="132" from="trunc_ln2" to="sext_ln42" fromId="25" toId="26">
</dataflow>
<dataflow id="133" from="gmem" to="gmem_addr" fromId="62" toId="27">
</dataflow>
<dataflow id="134" from="sext_ln42" to="gmem_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="135" from="i" to="add_ln40" fromId="16" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln40" fromId="136" toId="28">
</dataflow>
<dataflow id="138" from="add_ln40" to="store_ln40" fromId="28" toId="29">
</dataflow>
<dataflow id="139" from="i_1" to="store_ln40" fromId="11" toId="29">
</dataflow>
<dataflow id="141" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_2_req" fromId="140" toId="30">
</dataflow>
<dataflow id="142" from="gmem_addr" to="gmem_addr_2_req" fromId="27" toId="30">
</dataflow>
<dataflow id="143" from="StgValue_64" to="gmem_addr_2_req" fromId="64" toId="30">
</dataflow>
<dataflow id="145" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln42" fromId="144" toId="31">
</dataflow>
<dataflow id="146" from="gmem_addr" to="write_ln42" fromId="27" toId="31">
</dataflow>
<dataflow id="147" from="StgValue_71" to="write_ln42" fromId="71" toId="31">
</dataflow>
<dataflow id="149" from="StgValue_148" to="write_ln42" fromId="148" toId="31">
</dataflow>
<dataflow id="151" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="150" toId="32">
</dataflow>
<dataflow id="152" from="gmem_addr" to="gmem_addr_2_resp" fromId="27" toId="32">
</dataflow>
<dataflow id="153" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="150" toId="33">
</dataflow>
<dataflow id="154" from="gmem_addr" to="gmem_addr_2_resp" fromId="27" toId="33">
</dataflow>
<dataflow id="155" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="150" toId="34">
</dataflow>
<dataflow id="156" from="gmem_addr" to="gmem_addr_2_resp" fromId="27" toId="34">
</dataflow>
<dataflow id="157" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="150" toId="35">
</dataflow>
<dataflow id="158" from="gmem_addr" to="gmem_addr_2_resp" fromId="27" toId="35">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecPipeline" to="specpipeline_ln41" fromId="159" toId="36">
</dataflow>
<dataflow id="161" from="StgValue_91" to="specpipeline_ln41" fromId="91" toId="36">
</dataflow>
<dataflow id="162" from="StgValue_71" to="specpipeline_ln41" fromId="71" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_71" to="specpipeline_ln41" fromId="71" toId="36">
</dataflow>
<dataflow id="164" from="StgValue_71" to="specpipeline_ln41" fromId="71" toId="36">
</dataflow>
<dataflow id="165" from="empty_0" to="specpipeline_ln41" fromId="74" toId="36">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="166" toId="37">
</dataflow>
<dataflow id="169" from="empty_13" to="specloopname_ln9" fromId="168" toId="37">
</dataflow>
<dataflow id="170" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="150" toId="38">
</dataflow>
<dataflow id="171" from="gmem_addr" to="gmem_addr_2_resp" fromId="27" toId="38">
</dataflow>
<dataflow id="172" from="tmp" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="173" from="tmp" to="StgValue_8" fromId="18" toId="8">
</dataflow>
</dataflows>


</stg>
