//
// File created by:  xrun
// Do not modify this file
//
-define
INITIALIZE_MEMORY
-xminitialize
rand_2state:1
+gui
+access+rwc
+xm64bit
+xmstatus
+xmtimescale+1ns/1ps
+xmoveride_timescale
+xmseq_udp_delay+20ps
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v
-v
/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v
-v
/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
./netlist/fullchip_tb.v
