<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1108pt" height="542pt"
 viewBox="0.00 0.00 1108.00 542.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 538)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-538 1104,-538 1104,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1080,-8 1080,-8 1086,-8 1092,-14 1092,-20 1092,-20 1092,-514 1092,-514 1092,-520 1086,-526 1080,-526 1080,-526 20,-526 20,-526 14,-526 8,-520 8,-514 8,-514 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="550" y="-510.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="550" y="-495.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1072,-16 1072,-16 1078,-16 1084,-22 1084,-28 1084,-28 1084,-468 1084,-468 1084,-474 1078,-480 1072,-480 1072,-480 28,-480 28,-480 22,-480 16,-474 16,-468 16,-468 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="550" y="-464.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="550" y="-449.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M304,-24C304,-24 1064,-24 1064,-24 1070,-24 1076,-30 1076,-36 1076,-36 1076,-378 1076,-378 1076,-384 1070,-390 1064,-390 1064,-390 304,-390 304,-390 298,-390 292,-384 292,-378 292,-378 292,-36 292,-36 292,-30 298,-24 304,-24"/>
<text text-anchor="middle" x="684" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="684" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMinorCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M704,-146C704,-146 1056,-146 1056,-146 1062,-146 1068,-152 1068,-158 1068,-158 1068,-332 1068,-332 1068,-338 1062,-344 1056,-344 1056,-344 704,-344 704,-344 698,-344 692,-338 692,-332 692,-332 692,-158 692,-158 692,-152 698,-146 704,-146"/>
<text text-anchor="middle" x="880" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="880" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M712,-154C712,-154 864,-154 864,-154 870,-154 876,-160 876,-166 876,-166 876,-286 876,-286 876,-292 870,-298 864,-298 864,-298 712,-298 712,-298 706,-298 700,-292 700,-286 700,-286 700,-166 700,-166 700,-160 706,-154 712,-154"/>
<text text-anchor="middle" x="788" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="788" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M720,-162C720,-162 856,-162 856,-162 862,-162 868,-168 868,-174 868,-174 868,-240 868,-240 868,-246 862,-252 856,-252 856,-252 720,-252 720,-252 714,-252 708,-246 708,-240 708,-240 708,-174 708,-174 708,-168 714,-162 720,-162"/>
<text text-anchor="middle" x="788" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="788" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M896,-154C896,-154 1048,-154 1048,-154 1054,-154 1060,-160 1060,-166 1060,-166 1060,-286 1060,-286 1060,-292 1054,-298 1048,-298 1048,-298 896,-298 896,-298 890,-298 884,-292 884,-286 884,-286 884,-166 884,-166 884,-160 890,-154 896,-154"/>
<text text-anchor="middle" x="972" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="972" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M904,-162C904,-162 1040,-162 1040,-162 1046,-162 1052,-168 1052,-174 1052,-174 1052,-240 1052,-240 1052,-246 1046,-252 1040,-252 1040,-252 904,-252 904,-252 898,-252 892,-246 892,-240 892,-240 892,-174 892,-174 892,-168 898,-162 904,-162"/>
<text text-anchor="middle" x="972" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="972" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust129"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M506,-32C506,-32 668,-32 668,-32 674,-32 680,-38 680,-44 680,-44 680,-110 680,-110 680,-116 674,-122 668,-122 668,-122 506,-122 506,-122 500,-122 494,-116 494,-110 494,-110 494,-44 494,-44 494,-38 500,-32 506,-32"/>
<text text-anchor="middle" x="587" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="587" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M312,-32C312,-32 474,-32 474,-32 480,-32 486,-38 486,-44 486,-44 486,-110 486,-110 486,-116 480,-122 474,-122 474,-122 312,-122 312,-122 306,-122 300,-116 300,-110 300,-110 300,-44 300,-44 300,-38 306,-32 312,-32"/>
<text text-anchor="middle" x="393" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="393" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust141"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M700,-32C700,-32 862,-32 862,-32 868,-32 874,-38 874,-44 874,-44 874,-110 874,-110 874,-116 868,-122 862,-122 862,-122 700,-122 700,-122 694,-122 688,-116 688,-110 688,-110 688,-44 688,-44 688,-38 694,-32 700,-32"/>
<text text-anchor="middle" x="781" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="781" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust147" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust147"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M894,-32C894,-32 1056,-32 1056,-32 1062,-32 1068,-38 1068,-44 1068,-44 1068,-110 1068,-110 1068,-116 1062,-122 1056,-122 1056,-122 894,-122 894,-122 888,-122 882,-116 882,-110 882,-110 882,-44 882,-44 882,-38 888,-32 894,-32"/>
<text text-anchor="middle" x="975" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="975" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust158" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust158"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-162C36,-162 272,-162 272,-162 278,-162 284,-168 284,-174 284,-174 284,-240 284,-240 284,-246 278,-252 272,-252 272,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="154" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust161"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M61,-32C61,-32 121,-32 121,-32 127,-32 133,-38 133,-44 133,-44 133,-110 133,-110 133,-116 127,-122 121,-122 121,-122 61,-122 61,-122 55,-122 49,-116 49,-110 49,-110 49,-44 49,-44 49,-38 55,-32 61,-32"/>
<text text-anchor="middle" x="91" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="91" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M255.5,-434C255.5,-434 188.5,-434 188.5,-434 182.5,-434 176.5,-428 176.5,-422 176.5,-422 176.5,-410 176.5,-410 176.5,-404 182.5,-398 188.5,-398 188.5,-398 255.5,-398 255.5,-398 261.5,-398 267.5,-404 267.5,-410 267.5,-410 267.5,-422 267.5,-422 267.5,-428 261.5,-434 255.5,-434"/>
<text text-anchor="middle" x="222" y="-412.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M264,-206C264,-206 180,-206 180,-206 174,-206 168,-200 168,-194 168,-194 168,-182 168,-182 168,-176 174,-170 180,-170 180,-170 264,-170 264,-170 270,-170 276,-176 276,-182 276,-182 276,-194 276,-194 276,-200 270,-206 264,-206"/>
<text text-anchor="middle" x="222" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-397.64C222,-358.52 222,-263.21 222,-216.17"/>
<polygon fill="black" stroke="black" points="225.5,-216.11 222,-206.11 218.5,-216.11 225.5,-216.11"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M667,-206C667,-206 605,-206 605,-206 599,-206 593,-200 593,-194 593,-194 593,-182 593,-182 593,-176 599,-170 605,-170 605,-170 667,-170 667,-170 673,-170 679,-176 679,-182 679,-182 679,-194 679,-194 679,-200 673,-206 667,-206"/>
<text text-anchor="middle" x="636" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M659.5,-76C659.5,-76 612.5,-76 612.5,-76 606.5,-76 600.5,-70 600.5,-64 600.5,-64 600.5,-52 600.5,-52 600.5,-46 606.5,-40 612.5,-40 612.5,-40 659.5,-40 659.5,-40 665.5,-40 671.5,-46 671.5,-52 671.5,-52 671.5,-64 671.5,-64 671.5,-70 665.5,-76 659.5,-76"/>
<text text-anchor="middle" x="636" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M636,-169.74C636,-148.36 636,-111.69 636,-86.44"/>
<polygon fill="black" stroke="black" points="639.5,-86.4 636,-76.4 632.5,-86.4 639.5,-86.4"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M475.5,-206C475.5,-206 408.5,-206 408.5,-206 402.5,-206 396.5,-200 396.5,-194 396.5,-194 396.5,-182 396.5,-182 396.5,-176 402.5,-170 408.5,-170 408.5,-170 475.5,-170 475.5,-170 481.5,-170 487.5,-176 487.5,-182 487.5,-182 487.5,-194 487.5,-194 487.5,-200 481.5,-206 475.5,-206"/>
<text text-anchor="middle" x="442" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M465.5,-76C465.5,-76 418.5,-76 418.5,-76 412.5,-76 406.5,-70 406.5,-64 406.5,-64 406.5,-52 406.5,-52 406.5,-46 412.5,-40 418.5,-40 418.5,-40 465.5,-40 465.5,-40 471.5,-40 477.5,-46 477.5,-52 477.5,-52 477.5,-64 477.5,-64 477.5,-70 471.5,-76 465.5,-76"/>
<text text-anchor="middle" x="442" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M442,-169.74C442,-148.36 442,-111.69 442,-86.44"/>
<polygon fill="black" stroke="black" points="445.5,-86.4 442,-76.4 438.5,-86.4 445.5,-86.4"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M845,-206C845,-206 815,-206 815,-206 809,-206 803,-200 803,-194 803,-194 803,-182 803,-182 803,-176 809,-170 815,-170 815,-170 845,-170 845,-170 851,-170 857,-176 857,-182 857,-182 857,-194 857,-194 857,-200 851,-206 845,-206"/>
<text text-anchor="middle" x="830" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M853.5,-76C853.5,-76 806.5,-76 806.5,-76 800.5,-76 794.5,-70 794.5,-64 794.5,-64 794.5,-52 794.5,-52 794.5,-46 800.5,-40 806.5,-40 806.5,-40 853.5,-40 853.5,-40 859.5,-40 865.5,-46 865.5,-52 865.5,-52 865.5,-64 865.5,-64 865.5,-70 859.5,-76 853.5,-76"/>
<text text-anchor="middle" x="830" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M830,-169.74C830,-148.36 830,-111.69 830,-86.44"/>
<polygon fill="black" stroke="black" points="833.5,-86.4 830,-76.4 826.5,-86.4 833.5,-86.4"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1032,-206C1032,-206 1002,-206 1002,-206 996,-206 990,-200 990,-194 990,-194 990,-182 990,-182 990,-176 996,-170 1002,-170 1002,-170 1032,-170 1032,-170 1038,-170 1044,-176 1044,-182 1044,-182 1044,-194 1044,-194 1044,-200 1038,-206 1032,-206"/>
<text text-anchor="middle" x="1017" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1047.5,-76C1047.5,-76 1000.5,-76 1000.5,-76 994.5,-76 988.5,-70 988.5,-64 988.5,-64 988.5,-52 988.5,-52 988.5,-46 994.5,-40 1000.5,-40 1000.5,-40 1047.5,-40 1047.5,-40 1053.5,-40 1059.5,-46 1059.5,-52 1059.5,-52 1059.5,-64 1059.5,-64 1059.5,-70 1053.5,-76 1047.5,-76"/>
<text text-anchor="middle" x="1024" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1017.94,-169.74C1019.11,-148.36 1021.12,-111.69 1022.5,-86.44"/>
<polygon fill="black" stroke="black" points="1026,-86.57 1023.05,-76.4 1019.01,-86.19 1026,-86.57"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M570,-76C570,-76 514,-76 514,-76 508,-76 502,-70 502,-64 502,-64 502,-52 502,-52 502,-46 508,-40 514,-40 514,-40 570,-40 570,-40 576,-40 582,-46 582,-52 582,-52 582,-64 582,-64 582,-70 576,-76 570,-76"/>
<text text-anchor="middle" x="542" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M376,-76C376,-76 320,-76 320,-76 314,-76 308,-70 308,-64 308,-64 308,-52 308,-52 308,-46 314,-40 320,-40 320,-40 376,-40 376,-40 382,-40 388,-46 388,-52 388,-52 388,-64 388,-64 388,-70 382,-76 376,-76"/>
<text text-anchor="middle" x="348" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M764,-76C764,-76 708,-76 708,-76 702,-76 696,-70 696,-64 696,-64 696,-52 696,-52 696,-46 702,-40 708,-40 708,-40 764,-40 764,-40 770,-40 776,-46 776,-52 776,-52 776,-64 776,-64 776,-70 770,-76 764,-76"/>
<text text-anchor="middle" x="736" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M958,-76C958,-76 902,-76 902,-76 896,-76 890,-70 890,-64 890,-64 890,-52 890,-52 890,-46 896,-40 902,-40 902,-40 958,-40 958,-40 964,-40 970,-46 970,-52 970,-52 970,-64 970,-64 970,-70 964,-76 958,-76"/>
<text text-anchor="middle" x="930" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M252.5,-164.18C263.22,-157.24 275.67,-150.32 288,-146 373.32,-116.1 410.64,-165.31 490,-122 509.17,-111.54 524.1,-90.87 532.94,-76.05"/>
<polygon fill="black" stroke="black" points="250.29,-161.46 243.96,-169.95 254.2,-167.26 250.29,-161.46"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M246.24,-162.37C271.06,-137.16 309.01,-98.6 330.87,-76.4"/>
<polygon fill="black" stroke="black" points="243.51,-160.16 238.99,-169.74 248.5,-165.07 243.51,-160.16"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M252.11,-163.93C262.87,-156.91 275.45,-150 288,-146 372.01,-119.26 605.42,-161.98 684,-122 703.59,-112.03 718.52,-91.04 727.25,-76.03"/>
<polygon fill="black" stroke="black" points="249.81,-161.26 243.54,-169.8 253.77,-167.04 249.81,-161.26"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M251.48,-164.17C262.36,-157 275.18,-149.94 288,-146 413.43,-107.44 760.46,-180.34 878,-122 897.69,-112.23 912.6,-91.19 921.3,-76.12"/>
<polygon fill="black" stroke="black" points="249.45,-161.32 243.21,-169.88 253.42,-167.08 249.45,-161.32"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node15" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M138,-206C138,-206 44,-206 44,-206 38,-206 32,-200 32,-194 32,-194 32,-182 32,-182 32,-176 38,-170 44,-170 44,-170 138,-170 138,-170 144,-170 150,-176 150,-182 150,-182 150,-194 150,-194 150,-200 144,-206 138,-206"/>
<text text-anchor="middle" x="91" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node16" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M106,-76C106,-76 76,-76 76,-76 70,-76 64,-70 64,-64 64,-64 64,-52 64,-52 64,-46 70,-40 76,-40 76,-40 106,-40 106,-40 112,-40 118,-46 118,-52 118,-52 118,-64 118,-64 118,-70 112,-76 106,-76"/>
<text text-anchor="middle" x="91" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M91,-169.74C91,-148.36 91,-111.69 91,-86.44"/>
<polygon fill="black" stroke="black" points="94.5,-86.4 91,-76.4 87.5,-86.4 94.5,-86.4"/>
</g>
</g>
</svg>
