var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[7.54551, 4.95473, 3.06693, 6.22568, 3.57143], "total":[4309, 6721, 32, 4, 56], "name":"System", "max_resources":[109572, 219144, 514, 112, 5478], "children":[{"name":"atax", "compute_units":1, "type":"function", "total_percent":[7.54551, 4.95473, 3.06693, 6.22568, 3.57143], "total_kernel_resources":[4309, 6721, 32, 4, 56], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Component call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 256 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"256b wide with 0 elements."}]}, {"name":"Component return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Variable: \\n - \'i\' (atax.cpp:26)", "type":"resource", "data":[14, 46, 0, 0, 0], "debug":[[{"filename":"atax.cpp", "line":26}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Variable: \\n - \'j\' (atax.cpp:26)", "type":"resource", "data":[152, 250, 2, 0, 0], "debug":[[{"filename":"atax.cpp", "line":26}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 1"}, {"type":"text", "text":"1 register of width 6 bits and depth 72", "details":[{"type":"text", "text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69."}, {"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 72", "details":[{"type":"text", "text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69."}, {"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 6 width by 72 depth"}]}, {"name":"Variable: \\n - \'t\' (atax.cpp:29)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"atax.cpp", "line":29}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"atax.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 256, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 256, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[14, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"atax.cpp:24", "type":"resource", "data":[14, 9, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"atax.cpp:24", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"atax.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[143, 285, 1, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[143, 285, 1, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[23, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"atax.cpp:26", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":26}]]}, {"name":"atax.cpp:27", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]]}, {"name":"atax.cpp:36", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]]}, {"name":"atax.cpp:38", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"atax.cpp:26", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":26}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"atax.cpp:27", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]], "children":[{"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"atax.cpp:29", "type":"resource", "data":[251, 221, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":29}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[251, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"atax.cpp:32", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":32}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"atax.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[200, 982, 5, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[200, 982, 5, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[116, 281, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"atax.cpp:26", "type":"resource", "data":[5, 18, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":26}]]}, {"name":"atax.cpp:27", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]]}, {"name":"atax.cpp:29", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":29}]]}, {"name":"atax.cpp:29 > _memory.h:481", "type":"resource", "data":[41, 197, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax/atax.cpp", "line":29}, {"filename":"F:/HLS\\hls\\include\\HLS\\internal\\_memory.h", "line":481}]]}, {"name":"atax.cpp:30", "type":"resource", "data":[32, 28, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":30}]]}, {"name":"atax.cpp:32", "type":"resource", "data":[4, 18, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":32}]]}, {"name":"atax.cpp:36", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]]}, {"name":"atax.cpp:38", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"atax.cpp:30", "type":"resource", "data":[6, 1, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":30}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"atax.cpp:32", "type":"resource", "data":[634, 477, 0, 2, 8], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":32}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[68, 35, 0, 2, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[502, 442, 0, 0, 8], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"atax.cpp:36", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"atax.cpp:38", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"atax.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[842, 1165, 12, 0, 9], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[842, 1165, 12, 0, 9]}]}, {"name":"Feedback", "type":"resource", "data":[854, 1229, 12, 0, 3], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[221, 393, 2, 0, 0]}, {"name":"atax.cpp:26", "type":"resource", "data":[110, 157, 0.5, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":26}]]}, {"name":"atax.cpp:27", "type":"resource", "data":[26, 8, 2, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]]}, {"name":"atax.cpp:29 > _memory.h:481", "type":"resource", "data":[75, 130, 2, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax/atax.cpp", "line":29}, {"filename":"F:/HLS\\hls\\include\\HLS\\internal\\_memory.h", "line":481}]]}, {"name":"atax.cpp:32", "type":"resource", "data":[231, 345, 1.5, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":32}]]}, {"name":"atax.cpp:34", "type":"resource", "data":[32, 16, 4, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":34}]]}, {"name":"atax.cpp:36", "type":"resource", "data":[79.5, 90, 0, 0, 1.5], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]]}, {"name":"atax.cpp:38", "type":"resource", "data":[79.5, 90, 0, 0, 1.5], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"atax.cpp:34", "type":"resource", "data":[12, 5, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":34}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[6, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"atax.cpp:36", "type":"resource", "data":[801.5, 1055, 0, 2, 12], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[141, 341, 0, 2, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[502, 442, 0, 0, 8], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[94, 272, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"atax.cpp:38", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"atax.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[28, 27, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[28, 27, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[54, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"atax.cpp:36", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]]}, {"name":"atax.cpp:38", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"atax.cpp:38", "type":"resource", "data":[92, 272, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[92, 272, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}]}]}, {"name":"atax.B7", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"atax.cpp:40", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":40}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[1071,1576,12,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 256 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"256b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'i\' (atax.cpp:26)","type":"resource"},{"data":[152,250,2,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69.","type":"text"},{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"1 register of width 6 bits and depth 72","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69.","type":"text"},{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"1 register of width 32 bits and depth 72","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 6 width by 72 depth","type":"brief"}],"name":"Variable: \\n - \'j\' (atax.cpp:26)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'t\' (atax.cpp:29)","type":"resource"},{"children":[{"count":5,"data":[1214,2715,18,0,25],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[1214,2715,18,0,25],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":24}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[15,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":26}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":27}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Load","type":"resource"}],"data":[251,221,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":29}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:29","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[79,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[68,35,0,2,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[502,442,0,0,8],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Load","type":"resource"}],"data":[649,477,0,2,8],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":32}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":30}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[141,341,0,2,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[502,442,0,0,8],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Load","type":"resource"},{"count":1,"data":[94,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Store","type":"resource"}],"data":[802,1055,0,2,12],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":36}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:36","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[92,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Store","type":"resource"}],"data":[93,272,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":38}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"6-bit Integer Compare","type":"resource"},{"count":1,"data":[6,4,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Iteration Initiation","type":"resource"}],"data":[12,5,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":34}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp","line":40}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp:40","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4309,6721,32,4,56],"debug":[[{"filename":"atax.cpp","line":26}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"atax","total_kernel_resources":[4309,6721,32,4,56],"total_percent":[7.54551,4.95473,3.06693,6.22568,3.57143],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[4309,6721,32,4,56],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[4309,6721,32,4,56],"total_percent":[7.54551,4.95473,3.06693,6.22568,3.57143],"type":"module"};
var mavJSON={"nodes":[{"type":"component", "id":2, "name":"atax", "children":[{"type":"bb", "id":3, "name":"atax.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"atax.B1.start", "children":[{"type":"inst", "id":11, "name":"Stream Read", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":22, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"33"}]}, {"type":"inst", "id":23, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"atax.B2", "children":[{"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":29}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"5", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":24, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":25, "name":"End", "details":[{"type":"table", "Start Cycle":"37", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"37", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"atax.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":7, "name":"atax.B4", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"6", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"6", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":26, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":30}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"27"}]}, {"type":"inst", "id":27, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"43", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"43", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"atax.B5", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"y", "Start Cycle":"10", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"5", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"y", "Start Cycle":"42", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":28, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":34}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":29, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"73", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"73", "II":"69", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 69. See Loops Analysis for more information."}]}, {"type":"bb", "id":9, "name":"atax.B6", "children":[{"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"0", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":30, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"31", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"31", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":10, "name":"atax.B7", "children":[{"type":"inst", "id":20, "name":"Stream Write", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":40}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":32, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":33, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"memtype", "id":1, "name":"System Memory", "children":[{"type":"memsys", "id":38, "name":"1", "details":[{"type":"table", "Number of banks":"1", "Arguments from atax":"A, x, y, tmp"}]}]}, {"type":"stream", "id":12, "name":"call.atax", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"0", "Bits per symbol":"256 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":21, "name":"return.atax", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"interface", "id":34, "name":"A", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"atax"}]}, {"type":"interface", "id":37, "name":"tmp", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"atax"}]}, {"type":"interface", "id":35, "name":"x", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"atax"}]}, {"type":"interface", "id":36, "name":"y", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"atax"}]}], "links":[{"from":12, "to":11}, {"from":20, "to":21}, {"from":34, "to":11}, {"from":35, "to":11}, {"from":36, "to":11}, {"from":37, "to":11}, {"from":33, "to":22}, {"from":3, "to":22}, {"from":11, "to":23}, {"from":31, "to":24}, {"from":23, "to":24}, {"from":13, "to":25}, {"from":27, "to":6}, {"from":27, "to":26}, {"from":25, "to":26}, {"from":14, "to":27}, {"from":15, "to":27}, {"from":29, "to":28}, {"from":6, "to":28}, {"from":18, "to":29}, {"from":16, "to":29}, {"from":17, "to":29}, {"from":29, "to":30}, {"from":19, "to":31}, {"from":31, "to":32}, {"from":20, "to":33}, {"from":22, "to":11}, {"from":24, "to":13}, {"from":26, "to":14}, {"from":26, "to":15}, {"from":28, "to":16}, {"from":28, "to":17}, {"from":16, "to":18}, {"from":17, "to":18}, {"from":30, "to":19}, {"from":32, "to":20}, {"from":38, "to":15}, {"from":19, "to":38}, {"from":38, "to":17}, {"from":38, "to":13}, {"from":18, "to":38}, {"from":38, "to":16}, {"from":38, "to":14}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Component: atax", "data":["", "", ""], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck blocks: atax.B2, atax.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"atax.B1.start", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 is the default for component invocation loop"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"atax.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across atax.B4, atax.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"29"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Iteration executed serially across atax.B4, atax.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"32"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"32"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"38"}]}]}, {"type":"text", "text":"Iteration executed serially across atax.B4, atax.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"32"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"32"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"38"}]}]}, {"type":"text", "text":"Iteration executed serially across atax.B4, atax.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"38"}]}]}, {"type":"text", "text":"Iteration executed serially across atax.B4, atax.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"38"}]}]}, {"type":"text", "text":"Iteration executed serially across atax.B4, atax.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"38"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"atax.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":30}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"32"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"32"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}, {"name":"atax.B5", "data":["Yes", "~69", "1"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":34}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"32.00 clock cycles Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"2.00 clock cycles 32-bit Integer Multiply Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"1.78 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"0.66 clock cycles 1-bit Or Operation (%L, %L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}, {"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"38"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":"36"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"atax", "id":665004576, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":25}]], "type":"component", "children":[{"name":"atax.B0.runOnce", "id":665122832, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"atax.B1.start", "id":665120624, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":25}]], "type":"loop", "children":[{"name":"atax.B2", "id":665122928, "af":"194.40", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"37.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":27}]], "type":"loop", "children":[{"name":"atax.B4", "id":665120912, "af":"194.40", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"43.000000", "mi":"1", "pl":"Yes", "tc":"20", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":30}]], "type":"loop"}, {"name":"atax.B3", "id":665119856, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"atax.B5", "id":665119472, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"69", "ll":"3", "lt":"74.000000", "mi":"69", "pl":"Yes", "tc":"20", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":34}]], "type":"loop"}]}, {"name":"atax.B6", "id":665122640, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"32.000000", "mi":"n/a", "pl":"Yes", "tc":"20", "tn":"1", "type":"bb"}]}, {"name":"atax.B7", "id":665122064, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"functionNameMapping":{"name":"Synthesized Function Name Mapping", "columns":["User-defined Function Name", "Mapped Function Name"], "children":[{"name":"void __cdecl atax(class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &)", "data":["atax"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Function Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"atax", "data":[4309, 6721, 32, 4, 56], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\atax\\atax.cpp", "line":24}]]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[4309, 6721, 32, 4, 56], "data_percent":[3.93257, 3.06693, 6.22568, 3.57143]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/atax.cpp", "name":"atax.cpp", "has_active_debug_locs":false, "absName":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/atax.cpp", "content":"#define NX 20\012#define NY 20\012#define N 20\012\012#include <stdlib.h>\012#include <stdio.h>\012#include <HLS/hls.h>\012\012using namespace ihc;\012\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_A;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_x;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_y;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_tmp;\012\012component void atax(mem_A &A, mem_x &x, mem_y &y, mem_tmp &tmp)\012{\012    int i, j;\012    for (i = 0; i < NX; i++)\012    {\012        int t = tmp[i];\012        for (j = 0; j < NY; j++)\012        {\012            t = t + A[i * N + j] * x[j];\012        }\012        for (j = 0; j < NY; j++)\012        {\012            y[j] = y[j] + A[i * N + j] * t;\012        }\012        tmp[i] = t; \012    }\012}\012\012void atax_ref(int A[N][N], int x[N], int y[N], int tmp[N])\012{\012    int i, j;\012    for (i = 0; i < NX; i++)\012    {\012        int t = tmp[i];\012        for (j = 0; j < NY; j++)\012        {\012            t = t + A[i][j] * x[j];\012        }\012        for (j = 0; j < NY; j++)\012        {\012            y[j] = y[j] + A[i][j] * t;\012        }\012        tmp[i] = t; \012    }\012}\012\012int main(void){\012    int A[N * N];\012    int x[N];\012    int y[N];\012    int tmp[N];\012    int A_ref[N][N];\012    int x_ref[N];\012    int y_ref[N];\012    int tmp_ref[N];\012  \012    \012    srand(13);\012\012    for(int j = 0; j < N; ++j){\012        x_ref[j] = rand()%100;\012        x[j] = x_ref[j];\012        y_ref[j] = 0;\012        y[j] = y_ref[j];\012        tmp_ref[j] = 0;\012        tmp[j] = tmp_ref[j];\012        for(int x = 0; x < N; ++x){\012            A_ref[j][x] = rand()%100;\012            A[j * N + x] = A_ref[j][x];\012        }\012    }\012        \012    atax_ref(A_ref, x_ref, y_ref, tmp_ref);\012\012    mem_A mem_host_A(A, N * N * sizeof(int), false);\012	mem_x mem_host_x(x, N * sizeof(int), false);\012    mem_y mem_host_y(y, N * sizeof(int), false);\012	mem_tmp mem_host_tmp(tmp, N * sizeof(int), false);\012\012    ihc_hls_enqueue_noret(&atax, mem_host_A, mem_host_x, mem_host_y, mem_host_tmp);\012	ihc_hls_component_run_all(&atax);\012\012    for(int i = 0; i < N; i++)\012    {\012        if(y_ref[i] != y[i] || tmp_ref[i] != tmp[i])\012        {\012            printf(\"FAILED\\n\");\012            return 0;\012        }\012    }\012\012    printf(\"PASSED\\n\");\012    return 0;\012}"}];
var alpha_viewer=false;