# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ALU_suma_TB_func_synth.v" \
"../../../../../Proyecto_prueba2.srcs/sim_1/new/ALU_suma_TB.v" \

# Do not sort compile order
nosort
