// Seed: 1531829664
module module_0;
  reg id_2;
  assign module_1.type_28 = 0;
  generate
    if (1) begin : LABEL_0
      initial begin : LABEL_0
        if (1 === id_1) begin : LABEL_0
          id_2 <= 1;
          id_1 = id_1;
          id_1 = 1'b0;
        end
        cover (1);
      end
    end else begin : LABEL_0
      assign id_1 = id_1;
      assign id_2 = 1;
    end
  endgenerate
endmodule
module module_1 (
    input tri id_0
    , id_20,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8,
    output wor id_9,
    input tri id_10
    , id_21,
    input wor id_11,
    output uwire id_12,
    input uwire id_13,
    input wand id_14,
    input wand id_15,
    output wire id_16,
    input wire id_17,
    output tri id_18
);
  tri id_22 = id_20 * id_14;
  assign id_21 = 1;
  wire id_23;
  wire id_24;
  wire id_25;
  tri0 id_26 = 1;
  module_0 modCall_1 ();
  wire id_27;
endmodule
