{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538766842822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538766842826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  5 13:14:02 2018 " "Processing started: Fri Oct  5 13:14:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538766842826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766842826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off student_circuit -c student_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off student_circuit -c student_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766842826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538766843030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538766843030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit " "Found entity 1: student_circuit" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q2.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q2.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q2 " "Found entity 1: student_circuit_Q2" {  } { { "student_circuit_Q2.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit_Q2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q1.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q1 " "Found entity 1: student_circuit_Q1" {  } { { "student_circuit_Q1.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit_Q1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q3A.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q3A.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q3A " "Found entity 1: student_circuit_Q3A" {  } { { "student_circuit_Q3A.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit_Q3A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q3B.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q3B.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q3B " "Found entity 1: student_circuit_Q3B" {  } { { "student_circuit_Q3B.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit_Q3B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q4.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q4.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q4 " "Found entity 1: student_circuit_Q4" {  } { { "student_circuit_Q4.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit_Q4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q5.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q5.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q5 " "Found entity 1: student_circuit_Q5" {  } { { "student_circuit_Q5.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit_Q5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538766853696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766853696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "student_circuit " "Elaborating entity \"student_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538766853744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "student_circuit_Q5 student_circuit_Q5:the_cct " "Elaborating entity \"student_circuit_Q5\" for hierarchy \"student_circuit_Q5:the_cct\"" {  } { { "student_circuit.v" "the_cct" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538766853760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cct_output\[4\] VCC " "Pin \"cct_output\[4\]\" is stuck at VCC" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538766854228 "|student_circuit|cct_output[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538766854228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538766854299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538766854808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538766854808 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538766854885 "|student_circuit|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[1\] " "No output dependent on input pin \"cct_input\[1\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538766854885 "|student_circuit|cct_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[3\] " "No output dependent on input pin \"cct_input\[3\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538766854885 "|student_circuit|cct_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[4\] " "No output dependent on input pin \"cct_input\[4\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538766854885 "|student_circuit|cct_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[5\] " "No output dependent on input pin \"cct_input\[5\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538766854885 "|student_circuit|cct_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[6\] " "No output dependent on input pin \"cct_input\[6\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/old_first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538766854885 "|student_circuit|cct_input[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538766854885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538766854886 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538766854886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538766854886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538766854886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1073 " "Peak virtual memory: 1073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538766854911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  5 13:14:14 2018 " "Processing ended: Fri Oct  5 13:14:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538766854911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538766854911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538766854911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538766854911 ""}
