if {![file exists "E:/repositories/RTL_FPGA/VHDL/lar_amt/sim_lar_amt/sim_lar_amt.mpf"]} { 
	project new "E:/repositories/RTL_FPGA/VHDL/lar_amt/sim_lar_amt" sim_lar_amt
	project addfile "E:/repositories/RTL_FPGA/VHDL/lar_amt/lar_amt.vhd"
	project addfile "E:/repositories/RTL_FPGA/VHDL/lar_amt/lar_amt_tb.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "E:/repositories/RTL_FPGA/VHDL/lar_amt/lar_amt.vhd"
	vcom -work work "E:/repositories/RTL_FPGA/VHDL/lar_amt/lar_amt_tb.vhd"
} else {
	project open "E:/repositories/RTL_FPGA/VHDL/lar_amt/sim_lar_amt/sim_lar_amt"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  testbench
view wave
add wave /*
run 1000ns
