$date
	Sat Jul 12 21:12:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_i_type $end
$var wire 3 ! ula [2:0] $end
$var wire 1 " store_size $end
$var wire 3 # shift [2:0] $end
$var wire 1 $ reg_wr $end
$var wire 1 % pc_write $end
$var wire 2 & mux_wr_registers [1:0] $end
$var wire 3 ' mux_wd_registers [2:0] $end
$var wire 1 ( mux_wd_memory $end
$var wire 1 ) mux_shift_src $end
$var wire 2 * mux_shift_amt [1:0] $end
$var wire 2 + mux_pc [1:0] $end
$var wire 1 , mux_low $end
$var wire 1 - mux_high $end
$var wire 1 . mux_extend $end
$var wire 1 / mux_b $end
$var wire 2 0 mux_alu2 [1:0] $end
$var wire 2 1 mux_alu1 [1:0] $end
$var wire 3 2 mux_address [2:0] $end
$var wire 2 3 mux_a [1:0] $end
$var wire 1 4 mult_init $end
$var wire 1 5 memory_wr $end
$var wire 1 6 mdr_load $end
$var wire 1 7 low_load $end
$var wire 2 8 load_size [1:0] $end
$var wire 1 9 is_bne $end
$var wire 1 : is_beq $end
$var wire 1 ; ir_load $end
$var wire 1 < high_load $end
$var wire 1 = epc_load $end
$var wire 1 > div_init $end
$var wire 1 ? b_load $end
$var wire 1 @ alu_out_load $end
$var wire 1 A address_rg_load $end
$var wire 1 B a_load $end
$var reg 1 C clk $end
$var reg 1 D div_stop $end
$var reg 1 E div_zero $end
$var reg 16 F immediate [15:0] $end
$var reg 1 G mult_stop $end
$var reg 6 H opcode [5:0] $end
$var reg 1 I overflow $end
$var reg 1 J reset_in $end
$var reg 1 K zero_div $end
$scope module uut $end
$var wire 1 C clk $end
$var wire 1 D div_stop $end
$var wire 1 E div_zero $end
$var wire 16 L immediate [15:0] $end
$var wire 1 G mult_stop $end
$var wire 6 M opcode [5:0] $end
$var wire 1 I overflow $end
$var wire 1 J reset_in $end
$var wire 1 K zero_div $end
$var wire 6 N funct [5:0] $end
$var parameter 6 O FUNCT_ADD $end
$var parameter 6 P FUNCT_AND $end
$var parameter 6 Q FUNCT_DIV $end
$var parameter 6 R FUNCT_JR $end
$var parameter 6 S FUNCT_MFHI $end
$var parameter 6 T FUNCT_MFLO $end
$var parameter 6 U FUNCT_MULT $end
$var parameter 6 V FUNCT_SLL $end
$var parameter 6 W FUNCT_SLT $end
$var parameter 6 X FUNCT_SRA $end
$var parameter 6 Y FUNCT_SUB $end
$var parameter 6 Z FUNCT_XCHG $end
$var parameter 6 [ OP_ADDI $end
$var parameter 6 \ OP_BEQ $end
$var parameter 6 ] OP_BNE $end
$var parameter 6 ^ OP_J $end
$var parameter 6 _ OP_JAL $end
$var parameter 6 ` OP_LB $end
$var parameter 6 a OP_LUI $end
$var parameter 6 b OP_LW $end
$var parameter 6 c OP_SB $end
$var parameter 6 d OP_SLLM $end
$var parameter 6 e OP_SW $end
$var parameter 6 f OP_TYPE_R $end
$var parameter 6 g STATE_ADD $end
$var parameter 6 h STATE_ADDI $end
$var parameter 6 i STATE_AND $end
$var parameter 6 j STATE_BEQ $end
$var parameter 6 k STATE_BNE $end
$var parameter 6 l STATE_DECODE $end
$var parameter 6 m STATE_DIV $end
$var parameter 6 n STATE_DIV0 $end
$var parameter 6 o STATE_FETCH $end
$var parameter 6 p STATE_J $end
$var parameter 6 q STATE_JAL $end
$var parameter 6 r STATE_JR $end
$var parameter 6 s STATE_LB $end
$var parameter 6 t STATE_LUI $end
$var parameter 6 u STATE_LW $end
$var parameter 6 v STATE_MFHI $end
$var parameter 6 w STATE_MFLO $end
$var parameter 6 x STATE_MULT $end
$var parameter 6 y STATE_OPCODE404 $end
$var parameter 6 z STATE_OVERFLOW $end
$var parameter 6 { STATE_RESET $end
$var parameter 6 | STATE_SB $end
$var parameter 6 } STATE_SLL $end
$var parameter 6 ~ STATE_SLLM $end
$var parameter 6 !" STATE_SLT $end
$var parameter 6 "" STATE_SRA $end
$var parameter 6 #" STATE_SUB $end
$var parameter 6 $" STATE_SW $end
$var parameter 6 %" STATE_XCHG $end
$var reg 1 B a_load $end
$var reg 1 A address_rg_load $end
$var reg 1 @ alu_out_load $end
$var reg 1 ? b_load $end
$var reg 5 &" counter [4:0] $end
$var reg 6 '" current_state [5:0] $end
$var reg 1 > div_init $end
$var reg 1 = epc_load $end
$var reg 1 < high_load $end
$var reg 1 ; ir_load $end
$var reg 1 : is_beq $end
$var reg 1 9 is_bne $end
$var reg 2 (" load_size [1:0] $end
$var reg 1 7 low_load $end
$var reg 1 6 mdr_load $end
$var reg 1 5 memory_wr $end
$var reg 1 4 mult_init $end
$var reg 2 )" mux_a [1:0] $end
$var reg 3 *" mux_address [2:0] $end
$var reg 2 +" mux_alu1 [1:0] $end
$var reg 2 ," mux_alu2 [1:0] $end
$var reg 1 / mux_b $end
$var reg 1 . mux_extend $end
$var reg 1 - mux_high $end
$var reg 1 , mux_low $end
$var reg 2 -" mux_pc [1:0] $end
$var reg 2 ." mux_shift_amt [1:0] $end
$var reg 1 ) mux_shift_src $end
$var reg 1 ( mux_wd_memory $end
$var reg 3 /" mux_wd_registers [2:0] $end
$var reg 2 0" mux_wr_registers [1:0] $end
$var reg 1 % pc_write $end
$var reg 1 $ reg_wr $end
$var reg 3 1" shift [2:0] $end
$var reg 1 " store_size $end
$var reg 3 2" ula [2:0] $end
$scope task clear_control_signals $end
$upscope $end
$scope task clear_loads_except_ab $end
$upscope $end
$scope task clear_loads_except_aluout $end
$upscope $end
$scope task clear_loads_except_ir $end
$upscope $end
$scope task clear_other_loads $end
$upscope $end
$scope task decode_instruction $end
$upscope $end
$scope task handle_add_state $end
$upscope $end
$scope task handle_addi_state $end
$upscope $end
$scope task handle_and_state $end
$upscope $end
$scope task handle_beq_state $end
$upscope $end
$scope task handle_bne_state $end
$upscope $end
$scope task handle_decode_state $end
$upscope $end
$scope task handle_div0_state $end
$upscope $end
$scope task handle_div_state $end
$upscope $end
$scope task handle_fetch_state $end
$upscope $end
$scope task handle_j_state $end
$upscope $end
$scope task handle_jal_state $end
$upscope $end
$scope task handle_jr_state $end
$upscope $end
$scope task handle_lb_state $end
$upscope $end
$scope task handle_lui_state $end
$upscope $end
$scope task handle_lw_state $end
$upscope $end
$scope task handle_mfhi_state $end
$upscope $end
$scope task handle_mflo_state $end
$upscope $end
$scope task handle_mult_state $end
$upscope $end
$scope task handle_opcode404_state $end
$upscope $end
$scope task handle_overflow_state $end
$upscope $end
$scope task handle_sb_state $end
$upscope $end
$scope task handle_sll_state $end
$upscope $end
$scope task handle_sllm_state $end
$upscope $end
$scope task handle_slt_state $end
$upscope $end
$scope task handle_sra_state $end
$upscope $end
$scope task handle_sub_state $end
$upscope $end
$scope task handle_sw_state $end
$upscope $end
$scope task handle_xchg_state $end
$upscope $end
$scope task reset_all_signals $end
$upscope $end
$upscope $end
$scope task display_control_signals $end
$var reg 640 3" instr_name [639:0] $end
$upscope $end
$scope task execute_i_instruction $end
$var reg 16 4" imm [15:0] $end
$var reg 6 5" op [5:0] $end
$upscope $end
$scope task reset_system $end
$upscope $end
$scope task wait_cycles $end
$var integer 32 6" cycles [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10010 %"
b11011 $"
b10001 #"
b1111 ""
b1110 !"
b10110 ~
b1101 }
b11010 |
b0 {
b11 z
b100 y
b1001 x
b1100 w
b1011 v
b11001 u
b11000 t
b10111 s
b1010 r
b11111 q
b11110 p
b1 o
b101 n
b1000 m
b10 l
b10101 k
b10100 j
b111 i
b10011 h
b110 g
b0 f
b101011 e
b1001 d
b101000 c
b100011 b
b1111 a
b100000 `
b11 _
b10 ^
b101 ]
b100 \
b1000 [
b101 Z
b100010 Y
b11 X
b101010 W
b0 V
b11000 U
b10010 T
b10000 S
b1000 R
b11010 Q
b100100 P
b100000 O
$end
#0
$dumpvars
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b0 '"
bx &"
b0 N
b0 M
b0 L
0K
1J
0I
b0 H
0G
b0 F
0E
0D
0C
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
bx 8
x7
x6
x5
x4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
x)
x(
bx '
bx &
x%
x$
bx #
x"
bx !
$end
#5000
b0 &"
b1 '"
0>
04
b0 8
b0 ("
0"
b0 2
b0 *"
b0 +
b0 -"
b0 0
b0 ,"
b0 1
b0 +"
b0 3
b0 )"
b0 *
b0 ."
0)
0/
0.
0,
0-
0(
b0 #
b0 1"
b0 !
b0 2"
09
0:
0%
1$
05
0@
0?
0B
07
0<
0;
06
0=
0A
b0 '
b0 /"
b1 &
b1 0"
1C
#10000
0C
#15000
1C
#20000
0C
0J
#25000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
#30000
b101000 N
0C
b100 6"
b1111101000 F
b1111101000 L
b1000 H
b1000 M
b1111101000 4"
b1000 5"
#35000
b10 &"
1C
#40000
0C
#45000
b11 &"
1C
#50000
0C
#55000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#60000
0C
#65000
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b100001111101000 F
b100001111101000 L
b100001111101000 4"
b1000001010001000100010001001001 3"
1C
#70000
0C
#75000
b10011 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#80000
0C
#85000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#90000
0C
#95000
b0 &"
b1 '"
1$
0@
b10 '
b10 /"
b0 &
b0 0"
1C
#100000
0C
#105000
b111000 N
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b100101110111000 F
b100101110111000 L
b100101110111000 4"
1C
#110000
0C
#115000
b10 &"
1C
#120000
0C
#125000
b11 &"
1C
#130000
0C
#135000
b0 &"
b10 '"
1%
1;
0@
0A
1C
#140000
0C
#145000
b0 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
b0 F
b0 L
b0 H
b0 M
1J
1C
#150000
0C
#155000
b0 &"
b1 '"
b0 +
b0 -"
b0 0
b0 ,"
b0 3
b0 )"
0.
b0 !
b0 2"
1$
0@
b0 '
b0 /"
b1 &
b1 0"
1C
#160000
0C
#165000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
0J
#170000
0C
#175000
b10 &"
b100100 N
1C
b1100100 F
b1100100 L
b1000 H
b1000 M
b1100100 4"
#180000
0C
#185000
b11 &"
1C
#190000
0C
#195000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#200000
0C
#205000
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b100001100100 F
b100001100100 L
b100001100100 4"
1C
#210000
0C
#215000
b10011 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#220000
0C
#225000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#230000
0C
#235000
b0 &"
b1 '"
1$
0@
b10 '
b10 /"
b0 &
b0 0"
1C
#240000
0C
#245000
b100 N
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b100010000000100 F
b100010000000100 L
b100 H
b100 M
b100010000000100 4"
b100 5"
1C
#250000
0C
#255000
b10 &"
1C
#260000
0C
#265000
b11 &"
1C
#270000
0C
#275000
b0 &"
b10 '"
1%
1;
0@
0A
1C
#280000
0C
#285000
b1 &"
0%
1@
0;
b11 0
b11 ,"
b101 H
b101 M
b101 5"
b10000100100010101010001 3"
1C
#290000
0C
#295000
b10101 '"
b0 &"
1?
1B
0@
1C
#300000
0C
#305000
b1 '"
19
0?
0B
b10 !
b10 2"
b1 +
b1 -"
b0 0
b0 ,"
b1 1
b1 +"
1C
#310000
0C
#315000
b1 &"
09
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
b0 1
b0 +"
1C
#320000
0C
#325000
b0 N
b10 &"
b0 F
b0 L
b0 H
b0 M
1J
b10000100100111001000101 3"
1C
#330000
0C
#335000
b0 &"
b0 +
b0 -"
b0 0
b0 ,"
b0 3
b0 )"
0.
b0 !
b0 2"
1$
0@
0A
b0 '
b0 /"
b1 &
b1 0"
1C
#340000
0C
#345000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
0J
#350000
0C
#355000
b10 &"
b100100 N
1C
b100001100100 F
b100001100100 L
b1000 H
b1000 M
b100001100100 4"
b1000 5"
#360000
0C
#365000
b11 &"
1C
#370000
0C
#375000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#380000
0C
#385000
b100 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b100110000000100 F
b100110000000100 L
b100011 H
b100011 M
b100110000000100 4"
b100011 5"
b1000001010001000100010001001001 3"
1C
#390000
0C
#395000
b11001 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#400000
0C
#405000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#410000
0C
#415000
b10 &"
0@
b1 2
b1 *"
1C
#420000
0C
#425000
b1000 N
b11 &"
b101000000001000 F
b101000000001000 L
b100000 H
b100000 M
b101000000001000 4"
b100000 5"
b100110001010111 3"
1C
#430000
0C
#435000
b100 &"
1C
#440000
0C
#445000
b101 &"
16
1C
#450000
0C
#455000
b0 &"
b1 '"
1$
06
b11 '
b11 /"
b0 &
b0 0"
1C
#460000
0C
#465000
b0 N
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b0 2
b0 *"
b0 F
b0 L
b0 H
b0 M
1J
b100110001000010 3"
1C
#470000
0C
#475000
b0 &"
b0 +
b0 -"
b0 0
b0 ,"
b0 3
b0 )"
0.
b0 !
b0 2"
1$
0@
0A
b0 '
b0 /"
b1 &
b1 0"
1C
#480000
0C
#485000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
0J
#490000
0C
#495000
b10 &"
b101010 N
1C
b101010101010 F
b101010101010 L
b1111 H
b1111 M
b101010101010 4"
b1111 5"
#500000
0C
#505000
b11 &"
1C
#510000
0C
#515000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#520000
0C
#525000
b101000 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b100001111101000 F
b100001111101000 L
b1000 H
b1000 M
b100001111101000 4"
b1000 5"
b10011000101010101001001 3"
1C
#530000
0C
#535000
b10011 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#540000
0C
#545000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#550000
0C
#555000
b0 &"
b1 '"
1$
0@
b10 '
b10 /"
b0 &
b0 0"
1C
#560000
0C
#565000
b0 N
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b0 F
b0 L
b0 H
b0 M
1J
b1000001010001000100010001001001 3"
1C
#570000
0C
#575000
b0 &"
b0 +
b0 -"
b0 0
b0 ,"
b0 3
b0 )"
0.
b0 !
b0 2"
1$
0@
0A
b0 '
b0 /"
b1 &
b1 0"
1C
#580000
0C
#585000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
0J
#590000
0C
#595000
b10 &"
b101010 N
1C
b101010101010 F
b101010101010 L
b1111 H
b1111 M
b101010101010 4"
b1111 5"
#600000
0C
#605000
b11 &"
1C
#610000
0C
#615000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#620000
0C
#625000
b1000 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b101001110001000 F
b101001110001000 L
b1000 H
b1000 M
b101001110001000 4"
b1000 5"
b10011000101010101001001 3"
1C
#630000
0C
#635000
b10011 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#640000
0C
#645000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#650000
0C
#655000
b0 &"
b1 '"
1$
0@
b10 '
b10 /"
b0 &
b0 0"
1C
#660000
0C
#665000
b11010 N
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b10011010 F
b10011010 L
b101011 H
b101011 M
b10011010 4"
b101011 5"
b1000001010001000100010001001001 3"
1C
#670000
0C
#675000
b10 &"
1C
#680000
0C
#685000
b11 &"
1C
#690000
0C
#695000
b0 &"
b10 '"
1%
1;
0@
0A
1C
#700000
0C
#705000
b1000 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
b11001000 F
b11001000 L
b101000 H
b101000 M
b11001000 4"
b101000 5"
b101001101010111 3"
1C
#710000
0C
#715000
b11010 '"
b0 &"
1?
1B
0@
1C
#720000
0C
#725000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#730000
0C
#735000
b0 &"
b1 '"
15
0@
1"
b1 2
b1 *"
1C
#740000
0C
#745000
b0 N
b1 &"
05
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b0 2
b0 *"
b0 F
b0 L
b0 H
b0 M
1J
b101001101000010 3"
1C
#750000
0C
#755000
b0 &"
0"
b0 +
b0 -"
b0 0
b0 ,"
b0 3
b0 )"
0.
b0 !
b0 2"
1$
0@
0A
b0 '
b0 /"
b1 &
b1 0"
1C
#760000
0C
#765000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
0J
#770000
0C
#775000
b10 &"
b1111 N
1C
b100000001111 F
b100000001111 L
b1000 H
b1000 M
b100000001111 4"
b1000 5"
#780000
0C
#785000
b11 &"
1C
#790000
0C
#795000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#800000
0C
#805000
b100 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b100010000000100 F
b100010000000100 L
b1001 H
b1001 M
b100010000000100 4"
b1001 5"
b1000001010001000100010001001001 3"
1C
#810000
0C
#815000
b10110 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#820000
0C
#825000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#830000
0C
#835000
b10 &"
0@
b1 2
b1 *"
1C
#840000
0C
#845000
b0 N
b11 &"
b0 F
b0 L
b0 H
b0 M
1J
b1010011010011000100110001001101 3"
1C
#850000
0C
#855000
b0 &"
b1 '"
b0 2
b0 *"
b0 +
b0 -"
b0 0
b0 ,"
b0 1
b0 +"
b0 3
b0 )"
0.
b0 !
b0 2"
1$
1C
#860000
0C
#865000
b1 &"
0$
1@
1A
b1 !
b1 2"
b1 0
b1 ,"
1C
0J
#870000
0C
#875000
b10 &"
b101010 N
1C
b101010101010 F
b101010101010 L
b1111 H
b1111 M
b101010101010 4"
b1111 5"
#880000
0C
#885000
b11 &"
1C
#890000
0C
#895000
b0 &"
b10 '"
1%
1;
0@
0A
b10 +
b10 -"
1C
#900000
0C
#905000
b101000 N
b1 &"
0%
1@
0;
b11 0
b11 ,"
1.
b100001111101000 F
b100001111101000 L
b1000 H
b1000 M
b100001111101000 4"
b1000 5"
b10011000101010101001001 3"
1C
#910000
0C
#915000
b10011 '"
b0 &"
1?
1B
0@
b1 3
b1 )"
1C
#920000
0C
#925000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#930000
0C
#935000
b0 &"
b1 '"
1$
0@
b10 '
b10 /"
b0 &
b0 0"
1C
#940000
0C
#945000
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
1C
#950000
0C
#955000
b10 &"
1C
#960000
0C
#965000
b11 &"
1C
#970000
0C
#975000
b0 &"
b10 '"
1%
1;
0@
0A
1C
#980000
0C
#985000
b1 &"
0%
1@
0;
b11 0
b11 ,"
1C
#990000
0C
#995000
b10011 '"
b0 &"
1?
1B
0@
1C
#1000000
0C
#1005000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#1010000
0C
#1015000
b0 &"
b1 '"
1$
0@
1C
#1020000
0C
#1025000
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
1C
#1030000
0C
#1035000
b10 &"
1C
#1040000
0C
#1045000
b11 &"
1C
#1050000
0C
#1055000
b0 &"
b10 '"
1%
1;
0@
0A
1C
#1060000
0C
#1065000
b1 &"
0%
1@
0;
b11 0
b11 ,"
1C
#1070000
0C
#1075000
b10011 '"
b0 &"
1?
1B
0@
1C
#1080000
0C
#1085000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#1090000
0C
#1095000
b0 &"
b1 '"
1$
0@
1C
#1100000
0C
#1105000
b11010 N
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b10011010 F
b10011010 L
b101011 H
b101011 M
b10011010 4"
b101011 5"
b10000010100010001000100010010010010000000101000011001100110100101101110011000010110110000101001 3"
1C
#1110000
0C
#1115000
b10 &"
1C
#1120000
0C
#1125000
b11 &"
1C
#1130000
0C
#1135000
b0 &"
b10 '"
1%
1;
0@
0A
1C
#1140000
0C
#1145000
b1 &"
0%
1@
0;
b11 0
b11 ,"
b100010011010 F
b100010011010 L
b100011 H
b100011 M
b100010011010 4"
b100011 5"
b101001101010111 3"
1C
#1150000
0C
#1155000
b11001 '"
b0 &"
1?
1B
0@
1C
#1160000
0C
#1165000
b1 &"
1@
0?
0B
b10 0
b10 ,"
b1 1
b1 +"
1C
#1170000
0C
#1175000
b10 &"
0@
b1 2
b1 *"
1C
#1180000
0C
#1185000
b11 &"
b1000010011010 F
b1000010011010 L
b100000 H
b100000 M
b1000010011010 4"
b100000 5"
b100110001010111 3"
1C
#1190000
0C
#1195000
b100 &"
1C
#1200000
0C
#1205000
b101 &"
16
1C
#1210000
0C
#1215000
b0 &"
b1 '"
1$
06
b11 '
b11 /"
1C
#1220000
0C
#1225000
b1 &"
0$
1@
1A
b1 0
b1 ,"
b0 1
b0 +"
b0 2
b0 *"
b100110001000010 3"
1C
