$date
	Sun Oct 23 09:04:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#183727
b110 !
1"
#183730
b110 &
b110 %
1$
#183731
0"
#183734
b11 &
b11 %
#183738
b1010 &
b1010 %
#183742
b101 &
b101 %
#183746
b10000 &
b10000 %
#183750
b1000 &
b1000 %
#183754
b100 &
b100 %
#183758
b10 &
b10 %
#183762
b1 &
b1 %
1#
#183766
b0 &
0#
b0 %
0$
#1247381
b10000 !
1"
#1247382
b10000 &
b10000 %
1$
#1247383
0"
#1247386
b1000 &
b1000 %
#1247390
b100 &
b100 %
#1247394
b10 &
b10 %
#1247398
b1 &
1#
b1 %
#1247402
b0 &
b0 %
0#
0$
#2179245
b1111 !
1"
#2179246
b1111 &
b1111 %
1$
#2179247
0"
#2179250
b101110 &
b101110 %
#2179254
b10111 &
b10111 %
#2179258
b1000110 &
b1000110 %
#2179262
b100011 &
b100011 %
#2179266
b1101010 &
b1101010 %
#2179270
b110101 &
b110101 %
#2179274
b10100000 &
b10100000 %
#2179278
b1010000 &
b1010000 %
#2179282
b101000 &
b101000 %
#2179286
b10100 &
b10100 %
#2179290
b1010 &
b1010 %
#2179294
b101 &
b101 %
#2179298
b10000 &
b10000 %
#2179302
b1000 &
b1000 %
#2179306
b100 &
b100 %
#2179310
b10 &
b10 %
#2179314
b1 &
b1 %
1#
#2179318
b0 &
0#
b0 %
0$
#4500012
