#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Tue Apr  8 16:18:30 2025
# Process ID         : 890525
# Current directory  : /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1
# Command line       : vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file           : /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top.vdi
# Journal file       : /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/vivado.jou
# Running On         : OptiPlex-4440118170
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-14500
# CPU Frequency      : 1271.092 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16437 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20732 MB
# Available Virtual  : 13676 MB
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericp/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0.dcp' for cell 'dvi2rgb'
INFO: [Project 1-454] Reading design checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1516.652 ; gain = 0.000 ; free physical = 1817 ; free virtual = 12574
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/dvi2rgb.xdc] for cell 'dvi2rgb/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/dvi2rgb.xdc] for cell 'dvi2rgb/U0'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_cec'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpd'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_rscl'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_rsda'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc]
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_timing_workaround.xdc] for cell 'dvi2rgb/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_timing_workaround.xdc] for cell 'dvi2rgb/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.078 ; gain = 0.000 ; free physical = 1247 ; free virtual = 12006
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

16 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2297.078 ; gain = 863.707 ; free physical = 1246 ; free virtual = 12005
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2326.242 ; gain = 29.164 ; free physical = 1167 ; free virtual = 11926

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2361.055 ; gain = 34.812 ; free physical = 1167 ; free virtual = 11926

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 856 ; free virtual = 11612

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 856 ; free virtual = 11612
Phase 1 Initialization | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 856 ; free virtual = 11612

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 857 ; free virtual = 11613

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 856 ; free virtual = 11613
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e36c27b6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 856 ; free virtual = 11613

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 66 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f1da7551

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 863 ; free virtual = 11620
Retarget | Checksum: 1f1da7551
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f1da7551

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 864 ; free virtual = 11620
Constant propagation | Checksum: 1f1da7551
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 864 ; free virtual = 11620
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 864 ; free virtual = 11620
Phase 5 Sweep | Checksum: 196f5a9b0

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2679.953 ; gain = 0.000 ; free physical = 864 ; free virtual = 11620
Sweep | Checksum: 196f5a9b0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 20ffa5ec1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620
BUFG optimization | Checksum: 20ffa5ec1
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20ffa5ec1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620
Shift Register Optimization | Checksum: 20ffa5ec1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20ffa5ec1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620
Post Processing Netlist | Checksum: 20ffa5ec1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 207a3121b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.969 ; gain = 0.000 ; free physical = 863 ; free virtual = 11620
Phase 9.2 Verifying Netlist Connectivity | Checksum: 207a3121b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620
Phase 9 Finalization | Checksum: 207a3121b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 207a3121b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2711.969 ; gain = 32.016 ; free physical = 863 ; free virtual = 11620

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 264 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 144 WE to EN ports
Number of BRAM Ports augmented: 240 newly gated: 144 Total Ports: 528
Number of Flops added for Enable Generation: 15

Ending PowerOpt Patch Enables Task | Checksum: 18772c1f8

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 552 ; free virtual = 11309
Ending Power Optimization Task | Checksum: 18772c1f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3142.695 ; gain = 430.727 ; free physical = 552 ; free virtual = 11309

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 115aa17fd

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11306
Ending Final Cleanup Task | Checksum: 115aa17fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11306

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11306
Ending Netlist Obfuscation Task | Checksum: 115aa17fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11306
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.695 ; gain = 845.617 ; free physical = 549 ; free virtual = 11306
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11305
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11305
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11305
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11305
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11305
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11306
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 549 ; free virtual = 11306
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 545 ; free virtual = 11302
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dfbf7b25

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 545 ; free virtual = 11302
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 545 ; free virtual = 11302

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16685ea5c

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 544 ; free virtual = 11302

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1900fbb7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 546 ; free virtual = 11304

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1900fbb7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 546 ; free virtual = 11304
Phase 1 Placer Initialization | Checksum: 1900fbb7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 546 ; free virtual = 11304

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 217301027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 521 ; free virtual = 11279

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20cba0116

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 567 ; free virtual = 11324

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20cba0116

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 567 ; free virtual = 11324

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 23478f3da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 622 ; free virtual = 11380

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ae3460da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 625 ; free virtual = 11383

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 348 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 150 nets or LUTs. Breaked 0 LUT, combined 150 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 625 ; free virtual = 11383

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            150  |                   150  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            150  |                   150  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26a10e903

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 624 ; free virtual = 11381
Phase 2.5 Global Place Phase2 | Checksum: 231d6959f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
Phase 2 Global Placement | Checksum: 231d6959f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2609e2bd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 637 ; free virtual = 11394

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f51a48a3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 637 ; free virtual = 11394

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29b62ceb2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 637 ; free virtual = 11394

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2688bbe60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2f4e95aff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 635 ; free virtual = 11392

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2645a1d1a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11393

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 237832d84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11393
Phase 3 Detail Placement | Checksum: 237832d84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11393

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e82f1afb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.889 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 128956243

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a1088f64

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e82f1afb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.889. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cea26353

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
Phase 4.1 Post Commit Optimization | Checksum: 1cea26353

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cea26353

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cea26353

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
Phase 4.3 Placer Reporting | Checksum: 1cea26353

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ee81d05

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
Ending Placer Task | Checksum: 12b63ac3e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
85 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 636 ; free virtual = 11394
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 616 ; free virtual = 11374
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 613 ; free virtual = 11371
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 615 ; free virtual = 11373
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 612 ; free virtual = 11377
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 612 ; free virtual = 11377
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 612 ; free virtual = 11377
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 613 ; free virtual = 11377
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 612 ; free virtual = 11377
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 612 ; free virtual = 11377
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 618 ; free virtual = 11377
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.889 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 618 ; free virtual = 11377
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 610 ; free virtual = 11375
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 610 ; free virtual = 11375
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 610 ; free virtual = 11376
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 610 ; free virtual = 11376
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 602 ; free virtual = 11368
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 602 ; free virtual = 11368
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5d696a2c ConstDB: 0 ShapeSum: 35df56ae RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 694b1bbb | NumContArr: b807f8e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1fa1d9083

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 531 ; free virtual = 11291

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fa1d9083

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 531 ; free virtual = 11291

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fa1d9083

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 531 ; free virtual = 11291
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12c13bcdf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 466 ; free virtual = 11226
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.885  | TNS=0.000  | WHS=-0.201 | THS=-11.873|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 6.60939e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2143
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2143
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e03a900c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 458 ; free virtual = 11218

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e03a900c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 458 ; free virtual = 11218

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 19772543b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 461 ; free virtual = 11221
Phase 4 Initial Routing | Checksum: 19772543b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 461 ; free virtual = 11221

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.026  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2f32319c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223
Phase 5 Rip-up And Reroute | Checksum: 2f32319c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2f32319c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2f32319c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223
Phase 6 Delay and Skew Optimization | Checksum: 2f32319c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 22529b9a0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223
Phase 7 Post Hold Fix | Checksum: 22529b9a0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.694584 %
  Global Horizontal Routing Utilization  = 0.667449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 22529b9a0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22529b9a0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 460 ; free virtual = 11221

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e40295d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 460 ; free virtual = 11221

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e40295d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 460 ; free virtual = 11221

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.119  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e40295d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 462 ; free virtual = 11223
Total Elapsed time in route_design: 27 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13c033784

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 463 ; free virtual = 11223
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13c033784

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 463 ; free virtual = 11223

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.695 ; gain = 0.000 ; free physical = 463 ; free virtual = 11223
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
127 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 399 ; free virtual = 11164
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 393 ; free virtual = 11164
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 393 ; free virtual = 11164
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 385 ; free virtual = 11158
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 385 ; free virtual = 11158
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 385 ; free virtual = 11158
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3209.902 ; gain = 0.000 ; free physical = 385 ; free virtual = 11158
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3558.355 ; gain = 348.453 ; free physical = 297 ; free virtual = 10811
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 16:19:47 2025...
