Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Dec  6 11:36:04 2019
| Host         : DESKTOP-BDU1R06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file opgave_6_timing_summary_routed.rpt -pb opgave_6_timing_summary_routed.pb -rpx opgave_6_timing_summary_routed.rpx -warn_on_violation
| Design       : opgave_6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Clk20HZ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.838        0.000                      0                   65        0.281        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.838        0.000                      0                   65        0.281        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.578ns (33.588%)  route 3.120ns (66.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          1.108     9.921    Teller
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
                         clock pessimism              0.301    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429    14.758    Teller_reg[0]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.578ns (33.588%)  route 3.120ns (66.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          1.108     9.921    Teller
    SLICE_X52Y85         FDRE                                         r  Teller_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[1]/C
                         clock pessimism              0.301    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429    14.758    Teller_reg[1]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.578ns (33.588%)  route 3.120ns (66.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          1.108     9.921    Teller
    SLICE_X52Y85         FDRE                                         r  Teller_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[2]/C
                         clock pessimism              0.301    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429    14.758    Teller_reg[2]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.578ns (33.588%)  route 3.120ns (66.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          1.108     9.921    Teller
    SLICE_X52Y85         FDRE                                         r  Teller_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[3]/C
                         clock pessimism              0.301    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429    14.758    Teller_reg[3]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.578ns (34.626%)  route 2.979ns (65.374%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          0.968     9.780    Teller
    SLICE_X52Y86         FDRE                                         r  Teller_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  Teller_reg[4]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429    14.733    Teller_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.578ns (34.626%)  route 2.979ns (65.374%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          0.968     9.780    Teller
    SLICE_X52Y86         FDRE                                         r  Teller_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  Teller_reg[5]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429    14.733    Teller_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.578ns (34.626%)  route 2.979ns (65.374%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          0.968     9.780    Teller
    SLICE_X52Y86         FDRE                                         r  Teller_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  Teller_reg[6]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429    14.733    Teller_reg[6]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.578ns (34.626%)  route 2.979ns (65.374%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          0.968     9.780    Teller
    SLICE_X52Y86         FDRE                                         r  Teller_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.922    Clk100MHz_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  Teller_reg[7]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429    14.733    Teller_reg[7]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.578ns (35.811%)  route 2.828ns (64.189%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          0.817     9.629    Teller
    SLICE_X52Y87         FDRE                                         r  Teller_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.923    Clk100MHz_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  Teller_reg[10]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429    14.734    Teller_reg[10]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.578ns (35.811%)  route 2.828ns (64.189%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.223    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  Teller_reg[0]/Q
                         net (fo=4, routed)           1.266     6.945    Teller_reg[0]
    SLICE_X49Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  Teller[0]_i_80/O
                         net (fo=1, routed)           0.000     7.069    Teller[0]_i_80_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  Teller_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.601    Teller_reg[0]_i_53_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  Teller_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.715    Teller_reg[0]_i_30_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  Teller_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.829    Teller_reg[0]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 f  Teller_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.745     8.688    Teller_reg[0]_i_4_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.812 r  Teller[0]_i_1/O
                         net (fo=32, routed)          0.817     9.629    Teller
    SLICE_X52Y87         FDRE                                         r  Teller_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.923    Clk100MHz_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  Teller_reg[11]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429    14.734    Teller_reg[11]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Teller_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    Clk100MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  Teller_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Teller_reg[26]/Q
                         net (fo=5, routed)           0.134     1.757    Teller_reg[26]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  Teller_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    Teller_reg[24]_i_1_n_5
    SLICE_X52Y91         FDRE                                         r  Teller_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    Clk100MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  Teller_reg[26]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    Teller_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Teller_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    Clk100MHz_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  Teller_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Teller_reg[18]/Q
                         net (fo=6, routed)           0.134     1.756    Teller_reg[18]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.867 r  Teller_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    Teller_reg[16]_i_1_n_5
    SLICE_X52Y89         FDRE                                         r  Teller_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    Clk100MHz_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  Teller_reg[18]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105     1.586    Teller_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Teller_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    Clk100MHz_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Teller_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Teller_reg[22]/Q
                         net (fo=6, routed)           0.146     1.769    Teller_reg[22]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  Teller_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    Teller_reg[20]_i_1_n_5
    SLICE_X52Y90         FDRE                                         r  Teller_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    Clk100MHz_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Teller_reg[22]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     1.587    Teller_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Teller_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    Clk100MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  Teller_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Teller_reg[26]/Q
                         net (fo=5, routed)           0.134     1.757    Teller_reg[26]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.901 r  Teller_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    Teller_reg[24]_i_1_n_4
    SLICE_X52Y91         FDRE                                         r  Teller_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    Clk100MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  Teller_reg[27]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    Teller_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Teller_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    Clk100MHz_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  Teller_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Teller_reg[18]/Q
                         net (fo=6, routed)           0.134     1.756    Teller_reg[18]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.900 r  Teller_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    Teller_reg[16]_i_1_n_4
    SLICE_X52Y89         FDRE                                         r  Teller_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    Clk100MHz_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  Teller_reg[19]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105     1.586    Teller_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Teller_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.167%)  route 0.146ns (33.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    Clk100MHz_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Teller_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Teller_reg[22]/Q
                         net (fo=6, routed)           0.146     1.769    Teller_reg[22]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.913 r  Teller_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    Teller_reg[20]_i_1_n_4
    SLICE_X52Y90         FDRE                                         r  Teller_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    Clk100MHz_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  Teller_reg[23]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     1.587    Teller_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.479    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  Teller_reg[0]/Q
                         net (fo=4, routed)           0.185     1.805    Teller_reg[0]
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  Teller[0]_i_6/O
                         net (fo=1, routed)           0.000     1.850    Teller[0]_i_6_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  Teller_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.920    Teller_reg[0]_i_2_n_7
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.994    Clk100MHz_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Teller_reg[0]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.105     1.584    Teller_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Teller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    Clk100MHz_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  Teller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Teller_reg[9]/Q
                         net (fo=7, routed)           0.192     1.813    Teller_reg[9]
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.923 r  Teller_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.923    Teller_reg[8]_i_1_n_6
    SLICE_X52Y87         FDRE                                         r  Teller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    Clk100MHz_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  Teller_reg[9]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.105     1.585    Teller_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Teller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.479    Clk100MHz_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  Teller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Teller_reg[5]/Q
                         net (fo=6, routed)           0.192     1.812    Teller_reg[5]
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.922 r  Teller_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    Teller_reg[4]_i_1_n_6
    SLICE_X52Y86         FDRE                                         r  Teller_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.994    Clk100MHz_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  Teller_reg[5]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.105     1.584    Teller_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Teller_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teller_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    Clk100MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  Teller_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Teller_reg[25]/Q
                         net (fo=5, routed)           0.192     1.815    Teller_reg[25]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.925 r  Teller_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    Teller_reg[24]_i_1_n_6
    SLICE_X52Y91         FDRE                                         r  Teller_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    Clk100MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  Teller_reg[25]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    Teller_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91    Clk20HZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y87    Teller_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y87    Teller_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y88    Teller_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y88    Teller_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y88    Teller_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y88    Teller_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y89    Teller_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y89    Teller_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    Clk20HZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    Clk20HZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    Clk20HZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    Clk20HZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y87    Teller_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y88    Teller_reg[13]/C



