{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "5285@license.lme.usp.br " "Can't contact license server \"5285@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1730991168463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730991168521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730991168522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 11:52:38 2024 " "Processing started: Thu Nov  7 11:52:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730991168522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991168522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Reg -c DE10_LITE_Reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Reg -c DE10_LITE_Reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991168523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730991169803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730991169803 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" Reg.vhd(10) " "VHDL syntax error at Reg.vhd(10) near text \":\";  expecting \";\", or \")\"" {  } { { "../src/Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/Reg.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991179223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/documents/grad/exp8/de10_lite_reg/src/reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/gabriel/documents/grad/exp8/de10_lite_reg/src/reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991179244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/documents/grad/exp8/de10_lite_reg/src/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel/documents/grad/exp8/de10_lite_reg/src/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-dff_module " "Found design unit 1: d_ff-dff_module" {  } { { "../src/d_ff.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/d_ff.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991179273 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "../src/d_ff.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/d_ff.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991179273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991179273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/documents/grad/exp8/de10_lite_reg/src/de10_lite_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel/documents/grad/exp8/de10_lite_reg/src/de10_lite_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_Reg-interface " "Found design unit 1: DE10_LITE_Reg-interface" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991179276 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Reg " "Found entity 1: DE10_LITE_Reg" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991179276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991179276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730991179679 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 11:52:59 2024 " "Processing ended: Thu Nov  7 11:52:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730991179679 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730991179679 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730991179679 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991179679 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991182935 ""}
