Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: LCD_DEM_0_255.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_DEM_0_255.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_DEM_0_255"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : LCD_DEM_0_255
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/CHIA_10ENA.vhd" in Library work.
Entity <chia_10ena> compiled.
Entity <chia_10ena> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/DEM_8BIT.vhd" in Library work.
Architecture behavioral of Entity dem_8bit is up to date.
Compiling vhdl file "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/HEXTOBCD_8BIT.vhd" in Library work.
Architecture behavioral of Entity hextobcd_8bit is up to date.
Compiling vhdl file "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/LCD_GAN_DULIEU_HENTHI.vhd" in Library work.
Architecture behavioral of Entity lcd_gan_dulieu_hienthi_3so is up to date.
Compiling vhdl file "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/LCD_KHOITAO_HIENTHI.vhd" in Library work.
Architecture behavioral of Entity lcd_khoitao_hienthi is up to date.
Compiling vhdl file "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/LCD_DEM_0_255.vhd" in Library work.
Architecture behavioral of Entity lcd_dem_0_255 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD_DEM_0_255> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_8BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <HEXTOBCD_8BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_GAN_DULIEU_HIENTHI_3SO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_KHOITAO_HIENTHI> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD_DEM_0_255> in library <work> (Architecture <behavioral>).
Entity <LCD_DEM_0_255> analyzed. Unit <LCD_DEM_0_255> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.

Analyzing Entity <DEM_8BIT> in library <work> (Architecture <Behavioral>).
Entity <DEM_8BIT> analyzed. Unit <DEM_8BIT> generated.

Analyzing Entity <HEXTOBCD_8BIT> in library <work> (Architecture <Behavioral>).
Entity <HEXTOBCD_8BIT> analyzed. Unit <HEXTOBCD_8BIT> generated.

Analyzing Entity <LCD_GAN_DULIEU_HIENTHI_3SO> in library <work> (Architecture <Behavioral>).
Entity <LCD_GAN_DULIEU_HIENTHI_3SO> analyzed. Unit <LCD_GAN_DULIEU_HIENTHI_3SO> generated.

Analyzing Entity <LCD_KHOITAO_HIENTHI> in library <work> (Architecture <Behavioral>).
Entity <LCD_KHOITAO_HIENTHI> analyzed. Unit <LCD_KHOITAO_HIENTHI> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/CHIA_10ENA.vhd".
    Found 19-bit adder for signal <D100HZ_NEXT$addsub0000> created at line 54.
    Found 19-bit register for signal <D100HZ_REG>.
    Found 23-bit adder for signal <D10HZ_NEXT$addsub0000> created at line 62.
    Found 23-bit register for signal <D10HZ_REG>.
    Found 26-bit adder for signal <D1HZ_NEXT$addsub0000> created at line 68.
    Found 26-bit register for signal <D1HZ_REG>.
    Found 16-bit adder for signal <D1KHZ_NEXT$addsub0000> created at line 52.
    Found 16-bit register for signal <D1KHZ_REG>.
    Found 3-bit adder for signal <D1MHZ_NEXT$addsub0000> created at line 50.
    Found 3-bit register for signal <D1MHZ_REG>.
    Found 22-bit adder for signal <D20HZ_NEXT$addsub0000> created at line 60.
    Found 22-bit register for signal <D20HZ_REG>.
    Found 21-bit adder for signal <D25HZ_NEXT$addsub0000> created at line 58.
    Found 21-bit register for signal <D25HZ_REG>.
    Found 25-bit adder for signal <D2HZ_NEXT$addsub0000> created at line 66.
    Found 25-bit register for signal <D2HZ_REG>.
    Found 20-bit adder for signal <D50HZ_NEXT$addsub0000> created at line 56.
    Found 20-bit register for signal <D50HZ_REG>.
    Found 24-bit adder for signal <D5HZ_NEXT$addsub0000> created at line 64.
    Found 24-bit register for signal <D5HZ_REG>.
    Summary:
	inferred 199 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <DEM_8BIT>.
    Related source file is "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/DEM_8BIT.vhd".
    Found 8-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
Unit <DEM_8BIT> synthesized.


Synthesizing Unit <HEXTOBCD_8BIT>.
    Related source file is "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/HEXTOBCD_8BIT.vhd".
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0000> created at line 26.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0001> created at line 26.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0002> created at line 26.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0003> created at line 26.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0004> created at line 26.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0000> created at line 27.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0001> created at line 27.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0002> created at line 27.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0003> created at line 27.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0004> created at line 27.
    Found 4-bit comparator greatequal for signal <BCD_HEX_15$cmp_ge0000> created at line 30.
    Found 4-bit comparator greatequal for signal <BCD_HEX_15$cmp_ge0001> created at line 30.
    Found 4-bit adder for signal <BCD_HEX_15_12$add0000> created at line 31.
    Found 4-bit adder for signal <BCD_HEX_15_12$add0001> created at line 31.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <HEXTOBCD_8BIT> synthesized.


Synthesizing Unit <LCD_GAN_DULIEU_HIENTHI_3SO>.
    Related source file is "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/LCD_GAN_DULIEU_HENTHI.vhd".
Unit <LCD_GAN_DULIEU_HIENTHI_3SO> synthesized.


Synthesizing Unit <LCD_KHOITAO_HIENTHI>.
    Related source file is "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/LCD_KHOITAO_HIENTHI.vhd".
    Found finite state machine <FSM_0> for signal <LCD_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | LCD_CK                    (falling_edge)       |
    | Reset              | LCD_RST                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | lcd_init                                       |
    | Power Up State     | lcd_init                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6x8-bit ROM for signal <LCD_DB$mux0000> created at line 70.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 8-bit register for signal <LCD_DB>.
    Found 8-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 91.
    Found 8-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 112.
    Found 4-bit register for signal <PTR>.
    Found 4-bit adder for signal <PTR$share0000> created at line 60.
    Found 20-bit register for signal <SLX>.
    Found 20-bit adder for signal <SLX$share0000> created at line 60.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <LCD_KHOITAO_HIENTHI> synthesized.


Synthesizing Unit <LCD_DEM_0_255>.
    Related source file is "E:/DTTT/TT_VHDL/BAI_602_LCD_DEM_0_255/LCD_DEM_0_255.vhd".
Unit <LCD_DEM_0_255> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 6x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 19
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 2
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 8
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 2
 16-bit register                                       : 1
 19-bit register                                       : 1
 20-bit register                                       : 2
 21-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 7
 4-bit comparator greatequal                           : 7
# Multiplexers                                         : 2
 8-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LCD_KHOITAO_HIENTHI/LCD_STATE/FSM> on signal <LCD_STATE[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 lcd_init    | 000
 lcd_addr_l1 | 001
 lcd_data_l1 | 011
 lcd_addr_l2 | 010
 lcd_data_l2 | 110
 lcd_stop    | 111
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 6x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 10
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 4-bit adder                                           : 8
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 7
 4-bit comparator greatequal                           : 7
# Multiplexers                                         : 2
 8-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LCD_DEM_0_255> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <HEXTOBCD_8BIT> ...

Optimizing unit <LCD_KHOITAO_HIENTHI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_DEM_0_255, actual ratio is 3.
FlipFlop DEM_0_255/Q_REG_3 has been replicated 1 time(s)
FlipFlop DEM_0_255/Q_REG_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_DEM_0_255.ngr
Top Level Output File Name         : LCD_DEM_0_255
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 398
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 49
#      LUT2                        : 32
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 23
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 123
#      LUT4_D                      : 12
#      LUT4_L                      : 23
#      MUXCY                       : 49
#      MUXF5                       : 16
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 71
#      FDC_1                       : 27
#      FDCE                        : 10
#      FDE_1                       : 10
#      FDR_1                       : 23
#      FDS_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      144  out of   4656     3%  
 Number of Slice Flip Flops:             71  out of   9312     0%  
 Number of 4 input LUTs:                278  out of   9312     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    158     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 71    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST(RST1_INV_0:O)                  | NONE(DEM_0_255/Q_REG_0)| 37    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.339ns (Maximum Frequency: 107.077MHz)
   Minimum input arrival time before clock: 4.998ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 9.339ns (frequency: 107.077MHz)
  Total number of paths / destination ports: 7164 / 105
-------------------------------------------------------------------------
Delay:               9.339ns (Levels of Logic = 8)
  Source:            DEM_0_255/Q_REG_5 (FF)
  Destination:       LCD_KHOITAO_HIENTHI/LCD_DB_1 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: DEM_0_255/Q_REG_5 to LCD_KHOITAO_HIENTHI/LCD_DB_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   1.074  DEM_0_255/Q_REG_5 (DEM_0_255/Q_REG_5)
     LUT3:I0->O            5   0.612   0.538  HEXTOBCD/BCD_HEX_13_mux000121 (HEXTOBCD/N111)
     MUXF5:S->O            1   0.641   0.000  HEXTOBCD/BCD_HEX_10_mux0002_f5 (HEXTOBCD/BCD_HEX_10_mux0002_f5)
     MUXF6:I1->O           9   0.451   0.697  HEXTOBCD/BCD_HEX_10_mux0002_f6 (HEXTOBCD/Madd_BCD_HEX_11_8_add0003_lut<3>)
     MUXF5:S->O            7   0.641   0.605  HEXTOBCD/BCD_HEX_11_mux0003 (HEXTOBCD/Madd_BCD_HEX_15_12_add0001_cy<0>)
     LUT4:I3->O            1   0.612   0.387  LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>103 (LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>103)
     LUT4:I2->O            1   0.612   0.360  LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>212 (LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>212)
     LUT4_L:I3->LO         1   0.612   0.103  LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>389_SW0 (N64)
     LUT4:I3->O            1   0.612   0.000  LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>412 (LCD_KHOITAO_HIENTHI/LCD_DB_mux0001<6>)
     FDE_1:D                   0.268          LCD_KHOITAO_HIENTHI/LCD_DB_1
    ----------------------------------------
    Total                      9.339ns (5.575ns logic, 3.764ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.998ns (Levels of Logic = 4)
  Source:            SW0 (PAD)
  Destination:       DEM_0_255/Q_REG_0 (FF)
  Destination Clock: CKHT falling

  Data Path: SW0 to DEM_0_255/Q_REG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.360  SW0_IBUF (SW0_IBUF)
     LUT4:I3->O            1   0.612   0.360  DEM_0_255/Q_REG_and000050_SW0 (N116)
     LUT4_L:I3->LO         1   0.612   0.103  DEM_0_255/Q_REG_and000050 (DEM_0_255/Q_REG_and000050)
     LUT4:I3->O           10   0.612   0.750  DEM_0_255/Q_REG_and000064 (DEM_0_255/Q_REG_and0000)
     FDCE:CE                   0.483          DEM_0_255/Q_REG_0
    ----------------------------------------
    Total                      4.998ns (3.425ns logic, 1.573ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            LCD_KHOITAO_HIENTHI/LCD_E (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      CKHT falling

  Data Path: LCD_KHOITAO_HIENTHI/LCD_E to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.514   0.451  LCD_KHOITAO_HIENTHI/LCD_E (LCD_KHOITAO_HIENTHI/LCD_E)
     OBUF:I->O                 3.169          LCD_E_OBUF (LCD_E)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.15 secs
 
--> 

Total memory usage is 263196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

