
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19420 
WARNING: [Synth 8-6901] identifier 'R' is used before its declaration [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 965.551 ; gain = 241.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter INSTRUCTION_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MemoryPart' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/MemoryPart.v:23]
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter INSTRUCTION_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ProgramMemory' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.runs/synth_1/.Xil/Vivado-14780-个人电脑/realtime/ProgramMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ProgramMemory' (1#1) [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.runs/synth_1/.Xil/Vivado-14780-个人电脑/realtime/ProgramMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemoryPart' (2#1) [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/MemoryPart.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'IR' does not match port width (11) of module 'MemoryPart' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:248]
INFO: [Synth 8-6157] synthesizing module 'CalPart' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/RF.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (3#1) [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CalPart' (5#1) [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (6#1) [D:/CPu/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:23]
TclStackFree: incorrect freePtr. Call out of sequence?
