Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bde9acea3ea249d7811fedd9f4093033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testebench_blink_pwm_behav xil_defaultlib.testebench_blink_pwm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.blinking_led_pwm
Compiling module xil_defaultlib.testebench_blink_pwm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testebench_blink_pwm_behav
