(S (NP (NP (DT An) (ADJP (JJ algebraic) (NN integer) (PRN (-LRB- -LRB-) (NNP AI) (-RRB- -RRB-)) (VBN based)) (JJ time-multiplexed) (JJ row-parallel) (NN architecture)) (CC and) (NP (CD two) (JJ final-reconstruction) (NN step) (PRN (-LRB- -LRB-) (NNP FRS) (-RRB- -RRB-)) (NN algorithms))) (VP (VBP are) (VP (VBN proposed) (PP (IN for) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (JJ bivariate) (JJ AI-encoded) (JJ 2-D) (JJ discrete) (NN cosine) (NN transform) (PRN (-LRB- -LRB-) (NP (NNP DCT)) (-RRB- -RRB-)))))))) (. .))
(S (PP (IN As) (NP (DT a) (NN result))) (, ,) (NP (NP (DT the) (JJ user-selectable) (NN accuracy)) (PP (IN for) (NP (NP (DT each)) (PP (IN of) (NP (NP (DT the) (NNS coefficients)) (PP (IN in) (NP (DT the) (NNP FRS)))))))) (VP (VBZ facilitates) (S (NP (NP (DT each)) (PP (IN of) (NP (DT the) (CD 64) (NNS coefficients)))) (VP (TO to) (VP (VB have) (S (NP (PRP$ its) (NN precision)) (VP (VBN set) (ADVP (RB independently) (PP (IN of) (NP (NNS others)))))) (, ,) (S (VP (VBG avoiding) (NP (NP (DT the) (NN leakage)) (PP (IN of) (NP (NN quantization) (NN noise))) (PP (IN between) (NP (NNS channels))) (SBAR (IN as) (S (VP (VBZ is) (NP (NP (DT the) (NN case)) (PP (IN for) (NP (VBN published) (NNP DCT) (NNS designs)))))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NNP FRS)) (VP (VBZ uses) (NP (NP (CD two) (NNS approaches)) (VP (VBN based) (PP (IN on) (NP (NP (PRN (-LRB- -LRB-) (NN i) (-RRB- -RRB-)) (NP (VBD optimized) (JJ Dempster-Macleod) (NNS multipliers))) (CC and) (NP (PRN (-LRB- -LRB-) (NN ii) (-RRB- -RRB-)) (NP (NN expansion) (NN factor) (NN scaling)))))))) (. .))
(S (NP (DT This) (NN architecture)) (VP (VBZ enables) (NP (NP (JJ low-noise) (JJ high-dynamic) (NN range) (NNS applications)) (PP (IN in) (NP (NP (JJ digital) (NN video) (NN processing)) (SBAR (WHNP (WDT that)) (S (VP (VBZ requires) (NP (NP (JJ full) (NN control)) (PP (IN of) (NP (NP (DT the) (JJ finite-precision) (NN computation)) (PP (IN of) (NP (DT the) (JJ 2-D) (NNP DCT))))))))))))) (. .))
(S (NP (DT The) (NX (VBN proposed) (NX (NNS architectures))) (CC and) (NX (NNP FRS) (NNS techniques))) (VP (VBP are) (VP (ADVP (RB experimentally)) (VBN verified) (CC and) (VBN validated) (S (VP (VBG using) (NP (NP (NN hardware) (NNS implementations)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (VP (ADVP (RB physically)) (VBN realized) (CC and) (VBN verified) (PP (IN on) (NP (NNP FPGA) (NN chip)))))))))))) (. .))
(S (NP (NP (NNP Six) (NNS designs)) (, ,) (PP (IN for) (NP (JJ 4-) (CC and) (JJ 8-bit) (NN input) (NN word) (VBZ sizes))) (, ,) (VP (VBG using) (NP (DT the) (CD two) (VBD proposed) (NNP FRS) (NNS schemes))) (, ,)) (VP (VBP have) (VP (VBN been) (VP (VP (VBN designed)) (, ,) (VP (VBN simulated)) (, ,) (VP (ADVP (RB physically)) (VBN implemented)) (CC and) (VP (VBN measured))))) (. .))
(S (NP (DT All) (NNS implementations)) (VP (VBP are) (ADJP (JJ functional)) (PP (IN on) (NP (DT a) (JJ Xilinx) (NNP Virtex-6) (NNP XC6VLX240T) (NNP FPGA) (NN device)))) (. .))
