{
  "design": {
    "design_info": {
      "boundary_crc": "0xB785EA15F9F57E53",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../zt.gen/sources_1/bd/bd",
      "name": "bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "PS": {
        "processing_system7_0": "",
        "proc_sys_reset_0": ""
      },
      "DMA": {
        "axi_dma_0": "",
        "smartconnect_0": ""
      },
      "lf_sampler_axi_maste_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "fb_left_0": {
        "direction": "I"
      },
      "fb_middle_0": {
        "direction": "I"
      },
      "fb_right_0": {
        "direction": "I"
      }
    },
    "components": {
      "PS": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "S_AXI_HP0_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "peripheral_aresetn_0": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK0_0": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "bd_processing_system7_0_0",
            "xci_path": "ip\\bd_processing_system7_0_0\\bd_processing_system7_0_0.xci",
            "inst_hier_path": "PS/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_proc_sys_reset_0_0",
            "xci_path": "ip\\bd_proc_sys_reset_0_0\\bd_proc_sys_reset_0_0.xci",
            "inst_hier_path": "PS/proc_sys_reset_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "processing_system7_0/DDR",
              "DDR"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "processing_system7_0/FIXED_IO",
              "FIXED_IO"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "processing_system7_0/S_AXI_HP0",
              "S_AXI_HP0_0"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn_0"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0_0",
              "proc_sys_reset_0/slowest_sync_clk",
              "processing_system7_0/S_AXI_HP0_ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "proc_sys_reset_0/ext_reset_in"
            ]
          }
        }
      },
      "DMA": {
        "interface_ports": {
          "M00_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_S2MM_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aclk_0": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "bd_axi_dma_0_0",
            "xci_path": "ip\\bd_axi_dma_0_0\\bd_axi_dma_0_0.xci",
            "inst_hier_path": "DMA/axi_dma_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "8"
              }
            },
            "interface_ports": {
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_smartconnect_0_0",
            "xci_path": "ip\\bd_smartconnect_0_0\\bd_smartconnect_0_0.xci",
            "inst_hier_path": "DMA/smartconnect_0",
            "parameters": {
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "8"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/M00_AXI",
              "M00_AXI_0"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "axi_dma_0/S_AXIS_S2MM",
              "S_AXIS_S2MM_0"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "smartconnect_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "axi_resetn_0_1": {
            "ports": [
              "axi_resetn_0",
              "axi_dma_0/axi_resetn",
              "smartconnect_0/aresetn"
            ]
          },
          "s_axi_lite_aclk_0_1": {
            "ports": [
              "s_axi_lite_aclk_0",
              "axi_dma_0/s_axi_lite_aclk",
              "smartconnect_0/aclk",
              "axi_dma_0/m_axi_s2mm_aclk"
            ]
          }
        }
      },
      "lf_sampler_axi_maste_0": {
        "vlnv": "xilinx.com:module_ref:lf_sampler_axi_master_control:1.0",
        "xci_name": "bd_lf_sampler_axi_maste_0_0",
        "xci_path": "ip\\bd_lf_sampler_axi_maste_0_0\\bd_lf_sampler_axi_maste_0_0.xci",
        "inst_hier_path": "lf_sampler_axi_maste_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lf_sampler_axi_master_control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "Axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "Axi_TDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "Axi_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "Axi_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "Axi_TREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "Axi_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "Axi",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n_s": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "fb_right": {
            "direction": "I"
          },
          "fb_middle": {
            "direction": "I"
          },
          "fb_left": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "DMA_M00_AXI_0": {
        "interface_ports": [
          "DMA/M00_AXI_0",
          "PS/S_AXI_HP0_0"
        ]
      },
      "PS_DDR": {
        "interface_ports": [
          "DDR",
          "PS/DDR"
        ]
      },
      "PS_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS/FIXED_IO"
        ]
      },
      "lf_sampler_axi_maste_0_Axi": {
        "interface_ports": [
          "lf_sampler_axi_maste_0/Axi",
          "DMA/S_AXIS_S2MM_0"
        ]
      }
    },
    "nets": {
      "PS_FCLK_CLK0_0": {
        "ports": [
          "PS/FCLK_CLK0_0",
          "DMA/s_axi_lite_aclk_0",
          "lf_sampler_axi_maste_0/Axi_ACLK"
        ]
      },
      "PS_peripheral_aresetn_0": {
        "ports": [
          "PS/peripheral_aresetn_0",
          "DMA/axi_resetn_0",
          "lf_sampler_axi_maste_0/reset_n_s"
        ]
      },
      "fb_left_0_1": {
        "ports": [
          "fb_left_0",
          "lf_sampler_axi_maste_0/fb_left"
        ]
      },
      "fb_middle_0_1": {
        "ports": [
          "fb_middle_0",
          "lf_sampler_axi_maste_0/fb_middle"
        ]
      },
      "fb_right_0_1": {
        "ports": [
          "fb_right_0",
          "lf_sampler_axi_maste_0/fb_right"
        ]
      }
    },
    "addressing": {
      "/DMA/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/PS/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}