$date
	Mon Oct  6 16:31:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdder_tb $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & ccout $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
z!
$end
#20
1"
1%
#40
1"
1$
0%
#60
0"
1&
1%
#80
1"
0&
1#
0$
0%
#100
0"
1&
1%
#120
0"
1$
0%
#140
1"
1%
#160
