# SIX NOT gates
.pins
14
.circuitry
not a
not b
not c
not d
not e
not f
.links
a:1 self:1
a:2 self:2
b:1 self:3
b:2 self:4
c:1 self:5
c:2 self:6
null self:7 # vss
d:1 self:9
d:2 self:8
e:1 self:11
e:2 self:10
f:1 self:13
f:2 self:12
null self:14 # vdd
