#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 17:55:43 2020
# Process ID: 18552
# Current directory: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25012 C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.xpr
# Log file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/vivado.log
# Journal file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 846.375 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_1
Adding component instance block -- xilinx.com:user:in_potentio:1.0 - in_potentio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M_1
Successfully read diagram <design_1> from BD file <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.699 ; gain = 0.000
create_peripheral xilinx.com user out_SSD 1.0 -dir C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:out_SSD:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:out_SSD:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:out_SSD:1.0]
set_property  ip_repo_paths  {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo/out_SSD_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::edit_ip_in_project -upgrade true -name edit_out_SSD_v1_0 -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/fpell/documents/udes/s4/projet/mini_cruze_control/zyboz7/main_zyboz7/s4e-app6-vivado_2019/ip_repo'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1768.242 ; gain = 0.281
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.242 ; gain = 1.285
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [Ip 78-125] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.

update_compile_order -fileset sources_1
current_project APP6
current_project edit_out_SSD_v1_0
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:out_SSD:1.0 out_SSD_0
endgroup
set_property location {6 2020 589} [get_bd_cells out_SSD_0]
startgroup
make_bd_pins_external  [get_bd_pins out_SSD_0/out_SSD]
endgroup
set_property name out_SSD [get_bd_ports out_SSD_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/out_SSD_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins out_SSD_0/S00_AXI]
Slave segment </out_SSD_0/S00_AXI/S00_AXI_reg> is being mapped into address space </microblaze_0/Data> at <0x44A2_0000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins axi_intc_1/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
save_bd_design
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_quad_spi_0_1_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_1: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/out_SSD_0/in_droite
/out_SSD_0/in_gauche

Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_potentio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_SSD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 16.623 MB.
[Tue Apr 14 19:12:13 2020] Launched design_1_axi_quad_spi_0_1_synth_1, design_1_xbar_0_synth_1, design_1_axi_intc_1_0_synth_1, design_1_in_potentio_0_0_synth_1, design_1_rst_clk_wiz_1_100M_1_0_synth_1, design_1_out_SSD_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_quad_spi_0_1_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_axi_quad_spi_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_intc_1_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_axi_intc_1_0_synth_1/runme.log
design_1_in_potentio_0_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_in_potentio_0_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_1_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_rst_clk_wiz_1_100M_1_0_synth_1/runme.log
design_1_out_SSD_0_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_out_SSD_0_0_synth_1/runme.log
synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/synth_1/runme.log
[Tue Apr 14 19:12:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.551 ; gain = 187.461
reset_run synth_1
reset_run design_1_axi_intc_1_0_synth_1
reset_run design_1_in_potentio_0_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_1_0_synth_1
reset_run design_1_out_SSD_0_0_synth_1
reset_run design_1_axi_quad_spi_0_1_synth_1
reset_run design_1_xbar_0_synth_1
ipx::edit_ip_in_project -upgrade true -name in_potentio_v1_0_project -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.tmp/in_potentio_v1_0_project c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/fpell/documents/udes/s4/projet/mini_cruze_control/zyboz7/main_zyboz7/s4e-app6-vivado_2019/app6/app6.tmp/in_potentio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2165.773 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.773 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:in_potentio:1.0 [get_ips  design_1_in_potentio_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_in_potentio_0_0 (in_potentio_v1.0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'buff_pot'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_in_potentio_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_in_potentio_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_in_potentio_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name out_SSD_v1_0_project -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.tmp/out_SSD_v1_0_project c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/fpell/documents/udes/s4/projet/mini_cruze_control/zyboz7/main_zyboz7/s4e-app6-vivado_2019/app6/app6.tmp/out_ssd_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2165.773 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.773 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:out_SSD:1.0 [get_ips  design_1_out_SSD_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_out_SSD_0_0 (out_SSD_v1.0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'in_droite'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'in_gauche'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_out_SSD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_out_SSD_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_out_SSD_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_1: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_potentio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_SSD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 16.623 MB.
[Wed Apr 15 11:32:02 2020] Launched design_1_axi_quad_spi_0_1_synth_1, design_1_xbar_0_synth_1, design_1_axi_intc_1_0_synth_1, design_1_rst_clk_wiz_1_100M_1_0_synth_1, design_1_in_potentio_0_0_synth_1, design_1_out_SSD_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_quad_spi_0_1_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_axi_quad_spi_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_intc_1_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_axi_intc_1_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_1_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_rst_clk_wiz_1_100M_1_0_synth_1/runme.log
design_1_in_potentio_0_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_in_potentio_0_0_synth_1/runme.log
design_1_out_SSD_0_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_out_SSD_0_0_synth_1/runme.log
synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/synth_1/runme.log
[Wed Apr 15 11:32:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2165.773 ; gain = 0.000
report_ip_status -name ip_status 
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name in_potentio_v1_0_project -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.tmp/in_potentio_v1_0_project c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/fpell/documents/udes/s4/projet/mini_cruze_control/zyboz7/main_zyboz7/s4e-app6-vivado_2019/app6/app6.tmp/in_potentio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2165.773 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:in_potentio:1.0 [get_ips  design_1_in_potentio_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_in_potentio_0_0 (in_potentio_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_in_potentio_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_1: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_potentio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_SSD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_lmb_bram_0, cache-ID = 35a726cbc2d7a78d; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_0_0, cache-ID = ac36ff8162abf930; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mdm_1_0, cache-ID = 56cb8874eaefccec; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_intc_1_0, cache-ID = 1e3bca2f198529a2; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = 05875109475914a2; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_quad_spi_0_1, cache-ID = 2a0b2f6a3072cdbf; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = 1f1fbbcf8f5df3aa; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_uartlite_0_0, cache-ID = 5fc0ffb1d77dccf8; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_1_0, cache-ID = 11f579bc11e9f259; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_1_0, cache-ID = f10e9dc82d8900ad; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_bram_if_cntlr_0, cache-ID = ae9a39cdc3642fa8; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = e7d5b1b220bc121e; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = 3b0400bb99b1aad1; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_bram_if_cntlr_0, cache-ID = 74f6e42fbcbd33d4; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_out_SSD_0_0, cache-ID = 89d92573e5934301; cache size = 18.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = 3b0400bb99b1aad1; cache size = 18.810 MB.
[Wed Apr 15 11:41:11 2020] Launched design_1_in_potentio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_in_potentio_0_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_in_potentio_0_0_synth_1/runme.log
synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/synth_1/runme.log
[Wed Apr 15 11:41:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2165.773 ; gain = 0.000
open_bd_design {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports GPIO_0]
delete_bd_objs [get_bd_ports LEDS]
save_bd_design
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_1: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_potentio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_SSD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 18.944 MB.
[Wed Apr 15 11:45:42 2020] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/synth_1/runme.log
[Wed Apr 15 11:45:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2165.773 ; gain = 0.000
set_property name o_SSD [get_bd_ports out_SSD]
save_bd_design
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_1: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_potentio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_SSD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 19.736 MB.
[Wed Apr 15 11:51:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/synth_1/runme.log
[Wed Apr 15 11:51:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.629 ; gain = 0.000
file copy -force C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml. It will be created.
