#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 15 12:09:46 2021
# Process ID: 11524
# Current directory: D:/Projects/fast_inverse_square_root/fast_inverse_square_root.runs/mb_fisr_fixed_fisr_rtl_0_0_synth_1
# Command line: vivado.exe -log mb_fisr_fixed_fisr_rtl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_fisr_fixed_fisr_rtl_0_0.tcl
# Log file: D:/Projects/fast_inverse_square_root/fast_inverse_square_root.runs/mb_fisr_fixed_fisr_rtl_0_0_synth_1/mb_fisr_fixed_fisr_rtl_0_0.vds
# Journal file: D:/Projects/fast_inverse_square_root/fast_inverse_square_root.runs/mb_fisr_fixed_fisr_rtl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_fisr_fixed_fisr_rtl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2018.3/data/ip'.
Command: synth_design -top mb_fisr_fixed_fisr_rtl_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.277 ; gain = 102.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_fisr_fixed_fisr_rtl_0_0' [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ip/mb_fisr_fixed_fisr_rtl_0_0/synth/mb_fisr_fixed_fisr_rtl_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fixed_fisr_rtl_v1_0' [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_fisr_rtl_v1_0_S00_AXI' [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'fisr_rtl' [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:23]
	Parameter S1 bound to: 5'b00000 
	Parameter S2 bound to: 5'b00001 
	Parameter S3 bound to: 5'b00010 
	Parameter S4 bound to: 5'b00011 
	Parameter S5 bound to: 5'b00100 
	Parameter S6 bound to: 5'b00101 
	Parameter S7 bound to: 5'b00110 
	Parameter S8 bound to: 5'b00111 
	Parameter S9 bound to: 5'b01000 
	Parameter S10 bound to: 5'b01001 
	Parameter S11 bound to: 5'b01010 
	Parameter S12 bound to: 5'b01011 
	Parameter S13 bound to: 5'b01100 
	Parameter S14 bound to: 5'b01101 
	Parameter S15 bound to: 5'b01110 
	Parameter S16 bound to: 5'b01111 
	Parameter S17 bound to: 5'b10000 
	Parameter S18 bound to: 5'b10001 
	Parameter S19 bound to: 5'b10010 
	Parameter S20 bound to: 5'b10011 
	Parameter S21 bound to: 5'b10100 
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed2' [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:181]
	Parameter INIT bound to: 3'b000 
	Parameter SHIFT_CALC bound to: 3'b001 
	Parameter SHIFT_LEFT bound to: 3'b010 
	Parameter SHIFT_RIGHT bound to: 3'b011 
	Parameter DATA_OUTPUT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed2' (1#1) [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:181]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:68]
WARNING: [Synth 8-3848] Net converter_reset in module/entity fisr_rtl does not have driver. [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'fisr_rtl' (2#1) [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:23]
WARNING: [Synth 8-3848] Net slv_reg3 in module/entity fixed_fisr_rtl_v1_0_S00_AXI does not have driver. [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v:110]
INFO: [Synth 8-6155] done synthesizing module 'fixed_fisr_rtl_v1_0_S00_AXI' (3#1) [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fixed_fisr_rtl_v1_0' (4#1) [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_fisr_fixed_fisr_rtl_0_0' (5#1) [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ip/mb_fisr_fixed_fisr_rtl_0_0/synth/mb_fisr_fixed_fisr_rtl_0_0.v:57]
WARNING: [Synth 8-3331] design float_to_fixed2 has unconnected port float_in[31]
WARNING: [Synth 8-3331] design fixed_fisr_rtl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design fixed_fisr_rtl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design fixed_fisr_rtl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design fixed_fisr_rtl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design fixed_fisr_rtl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design fixed_fisr_rtl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 449.742 ; gain = 158.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin converter:reset to constant 0 [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:56]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 449.742 ; gain = 158.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 449.742 ; gain = 158.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 784.957 ; gain = 2.672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 784.957 ; gain = 493.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 784.957 ; gain = 493.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 784.957 ; gain = 493.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'float_to_fixed2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "complete" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:68]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:112]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:122]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Projects/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
              SHIFT_CALC |                              001 |                              001
              SHIFT_LEFT |                              010 |                              010
             SHIFT_RIGHT |                              011 |                              011
             DATA_OUTPUT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'float_to_fixed2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 784.957 ; gain = 493.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               62 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 5     
	               18 Bit    Registers := 4     
	               15 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 2     
	  22 Input     62 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     31 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  22 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
	  22 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module float_to_fixed2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module fisr_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
+---Registers : 
	               62 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 3     
	               18 Bit    Registers := 4     
	               15 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 2     
	  22 Input     62 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 11    
Module fixed_fisr_rtl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: register A is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: Generating DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: register A is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: Generating DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: register A is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: Generating DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: register A is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp10.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20, operation Mode is: (A:0xc00000)*B2.
DSP Report: register B is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20.
DSP Report: Generating DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20, operation Mode is: (PCIN>>17)+(A:0xc00000)*B2.
DSP Report: register B is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20.
DSP Report: operator inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20 is absorbed into DSP inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp20.
WARNING: [Synth 8-3331] design mb_fisr_fixed_fisr_rtl_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mb_fisr_fixed_fisr_rtl_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mb_fisr_fixed_fisr_rtl_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mb_fisr_fixed_fisr_rtl_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mb_fisr_fixed_fisr_rtl_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mb_fisr_fixed_fisr_rtl_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[27]' (FDE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[25]' (FDE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[29]' (FDE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[24]' (FDE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[28]' (FDE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[26]' (FDE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/converter/float_in_copy_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 784.957 ; gain = 493.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+----------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                               | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------------------------+---------------+----------------+
|fisr_rtl                   | mul_reg_temp1                                            | 32x1          | LUT            | 
|mb_fisr_fixed_fisr_rtl_0_0 | inst/fixed_fisr_rtl_v1_0_S00_AXI_inst/fisr/mul_reg_temp1 | 32x1          | LUT            | 
+---------------------------+----------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mb_fisr_fixed_fisr_rtl_0_0 | A2*B2                      | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | (PCIN>>17)+A2*B2           | 15     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | A2*B2                      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | (PCIN>>17)+A2*B2           | 18     | 15     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | A2*B                       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | (PCIN>>17)+A*B2            | 15     | 15     | -      | -      | 28     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | A*B2                       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | (PCIN>>17)+A*B2            | 18     | 15     | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | (A:0xc00000)*B2            | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mb_fisr_fixed_fisr_rtl_0_0 | (PCIN>>17)+(A:0xc00000)*B2 | 25     | 15     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 859.742 ; gain = 568.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 860.832 ; gain = 569.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    39|
|2     |DSP48E1   |     4|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     5|
|5     |LUT1      |    27|
|6     |LUT2      |   126|
|7     |LUT3      |   121|
|8     |LUT4      |   100|
|9     |LUT5      |    91|
|10    |LUT6      |   160|
|11    |FDRE      |   512|
|12    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |  1187|
|2     |  inst                               |fixed_fisr_rtl_v1_0         |  1183|
|3     |    fixed_fisr_rtl_v1_0_S00_AXI_inst |fixed_fisr_rtl_v1_0_S00_AXI |  1183|
|4     |      fisr                           |fisr_rtl                    |   993|
|5     |        converter                    |float_to_fixed2             |   312|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 887.438 ; gain = 260.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 596.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 887.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 887.438 ; gain = 601.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 887.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root.runs/mb_fisr_fixed_fisr_rtl_0_0_synth_1/mb_fisr_fixed_fisr_rtl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_fisr_fixed_fisr_rtl_0_0, cache-ID = 5e42619694ba6f1d
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 887.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root.runs/mb_fisr_fixed_fisr_rtl_0_0_synth_1/mb_fisr_fixed_fisr_rtl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_fisr_fixed_fisr_rtl_0_0_utilization_synth.rpt -pb mb_fisr_fixed_fisr_rtl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 15 12:10:40 2021...
