# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab.srcs/sources_1/imports/niexie/Niexie.v" \
"../../../../lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v" \
"../../../../lab.srcs/sim_1/imports/实验4 数码管控制器设计/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
