{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615308532411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615308532422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 10:48:52 2021 " "Processing started: Tue Mar 09 10:48:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615308532422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308532422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTROLLER -c CONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTROLLER -c CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308532422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615308534101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615308534101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXSERIAL-behavior " "Found design unit 1: RXSERIAL-behavior" {  } { { "RXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/RXSERIAL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564875 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXSERIAL " "Found entity 1: RXSERIAL" {  } { { "RXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/RXSERIAL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXSERIAL-behavior " "Found design unit 1: TXSERIAL-behavior" {  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564883 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXSERIAL " "Found entity 1: TXSERIAL" {  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 3 1 " "Found 3 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-FSM_1P " "Found design unit 1: spi_master-FSM_1P" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564896 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_master-FSM_2P " "Found design unit 2: spi_master-FSM_2P" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564896 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-bhv " "Found design unit 1: clock_div-bhv" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564906 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accel_driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file accel_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_driver-fsm_1p " "Found design unit 1: accel_driver-fsm_1p" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 accel_driver-fsm_2p " "Found design unit 2: accel_driver-fsm_2p" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564918 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_driver " "Found entity 1: accel_driver" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-behavior " "Found design unit 1: CONTROLLER-behavior" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564927 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/promedio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/promedio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROMEDIO-behavior " "Found design unit 1: PROMEDIO-behavior" {  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564937 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROMEDIO " "Found entity 1: PROMEDIO" {  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308564937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308564937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLLER " "Elaborating entity \"CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615308565112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master spi_master:U0 A:fsm_1p " "Elaborating entity \"spi_master\" using architecture \"A:fsm_1p\" for hierarchy \"spi_master:U0\"" {  } { { "CONTROLLER.vhd" "U0" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308565186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div spi_master:U0\|clock_div:U_CLOCK_DIV " "Elaborating entity \"clock_div\" for hierarchy \"spi_master:U0\|clock_div:U_CLOCK_DIV\"" {  } { { "spi_master.vhd" "U_CLOCK_DIV" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308565191 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_div.vhd(40) " "VHDL Process Statement warning at clock_div.vhd(40): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615308565193 "|CONTROLLER|spi_master:U0|clock_div:U_CLOCK_DIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "polarity clock_div.vhd(44) " "VHDL Process Statement warning at clock_div.vhd(44): signal \"polarity\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615308565194 "|CONTROLLER|spi_master:U0|clock_div:U_CLOCK_DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "accel_driver accel_driver:U1 A:fsm_1p " "Elaborating entity \"accel_driver\" using architecture \"A:fsm_1p\" for hierarchy \"accel_driver:U1\"" {  } { { "CONTROLLER.vhd" "U1" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308565198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regTest accel_driver.vhd(46) " "Verilog HDL or VHDL warning at accel_driver.vhd(46): object \"regTest\" assigned a value but never read" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615308565208 "|CONTROLLER|accel_driver:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXSERIAL TXSERIAL:U2 " "Elaborating entity \"TXSERIAL\" for hierarchy \"TXSERIAL:U2\"" {  } { { "CONTROLLER.vhd" "U2" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308565214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROMEDIO PROMEDIO:U3 " "Elaborating entity \"PROMEDIO\" for hierarchy \"PROMEDIO:U3\"" {  } { { "CONTROLLER.vhd" "U3" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308565226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXSERIAL PROMEDIO:U3\|RXSERIAL:U0 " "Elaborating entity \"RXSERIAL\" for hierarchy \"PROMEDIO:U3\|RXSERIAL:U0\"" {  } { { "output_files/PROMEDIO.vhd" "U0" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308565235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PROMEDIO:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PROMEDIO:U3\|Div0\"" {  } { { "output_files/PROMEDIO.vhd" "Div0" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615308567036 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615308567036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROMEDIO:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PROMEDIO:U3\|lpm_divide:Div0\"" {  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308567167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROMEDIO:U3\|lpm_divide:Div0 " "Instantiated megafunction \"PROMEDIO:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308567168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308567168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308567168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308567168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308567168 ""}  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615308567168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308567854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308567854 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1615308568565 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615308568565 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 13 -1 0 } } { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 121 -1 0 } } { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 90 -1 0 } } { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 16 -1 0 } } { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 40 -1 0 } } { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1615308568606 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1615308568606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615308570133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615308572668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308572668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1611 " "Implemented 1611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615308573035 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615308573035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1592 " "Implemented 1592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615308573035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615308573035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615308573155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 10:49:33 2021 " "Processing ended: Tue Mar 09 10:49:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615308573155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615308573155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615308573155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308573155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615308575579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615308575590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 10:49:34 2021 " "Processing started: Tue Mar 09 10:49:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615308575590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615308575590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CONTROLLER -c CONTROLLER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CONTROLLER -c CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615308575590 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615308576038 ""}
{ "Info" "0" "" "Project  = CONTROLLER" {  } {  } 0 0 "Project  = CONTROLLER" 0 0 "Fitter" 0 0 1615308576039 ""}
{ "Info" "0" "" "Revision = CONTROLLER" {  } {  } 0 0 "Revision = CONTROLLER" 0 0 "Fitter" 0 0 1615308576039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615308576335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615308576336 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CONTROLLER 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CONTROLLER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615308576384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615308576470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615308576470 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615308576958 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615308576976 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615308577867 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615308577867 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615308577879 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615308577879 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615308577883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615308577883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615308577883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615308577883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615308577888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CONTROLLER.sdc " "Synopsys Design Constraints File file not found: 'CONTROLLER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615308579923 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615308579923 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615308579954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615308579955 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615308579956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615308580236 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615308580236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_2  " "Automatically promoted node clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615308580236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_2~0 " "Destination node clk_2~0" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615308580236 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615308580236 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615308580236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PROMEDIO:U3\|E  " "Automatically promoted node PROMEDIO:U3\|E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615308580236 ""}  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615308580236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "Automatically promoted node PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615308580237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROMEDIO:U3\|RXSERIAL:U0\|clk_2~0 " "Destination node PROMEDIO:U3\|RXSERIAL:U0\|clk_2~0" {  } { { "RXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/RXSERIAL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615308580237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615308580237 ""}  } { { "RXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/RXSERIAL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615308580237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TXSERIAL:U2\|clk_2  " "Automatically promoted node TXSERIAL:U2\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615308580237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TXSERIAL:U2\|clk_2~0 " "Destination node TXSERIAL:U2\|clk_2~0" {  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615308580237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615308580237 ""}  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615308580237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TXSERIAL:U4\|clk_2  " "Automatically promoted node TXSERIAL:U4\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615308580237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TXSERIAL:U4\|clk_2~0 " "Destination node TXSERIAL:U4\|clk_2~0" {  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 2929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615308580237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615308580237 ""}  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615308580237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615308581257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615308581258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615308581259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615308581262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615308581270 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615308581276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615308581276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615308581278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615308581433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615308581436 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615308581436 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615308581779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615308581801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615308586588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615308587804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615308587859 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615308599553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615308599553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615308600930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615308605404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615308605404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615308610400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615308610400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615308610405 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.83 " "Total time spent on timing analysis during the Fitter is 2.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615308610876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615308610904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615308613205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615308613206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615308616028 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615308617863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/CONTROLLER.fit.smsg " "Generated suppressed messages file C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/CONTROLLER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615308619085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5454 " "Peak virtual memory: 5454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615308621462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 10:50:21 2021 " "Processing ended: Tue Mar 09 10:50:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615308621462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615308621462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615308621462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615308621462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615308623349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615308623360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 10:50:23 2021 " "Processing started: Tue Mar 09 10:50:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615308623360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615308623360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CONTROLLER -c CONTROLLER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CONTROLLER -c CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615308623361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615308624201 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615308628134 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615308628413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615308630846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 10:50:30 2021 " "Processing ended: Tue Mar 09 10:50:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615308630846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615308630846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615308630846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615308630846 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615308631613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615308633227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615308633245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 10:50:32 2021 " "Processing started: Tue Mar 09 10:50:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615308633245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615308633245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CONTROLLER -c CONTROLLER " "Command: quartus_sta CONTROLLER -c CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615308633245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615308633682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615308634794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615308634794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308634897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308634897 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CONTROLLER.sdc " "Synopsys Design Constraints File file not found: 'CONTROLLER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615308635631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308635631 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615308635643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PROMEDIO:U3\|E PROMEDIO:U3\|E " "create_clock -period 1.000 -name PROMEDIO:U3\|E PROMEDIO:U3\|E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615308635643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PROMEDIO:U3\|RXSERIAL:U0\|clk_2 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " "create_clock -period 1.000 -name PROMEDIO:U3\|RXSERIAL:U0\|clk_2 PROMEDIO:U3\|RXSERIAL:U0\|clk_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615308635643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TXSERIAL:U2\|clk_2 TXSERIAL:U2\|clk_2 " "create_clock -period 1.000 -name TXSERIAL:U2\|clk_2 TXSERIAL:U2\|clk_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615308635643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_2 clk_2 " "create_clock -period 1.000 -name clk_2 clk_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615308635643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TXSERIAL:U4\|clk_2 TXSERIAL:U4\|clk_2 " "create_clock -period 1.000 -name TXSERIAL:U4\|clk_2 TXSERIAL:U4\|clk_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615308635643 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615308635643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615308635670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615308635672 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615308635673 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615308635693 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1615308635743 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615308635758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.372 " "Worst-case setup slack is -82.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.372           -1595.662 CLK  " "  -82.372           -1595.662 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.861             -69.440 clk_2  " "   -5.861             -69.440 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289             -72.454 PROMEDIO:U3\|E  " "   -5.289             -72.454 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872             -15.648 TXSERIAL:U2\|clk_2  " "   -1.872             -15.648 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312             -15.800 TXSERIAL:U4\|clk_2  " "   -1.312             -15.800 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098             -20.536 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "   -1.098             -20.536 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308635771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CLK  " "    0.347               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "    0.347               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 TXSERIAL:U4\|clk_2  " "    0.347               0.000 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 TXSERIAL:U2\|clk_2  " "    0.348               0.000 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 clk_2  " "    0.628               0.000 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 PROMEDIO:U3\|E  " "    0.629               0.000 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308635808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.892 " "Worst-case recovery slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892             -12.889 CLK  " "   -0.892             -12.889 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308635849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.308 " "Worst-case removal slack is 1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 CLK  " "    1.308               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308635872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -465.990 CLK  " "   -3.000            -465.990 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -46.299 PROMEDIO:U3\|E  " "   -1.403             -46.299 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -46.299 clk_2  " "   -1.403             -46.299 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "   -1.403             -33.672 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 TXSERIAL:U2\|clk_2  " "   -1.403             -22.448 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 TXSERIAL:U4\|clk_2  " "   -1.403             -22.448 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308635893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308635893 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615308635978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615308636032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615308639260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615308639674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615308639757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -75.078 " "Worst-case setup slack is -75.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.078           -1435.508 CLK  " "  -75.078           -1435.508 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.262             -59.514 clk_2  " "   -5.262             -59.514 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.742             -62.201 PROMEDIO:U3\|E  " "   -4.742             -62.201 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647             -13.036 TXSERIAL:U2\|clk_2  " "   -1.647             -13.036 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092             -13.218 TXSERIAL:U4\|clk_2  " "   -1.092             -13.218 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904             -16.429 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "   -0.904             -16.429 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308639772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLK  " "    0.311               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "    0.311               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 TXSERIAL:U2\|clk_2  " "    0.311               0.000 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 TXSERIAL:U4\|clk_2  " "    0.313               0.000 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 clk_2  " "    0.580               0.000 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 PROMEDIO:U3\|E  " "    0.581               0.000 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308639799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.744 " "Worst-case recovery slack is -0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744             -10.425 CLK  " "   -0.744             -10.425 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308639821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.197 " "Worst-case removal slack is 1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 CLK  " "    1.197               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308639849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -465.990 CLK  " "   -3.000            -465.990 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -46.299 PROMEDIO:U3\|E  " "   -1.403             -46.299 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -46.299 clk_2  " "   -1.403             -46.299 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "   -1.403             -33.672 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 TXSERIAL:U2\|clk_2  " "   -1.403             -22.448 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 TXSERIAL:U4\|clk_2  " "   -1.403             -22.448 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308639869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308639869 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615308639921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615308640388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615308640399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.650 " "Worst-case setup slack is -32.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.650            -481.733 CLK  " "  -32.650            -481.733 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.751              -9.862 clk_2  " "   -1.751              -9.862 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544             -11.515 PROMEDIO:U3\|E  " "   -1.544             -11.515 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -0.202 TXSERIAL:U2\|clk_2  " "   -0.202              -0.202 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.342 TXSERIAL:U4\|clk_2  " "   -0.118              -0.342 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "    0.079               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308640411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 TXSERIAL:U2\|clk_2  " "    0.121               0.000 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK  " "    0.151               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "    0.151               0.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 TXSERIAL:U4\|clk_2  " "    0.152               0.000 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 PROMEDIO:U3\|E  " "    0.241               0.000 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clk_2  " "    0.242               0.000 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308640440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.175 " "Worst-case recovery slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLK  " "    0.175               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308640455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 CLK  " "    0.571               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308640478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -344.637 CLK  " "   -3.000            -344.637 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 PROMEDIO:U3\|E  " "   -1.000             -33.000 PROMEDIO:U3\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 clk_2  " "   -1.000             -33.000 clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2  " "   -1.000             -24.000 PROMEDIO:U3\|RXSERIAL:U0\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 TXSERIAL:U2\|clk_2  " "   -1.000             -16.000 TXSERIAL:U2\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 TXSERIAL:U4\|clk_2  " "   -1.000             -16.000 TXSERIAL:U4\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615308640520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615308640520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615308642288 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615308642290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615308642499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 10:50:42 2021 " "Processing ended: Tue Mar 09 10:50:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615308642499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615308642499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615308642499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615308642499 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615308643345 ""}
