// Seed: 2566400601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd77,
    parameter id_12 = 32'd85,
    parameter id_8  = 32'd36,
    parameter id_9  = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5
  );
  output wire _id_1;
  integer _id_9;
  ;
  logic [id_8 : id_1] id_10 = (1 ? id_10++ : id_5);
  generate
    wire id_11;
    ;
    wire _id_12;
    ;
  endgenerate
  wire [-1 : id_12] id_13;
  assign id_2[id_9] = id_8;
  logic id_14[!  1 : 1];
  assign id_10 = 1;
  wire id_15;
  wire id_16;
  parameter id_17 = 1;
endmodule
