// Seed: 2806379888
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  always @(posedge {1{1'b0}})
    if (1 - 1) begin : LABEL_0
      id_3 = 1'b0 == 1'd0;
    end
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    output tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply1 id_12,
    input wand id_13
);
  module_0 modCall_1 (
      id_8,
      id_12
  );
  assign id_5 = id_1 << id_11;
  wire id_15;
endmodule
