

================================================================
== Vivado HLS Report for 'hls_xfft2real'
================================================================
* Date:           Wed Mar 30 12:58:58 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1037|     1038| 4.148 us | 4.152 us |  526|  526| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_realfft_be_desc_U0  |Loop_realfft_be_desc  |      525|      525| 2.100 us | 2.100 us |  525|  525|   none  |
        |Loop_realfft_be_buff_U0  |Loop_realfft_be_buff  |      511|      512| 2.044 us | 2.048 us |  511|  512|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     22|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      4|    1621|   1044|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      4|    1625|   1102|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      1|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |Loop_realfft_be_buff_U0  |Loop_realfft_be_buff  |        0|      0|    12|   74|    0|
    |Loop_realfft_be_desc_U0  |Loop_realfft_be_desc  |        2|      4|  1609|  970|    0|
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                    |                      |        2|      4|  1621| 1044|    0|
    +-------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |descramble_buf_0_M_U    |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_1_M_U    |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_0_M_1_U  |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_1_M_1_U  |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|  1024|   64|     8|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_realfft_be_buff_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |Loop_realfft_be_desc_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M_1        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M_1  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  22|          11|          11|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_descramble_buf_0_M    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_0_M_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M_1  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  36|          8|    4|          8|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_descramble_buf_0_M    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_0_M_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M_1  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  4|   0|    4|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_rst_n       |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_start       |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_done        | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_ready       | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_idle        | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|din_TDATA      |  in |   32|    axis    |   din_V_data  |    pointer   |
|din_TLAST      |  in |    1|    axis    |  din_V_last_V |    pointer   |
|din_TVALID     |  in |    1|    axis    |  din_V_last_V |    pointer   |
|din_TREADY     | out |    1|    axis    |  din_V_last_V |    pointer   |
|dout_V_TDATA   | out |   32|    axis    |     dout_V    |    pointer   |
|dout_V_TVALID  | out |    1|    axis    |     dout_V    |    pointer   |
|dout_V_TREADY  |  in |    1|    axis    |     dout_V    |    pointer   |
+---------------+-----+-----+------------+---------------+--------------+

