#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 27 15:42:36 2023
# Process ID: 27432
# Current directory: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/auto_create_project
# Command line: vivado.exe -mode batch -source create_project.tcl
# Log file: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/auto_create_project/vivado.log
# Journal file: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/auto_create_project\vivado.jou
# Running On: DESKTOP-6MEICMT, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 6, Host memory: 34190 MB
#-----------------------------------------------------------
source create_project.tcl
# set proj_name "PCIe_test"
# set tclpath [pwd]
# cd ..
# set projpath [pwd]
# cd ..
# set Vitispath [pwd]
# set bdname "design_1"
# create_project -force $proj_name $projpath/$proj_name -part xc7z015clg485-2
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/ip
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/new
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/bd
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/constrs_1/new
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/sim_1/new
# set_property  ip_repo_paths  $tclpath/my_ip [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023.1/Vivado/2023.1/data/ip'.
# create_bd_design $bdname
Wrote  : <C:\Users\Administrator\Desktop\7015_s1\15_pcie_hdmi_inout\Vivado\PCIe_test\PCIe_test.srcs\sources_1\bd\design_1\design_1.bd> 
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# open_bd_design $projpath/$proj_name/$proj_name.srcs/sources_1/bd/$bdname/$bdname.bd
# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
# source $tclpath/ps_config.tcl
## proc set_ps_config {bd_cell_name} {
##   set_property -dict [list \
##     CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {766.666687} \
##     CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##     CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##     CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##     CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \
##     CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##     CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##     CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {127.777786} \
##     CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##     CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {767} \
##     CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_CLK0_FREQ {100000000} \
##     CONFIG.PCW_CLK1_FREQ {142857132} \
##     CONFIG.PCW_CLK2_FREQ {10000000} \
##     CONFIG.PCW_CLK3_FREQ {10000000} \
##     CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {767} \
##     CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##     CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
##     CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##     CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##     CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##     CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##     CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
##     CONFIG.PCW_DM_WIDTH {4} \
##     CONFIG.PCW_DQS_WIDTH {4} \
##     CONFIG.PCW_DQ_WIDTH {32} \
##     CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
##     CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##     CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##     CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##     CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
##     CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##     CONFIG.PCW_ENET0_RESET_ENABLE {1} \
##     CONFIG.PCW_ENET0_RESET_IO {MIO 7} \
##     CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_ENET_RESET_ENABLE {1} \
##     CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_EN_4K_TIMER {0} \
##     CONFIG.PCW_EN_CAN0 {0} \
##     CONFIG.PCW_EN_CAN1 {0} \
##     CONFIG.PCW_EN_CLK0_PORT {1} \
##     CONFIG.PCW_EN_CLK1_PORT {1} \
##     CONFIG.PCW_EN_CLK2_PORT {0} \
##     CONFIG.PCW_EN_CLK3_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##     CONFIG.PCW_EN_DDR {1} \
##     CONFIG.PCW_EN_EMIO_CAN0 {0} \
##     CONFIG.PCW_EN_EMIO_CAN1 {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##     CONFIG.PCW_EN_EMIO_ENET0 {0} \
##     CONFIG.PCW_EN_EMIO_ENET1 {0} \
##     CONFIG.PCW_EN_EMIO_GPIO {0} \
##     CONFIG.PCW_EN_EMIO_I2C0 {1} \
##     CONFIG.PCW_EN_EMIO_I2C1 {0} \
##     CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##     CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##     CONFIG.PCW_EN_EMIO_PJTAG {0} \
##     CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##     CONFIG.PCW_EN_EMIO_SPI0 {0} \
##     CONFIG.PCW_EN_EMIO_SPI1 {0} \
##     CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##     CONFIG.PCW_EN_EMIO_TRACE {0} \
##     CONFIG.PCW_EN_EMIO_TTC0 {0} \
##     CONFIG.PCW_EN_EMIO_TTC1 {0} \
##     CONFIG.PCW_EN_EMIO_UART0 {0} \
##     CONFIG.PCW_EN_EMIO_UART1 {0} \
##     CONFIG.PCW_EN_EMIO_WDT {0} \
##     CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##     CONFIG.PCW_EN_ENET0 {1} \
##     CONFIG.PCW_EN_ENET1 {0} \
##     CONFIG.PCW_EN_GPIO {1} \
##     CONFIG.PCW_EN_I2C0 {1} \
##     CONFIG.PCW_EN_I2C1 {0} \
##     CONFIG.PCW_EN_MODEM_UART0 {0} \
##     CONFIG.PCW_EN_MODEM_UART1 {0} \
##     CONFIG.PCW_EN_PJTAG {0} \
##     CONFIG.PCW_EN_PTP_ENET0 {0} \
##     CONFIG.PCW_EN_PTP_ENET1 {0} \
##     CONFIG.PCW_EN_QSPI {1} \
##     CONFIG.PCW_EN_RST0_PORT {1} \
##     CONFIG.PCW_EN_RST1_PORT {0} \
##     CONFIG.PCW_EN_RST2_PORT {0} \
##     CONFIG.PCW_EN_RST3_PORT {0} \
##     CONFIG.PCW_EN_SDIO0 {1} \
##     CONFIG.PCW_EN_SDIO1 {1} \
##     CONFIG.PCW_EN_SMC {0} \
##     CONFIG.PCW_EN_SPI0 {0} \
##     CONFIG.PCW_EN_SPI1 {0} \
##     CONFIG.PCW_EN_TRACE {0} \
##     CONFIG.PCW_EN_TTC0 {0} \
##     CONFIG.PCW_EN_TTC1 {0} \
##     CONFIG.PCW_EN_UART0 {0} \
##     CONFIG.PCW_EN_UART1 {1} \
##     CONFIG.PCW_EN_USB0 {1} \
##     CONFIG.PCW_EN_USB1 {0} \
##     CONFIG.PCW_EN_WDT {0} \
##     CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
##     CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
##     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150} \
##     CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##     CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
##     CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
##     CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
##     CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
##     CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
##     CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
##     CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
##     CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
##     CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##     CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##     CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
##     CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
##     CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
##     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {127.777779} \
##     CONFIG.PCW_I2C_RESET_ENABLE {0} \
##     CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##     CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##     CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_0_PULLUP {enabled} \
##     CONFIG.PCW_MIO_0_SLEW {slow} \
##     CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_10_PULLUP {enabled} \
##     CONFIG.PCW_MIO_10_SLEW {slow} \
##     CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_11_PULLUP {enabled} \
##     CONFIG.PCW_MIO_11_SLEW {slow} \
##     CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_12_PULLUP {enabled} \
##     CONFIG.PCW_MIO_12_SLEW {slow} \
##     CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_13_PULLUP {enabled} \
##     CONFIG.PCW_MIO_13_SLEW {slow} \
##     CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_14_PULLUP {enabled} \
##     CONFIG.PCW_MIO_14_SLEW {slow} \
##     CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_15_PULLUP {enabled} \
##     CONFIG.PCW_MIO_15_SLEW {slow} \
##     CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_16_PULLUP {enabled} \
##     CONFIG.PCW_MIO_16_SLEW {slow} \
##     CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_17_PULLUP {enabled} \
##     CONFIG.PCW_MIO_17_SLEW {slow} \
##     CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_18_PULLUP {enabled} \
##     CONFIG.PCW_MIO_18_SLEW {slow} \
##     CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_19_PULLUP {enabled} \
##     CONFIG.PCW_MIO_19_SLEW {slow} \
##     CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_1_PULLUP {enabled} \
##     CONFIG.PCW_MIO_1_SLEW {slow} \
##     CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_20_PULLUP {enabled} \
##     CONFIG.PCW_MIO_20_SLEW {slow} \
##     CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_21_PULLUP {enabled} \
##     CONFIG.PCW_MIO_21_SLEW {slow} \
##     CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_22_PULLUP {enabled} \
##     CONFIG.PCW_MIO_22_SLEW {slow} \
##     CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_23_PULLUP {enabled} \
##     CONFIG.PCW_MIO_23_SLEW {slow} \
##     CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_24_PULLUP {enabled} \
##     CONFIG.PCW_MIO_24_SLEW {slow} \
##     CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_25_PULLUP {enabled} \
##     CONFIG.PCW_MIO_25_SLEW {slow} \
##     CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_26_PULLUP {enabled} \
##     CONFIG.PCW_MIO_26_SLEW {slow} \
##     CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_27_PULLUP {enabled} \
##     CONFIG.PCW_MIO_27_SLEW {slow} \
##     CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_28_PULLUP {enabled} \
##     CONFIG.PCW_MIO_28_SLEW {slow} \
##     CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_29_PULLUP {enabled} \
##     CONFIG.PCW_MIO_29_SLEW {slow} \
##     CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_2_SLEW {slow} \
##     CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_30_PULLUP {enabled} \
##     CONFIG.PCW_MIO_30_SLEW {slow} \
##     CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_31_PULLUP {enabled} \
##     CONFIG.PCW_MIO_31_SLEW {slow} \
##     CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_32_PULLUP {enabled} \
##     CONFIG.PCW_MIO_32_SLEW {slow} \
##     CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_33_PULLUP {enabled} \
##     CONFIG.PCW_MIO_33_SLEW {slow} \
##     CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_34_PULLUP {enabled} \
##     CONFIG.PCW_MIO_34_SLEW {slow} \
##     CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_35_PULLUP {enabled} \
##     CONFIG.PCW_MIO_35_SLEW {slow} \
##     CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_36_PULLUP {enabled} \
##     CONFIG.PCW_MIO_36_SLEW {slow} \
##     CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_37_PULLUP {enabled} \
##     CONFIG.PCW_MIO_37_SLEW {slow} \
##     CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_38_PULLUP {enabled} \
##     CONFIG.PCW_MIO_38_SLEW {slow} \
##     CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_39_PULLUP {enabled} \
##     CONFIG.PCW_MIO_39_SLEW {slow} \
##     CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_3_SLEW {slow} \
##     CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_40_PULLUP {enabled} \
##     CONFIG.PCW_MIO_40_SLEW {slow} \
##     CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_41_PULLUP {enabled} \
##     CONFIG.PCW_MIO_41_SLEW {slow} \
##     CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_42_PULLUP {enabled} \
##     CONFIG.PCW_MIO_42_SLEW {slow} \
##     CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_43_PULLUP {enabled} \
##     CONFIG.PCW_MIO_43_SLEW {slow} \
##     CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_44_PULLUP {enabled} \
##     CONFIG.PCW_MIO_44_SLEW {slow} \
##     CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_45_PULLUP {enabled} \
##     CONFIG.PCW_MIO_45_SLEW {slow} \
##     CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_46_PULLUP {enabled} \
##     CONFIG.PCW_MIO_46_SLEW {slow} \
##     CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_47_PULLUP {enabled} \
##     CONFIG.PCW_MIO_47_SLEW {slow} \
##     CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_48_PULLUP {enabled} \
##     CONFIG.PCW_MIO_48_SLEW {slow} \
##     CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_49_PULLUP {enabled} \
##     CONFIG.PCW_MIO_49_SLEW {slow} \
##     CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_4_SLEW {slow} \
##     CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_50_PULLUP {enabled} \
##     CONFIG.PCW_MIO_50_SLEW {slow} \
##     CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_51_PULLUP {enabled} \
##     CONFIG.PCW_MIO_51_SLEW {slow} \
##     CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_52_PULLUP {enabled} \
##     CONFIG.PCW_MIO_52_SLEW {slow} \
##     CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_53_PULLUP {enabled} \
##     CONFIG.PCW_MIO_53_SLEW {slow} \
##     CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_5_SLEW {slow} \
##     CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_6_SLEW {slow} \
##     CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_7_SLEW {slow} \
##     CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_8_SLEW {slow} \
##     CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_9_PULLUP {enabled} \
##     CONFIG.PCW_MIO_9_SLEW {slow} \
##     CONFIG.PCW_MIO_PRIMITIVE {54} \
##     CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#ENET Reset#USB Reset#GPIO#SD 0#GPIO#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet\
## 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 1#SD 1#SD 1#SD 1#SD 1#SD\
## 1#Enet 0#Enet 0} \
##     CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#reset#gpio[9]#cd#gpio[11]#tx#rx#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#data[0]#cmd#clk#data[1]#data[2]#data[3]#mdc#mdio}\
## \
##     CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##     CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##     CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##     CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##     CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_RC {11} \
##     CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##     CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_WC {11} \
##     CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##     CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##     CONFIG.PCW_NOR_CS0_T_PC {1} \
##     CONFIG.PCW_NOR_CS0_T_RC {11} \
##     CONFIG.PCW_NOR_CS0_T_TR {1} \
##     CONFIG.PCW_NOR_CS0_T_WC {11} \
##     CONFIG.PCW_NOR_CS0_T_WP {1} \
##     CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##     CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##     CONFIG.PCW_NOR_CS1_T_PC {1} \
##     CONFIG.PCW_NOR_CS1_T_RC {11} \
##     CONFIG.PCW_NOR_CS1_T_TR {1} \
##     CONFIG.PCW_NOR_CS1_T_WC {11} \
##     CONFIG.PCW_NOR_CS1_T_WP {1} \
##     CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##     CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.075} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.070} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.077} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.094} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.000} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.001} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {0.004} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.035} \
##     CONFIG.PCW_PACKAGE_NAME {clg485} \
##     CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
##     CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##     CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##     CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##     CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##     CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
##     CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##     CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##     CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##     CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##     CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##     CONFIG.PCW_SD0_GRP_CD_IO {MIO 10} \
##     CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##     CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##     CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##     CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
##     CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
##     CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
##     CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_SD1_SD1_IO {MIO 46 .. 51} \
##     CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##     CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##     CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
##     CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
##     CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##     CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##     CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##     CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
##     CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
##     CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
##     CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
##     CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
##     CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
##     CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##     CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_UART1_UART1_IO {MIO 12 .. 13} \
##     CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##     CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##     CONFIG.PCW_UIPARAM_DDR_AL {0} \
##     CONFIG.PCW_UIPARAM_DDR_BL {8} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {76.687} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {77.8025} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {72.8405} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {111.904} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {73.119} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.8935} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {77.045} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {111.903} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##     CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
##     CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
##     CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
##     CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
##     CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
##     CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##     CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
##     CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
##     CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_IO {MIO 8} \
##     CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##     CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_USB_RESET_ENABLE {1} \
##     CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##     CONFIG.PCW_USE_AXI_NONSECURE {0} \
##     CONFIG.PCW_USE_CORESIGHT {0} \
##     CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##     CONFIG.PCW_USE_CR_FABRIC {1} \
##     CONFIG.PCW_USE_DDR_BYPASS {0} \
##     CONFIG.PCW_USE_DEBUG {0} \
##     CONFIG.PCW_USE_DMA0 {0} \
##     CONFIG.PCW_USE_DMA1 {0} \
##     CONFIG.PCW_USE_DMA2 {0} \
##     CONFIG.PCW_USE_DMA3 {0} \
##     CONFIG.PCW_USE_EXPANDED_IOP {0} \
##     CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
##     CONFIG.PCW_USE_HIGH_OCM {0} \
##     CONFIG.PCW_USE_M_AXI_GP0 {1} \
##     CONFIG.PCW_USE_M_AXI_GP1 {0} \
##     CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##     CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##     CONFIG.PCW_USE_S_AXI_ACP {0} \
##     CONFIG.PCW_USE_S_AXI_GP0 {0} \
##     CONFIG.PCW_USE_S_AXI_GP1 {0} \
##     CONFIG.PCW_USE_S_AXI_HP0 {1} \
##     CONFIG.PCW_USE_S_AXI_HP1 {1} \
##     CONFIG.PCW_USE_S_AXI_HP2 {1} \
##     CONFIG.PCW_USE_S_AXI_HP3 {0} \
##     CONFIG.PCW_USE_TRACE {0} \
##     CONFIG.PCW_VALUE_SILVERSION {3} \
##     CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
##   ] [get_bd_cells $bd_cell_name]
## }
# set_ps_config processing_system7_0
# source $tclpath/pl_config.tcl
## set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## set hdmi_i2c [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_i2c ]
## set hdmi_rstn [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 hdmi_rstn ]
## set pcie_mgt [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie_7x_mgt_rtl:1.0 pcie_mgt ]
## set pcie_ref [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_ref ]
## set hdmi_out_clk [ create_bd_port -dir O -type clk hdmi_out_clk ]
## set pcie_rst_n [ create_bd_port -dir I -type rst pcie_rst_n ]
## set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_LOW} \
##  ] $pcie_rst_n
## set hdmi_out_de [ create_bd_port -dir O hdmi_out_de ]
## set hdmi_out_data [ create_bd_port -dir O -from 23 -to 0 hdmi_out_data ]
## set hdmi_out_hs [ create_bd_port -dir O hdmi_out_hs ]
## set hdmi_out_vs [ create_bd_port -dir O hdmi_out_vs ]
## set hdmi_in_de [ create_bd_port -dir I hdmi_in_de ]
## set hdmi_in_data [ create_bd_port -dir I -from 23 -to 0 hdmi_in_data ]
## set hdmi_in_hs [ create_bd_port -dir I hdmi_in_hs ]
## set hdmi_in_clk [ create_bd_port -dir I -type clk -freq_hz 74250000 hdmi_in_clk ]
## set hdmi_in_vs [ create_bd_port -dir I hdmi_in_vs ]
## set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
## set_property -dict [list \
##     CONFIG.C_ALL_OUTPUTS {1} \
##     CONFIG.C_GPIO_WIDTH {2} \
##   ] $axi_gpio_0
## set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## set_property -dict [list \
##     CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
##     CONFIG.M00_SECURE {0} \
##     CONFIG.NUM_MI {1} \
##     CONFIG.NUM_SI {1} \
##     CONFIG.S00_HAS_DATA_FIFO {0} \
##     CONFIG.SYNCHRONIZATION_STAGES {2} \
##     CONFIG.XBAR_DATA_WIDTH {256} \
##   ] $axi_interconnect_0
## set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
## set_property CONFIG.NUM_MI {1} $axi_interconnect_1
## set axi_interconnect_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_2 ]
## set_property CONFIG.NUM_MI {1} $axi_interconnect_2
## set axi_vdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0 ]
## set_property -dict [list \
##     CONFIG.c_include_mm2s_dre {1} \
##     CONFIG.c_include_s2mm {0} \
##     CONFIG.c_m_axis_mm2s_tdata_width {24} \
##     CONFIG.c_mm2s_genlock_mode {1} \
##     CONFIG.c_mm2s_linebuffer_depth {4096} \
##     CONFIG.c_mm2s_max_burst_length {16} \
##     CONFIG.c_num_fstores {3} \
##   ] $axi_vdma_0
## set axi_vdma_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_1 ]
## set_property -dict [list \
##     CONFIG.c_include_mm2s {0} \
##     CONFIG.c_include_s2mm_dre {1} \
##     CONFIG.c_num_fstores {1} \
##     CONFIG.c_s2mm_genlock_mode {0} \
##     CONFIG.c_s2mm_linebuffer_depth {4096} \
##     CONFIG.c_s2mm_max_burst_length {16} \
##   ] $axi_vdma_1
## set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
## set_property -dict [list \
##     CONFIG.NUM_MI {6} \
##     CONFIG.NUM_SI {1} \
##   ] $ps7_0_axi_periph
## set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
## set util_ds_buf_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0 ]
## set_property -dict [list \
##     CONFIG.C_BUF_TYPE {IBUFDSGTE} \
##     CONFIG.C_SIZE {1} \
##   ] $util_ds_buf_0
## set util_ds_buf_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1 ]
## set_property CONFIG.C_BUF_TYPE {BUFG} $util_ds_buf_1
## set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0 ]
## set_property -dict [list \
##     CONFIG.C_HAS_ASYNC_CLK {1} \
##     CONFIG.C_VTG_MASTER_SLAVE {1} \
##   ] $v_axi4s_vid_out_0
## set v_tc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0 ]
## set_property CONFIG.enable_detection {false} $v_tc_0
## set v_tc_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_1 ]
## set_property -dict [list \
##     CONFIG.HAS_AXI4_LITE {true} \
##     CONFIG.HAS_INTC_IF {false} \
##     CONFIG.enable_generation {false} \
##     CONFIG.horizontal_blank_detection {false} \
##     CONFIG.vertical_blank_detection {false} \
##   ] $v_tc_1
## set v_vid_in_axi4s_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:5.0 v_vid_in_axi4s_0 ]
## set_property -dict [list \
##     CONFIG.C_ADDR_WIDTH {12} \
##     CONFIG.C_HAS_ASYNC_CLK {1} \
##   ] $v_vid_in_axi4s_0
## set xdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:4.1 xdma_0 ]
## set_property -dict [list \
##     CONFIG.PF0_DEVICE_ID_mqdma {9022} \
##     CONFIG.PF0_SRIOV_VF_DEVICE_ID {0000} \
##     CONFIG.PF2_DEVICE_ID_mqdma {9022} \
##     CONFIG.PF3_DEVICE_ID_mqdma {9022} \
##     CONFIG.axilite_master_en {false} \
##     CONFIG.axisten_freq {125} \
##     CONFIG.copy_pf0 {true} \
##     CONFIG.enable_gen4 {false} \
##     CONFIG.pcie_id_if {false} \
##     CONFIG.pf0_device_id {7022} \
##     CONFIG.pf1_bar0_scale {Kilobytes} \
##     CONFIG.pf1_bar0_size {128} \
##     CONFIG.pf1_bar1_enabled {false} \
##     CONFIG.pl_link_cap_max_link_speed {5.0_GT/s} \
##     CONFIG.pl_link_cap_max_link_width {X2} \
##     CONFIG.plltype {QPLL1} \
##     CONFIG.xdma_axilite_slave {false} \
##   ] $xdma_0
## set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
## set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
## set_property CONFIG.CONST_VAL {0} $xlconstant_1
## set axi_dynclk_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0 ]
## connect_bd_intf_net -intf_net CLK_IN_D_1 [get_bd_intf_pins util_ds_buf_0/CLK_IN_D] [get_bd_intf_ports pcie_ref]
## connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_pins axi_gpio_0/GPIO] [get_bd_intf_ports hdmi_rstn]
## connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
## connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
## connect_bd_intf_net -intf_net axi_interconnect_2_M00_AXI [get_bd_intf_pins axi_interconnect_2/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
## connect_bd_intf_net -intf_net axi_vdma_0_M_AXIS_MM2S [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
## connect_bd_intf_net -intf_net axi_vdma_0_M_AXI_MM2S [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
## connect_bd_intf_net -intf_net axi_vdma_1_M_AXI_S2MM [get_bd_intf_pins axi_interconnect_2/S00_AXI] [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM]
## connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_pins processing_system7_0/DDR] [get_bd_intf_ports DDR]
## connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_pins processing_system7_0/FIXED_IO] [get_bd_intf_ports FIXED_IO]
## connect_bd_intf_net -intf_net processing_system7_0_IIC_0 [get_bd_intf_pins processing_system7_0/IIC_0] [get_bd_intf_ports hdmi_i2c]
## connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
## connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_vdma_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
## connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins ps7_0_axi_periph/M01_AXI] [get_bd_intf_pins v_tc_0/ctrl]
## connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins axi_dynclk_0/s00_axi] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
## connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
## connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins axi_vdma_1/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
## connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins ps7_0_axi_periph/M05_AXI] [get_bd_intf_pins v_tc_1/ctrl]
## connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]
## connect_bd_intf_net -intf_net v_vid_in_axi4s_0_video_out [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM] [get_bd_intf_pins v_vid_in_axi4s_0/video_out]
## connect_bd_intf_net -intf_net v_vid_in_axi4s_0_vtiming_out [get_bd_intf_pins v_tc_1/vtiming_in] [get_bd_intf_pins v_vid_in_axi4s_0/vtiming_out]
## connect_bd_intf_net -intf_net xdma_0_M_AXI [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins xdma_0/M_AXI]
## connect_bd_intf_net -intf_net xdma_0_pcie_mgt [get_bd_intf_pins xdma_0/pcie_mgt] [get_bd_intf_ports pcie_mgt]
## connect_bd_net -net axi_dynclk_0_PXL_CLK_O [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_ports hdmi_out_clk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk]
## connect_bd_net -net pcie_rst_n_1 [get_bd_ports pcie_rst_n] [get_bd_pins xdma_0/sys_rst_n]
## connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_2/ARESETN] [get_bd_pins axi_interconnect_2/S00_ARESETN] [get_bd_pins axi_interconnect_2/M00_ARESETN]
## connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
## connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk] [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins v_tc_1/s_axi_aclk] [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_dynclk_0/s00_axi_aclk]
## connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins util_ds_buf_1/BUFG_O] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_2/ACLK] [get_bd_pins axi_interconnect_2/S00_ACLK] [get_bd_pins axi_interconnect_2/M00_ACLK] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk] [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_vid_in_axi4s_0/aclk]
## connect_bd_net -net processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins util_ds_buf_1/BUFG_I]
## connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
## connect_bd_net -net rst_ps7_0_100M_interconnect_aresetn [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
## connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins axi_vdma_1/axi_resetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins v_tc_1/s_axi_aresetn] [get_bd_pins axi_dynclk_0/s00_axi_aresetn]
## connect_bd_net -net util_ds_buf_0_IBUF_OUT [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins xdma_0/sys_clk]
## connect_bd_net -net v_axi4s_vid_out_0_vid_active_video [get_bd_pins v_axi4s_vid_out_0/vid_active_video] [get_bd_ports hdmi_out_de]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_active_video> is being overridden by the user with net <v_axi4s_vid_out_0_vid_active_video>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_ports hdmi_out_data]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_data> is being overridden by the user with net <v_axi4s_vid_out_0_vid_data>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vid_hsync [get_bd_pins v_axi4s_vid_out_0/vid_hsync] [get_bd_ports hdmi_out_hs]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_hsync> is being overridden by the user with net <v_axi4s_vid_out_0_vid_hsync>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vid_vsync [get_bd_pins v_axi4s_vid_out_0/vid_vsync] [get_bd_ports hdmi_out_vs]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_vsync> is being overridden by the user with net <v_axi4s_vid_out_0_vid_vsync>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
## connect_bd_net -net vid_active_video_0_1 [get_bd_ports hdmi_in_de] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin </v_vid_in_axi4s_0/vid_active_video> is being overridden by the user with net <vid_active_video_0_1>. This pin will not be connected as a part of interface connection <vid_io_in>.
## connect_bd_net -net vid_data_0_1 [get_bd_ports hdmi_in_data] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin </v_vid_in_axi4s_0/vid_data> is being overridden by the user with net <vid_data_0_1>. This pin will not be connected as a part of interface connection <vid_io_in>.
## connect_bd_net -net vid_hsync_0_1 [get_bd_ports hdmi_in_hs] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin </v_vid_in_axi4s_0/vid_hsync> is being overridden by the user with net <vid_hsync_0_1>. This pin will not be connected as a part of interface connection <vid_io_in>.
## connect_bd_net -net vid_io_in_clk_0_1 [get_bd_ports hdmi_in_clk] [get_bd_pins v_tc_1/clk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
## connect_bd_net -net vid_vsync_0_1 [get_bd_ports hdmi_in_vs] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin </v_vid_in_axi4s_0/vid_vsync> is being overridden by the user with net <vid_vsync_0_1>. This pin will not be connected as a part of interface connection <vid_io_in>.
WARNING: [BD 5-235] No pins matched 'get_bd_pins ps7_0_axi_periph/S01_ACLK'
## connect_bd_net -net xdma_0_axi_aclk [get_bd_pins xdma_0/axi_aclk] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins ps7_0_axi_periph/S01_ACLK]
WARNING: [BD 5-235] No pins matched 'get_bd_pins ps7_0_axi_periph/S01_ARESETN'
## connect_bd_net -net xdma_0_axi_aresetn [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/S01_ARESETN]
## connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce] [get_bd_pins v_vid_in_axi4s_0/aclken] [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins v_vid_in_axi4s_0/axis_enable]
## connect_bd_net -net xlconstant_1_dout [get_bd_pins xlconstant_1/dout] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset]
## assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dynclk_0/s00_axi/reg0] -force
Slave segment '/axi_dynclk_0/s00_axi/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
## assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
## assign_bd_address -offset 0x43000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_vdma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
## assign_bd_address -offset 0x43010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_vdma_1/S_AXI_LITE/Reg] -force
Slave segment '/axi_vdma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4301_0000 [ 64K ]>.
## assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs v_tc_0/ctrl/Reg] -force
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
## assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs v_tc_1/ctrl/Reg] -force
Slave segment '/v_tc_1/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
## assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_vdma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
## assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_vdma_1/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_vdma_1/Data_S2MM' at <0x0000_0000 [ 1G ]>.
## assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/xdma_0/M_AXI' at <0x0000_0000 [ 1G ]>.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces xdma_0/M_AXI_LITE'
## assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs axi_dynclk_0/s00_axi/reg0] -force
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces xdma_0/M_AXI_LITE'
## assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces xdma_0/M_AXI_LITE'
## assign_bd_address -offset 0x43000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs axi_vdma_0/S_AXI_LITE/Reg] -force
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces xdma_0/M_AXI_LITE'
## assign_bd_address -offset 0x43010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs axi_vdma_1/S_AXI_LITE/Reg] -force
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces xdma_0/M_AXI_LITE'
## assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs v_tc_0/ctrl/Reg] -force
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces xdma_0/M_AXI_LITE'
## assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs v_tc_1/ctrl/Reg] -force
# regenerate_bd_layout
# validate_bd_design
# save_bd_design
Wrote  : <C:\Users\Administrator\Desktop\7015_s1\15_pcie_hdmi_inout\Vivado\PCIe_test\PCIe_test.srcs\sources_1\bd\design_1\design_1.bd> 
# make_wrapper -files [get_files $projpath/$proj_name/$proj_name.srcs/sources_1/bd/$bdname/$bdname.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# add_files -norecurse [glob -nocomplain $projpath/$proj_name/$proj_name.gen/sources_1/bd/$bdname/hdl/*.v]
# puts $bdname
design_1
# append bdWrapperName $bdname "_wrapper"
# puts $bdWrapperName
design_1_wrapper
# set_property top $bdWrapperName [current_fileset]
# add_files -fileset constrs_1  -copy_to $projpath/$proj_name/$proj_name.srcs/constrs_1/new -force -quiet [glob -nocomplain $tclpath/src/constraints/*.xdc]
# launch_runs synth_1 impl_1 -jobs 5
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
Exporting to file C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_vid_in_axi4s_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xdma_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_vid_in_axi4s_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xdma_0_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_vid_in_axi4s_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xdma_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_vid_in_axi4s_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xdma_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 27 15:43:50 2023] Launched design_1_auto_pc_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axi_vdma_1_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_3_synth_1, design_1_util_ds_buf_0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_util_ds_buf_1_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_v_tc_1_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_xdma_0_0_synth_1, design_1_axi_dynclk_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_axi_vdma_1_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_axi_vdma_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_3_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_util_ds_buf_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_util_ds_buf_0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_util_ds_buf_1_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_util_ds_buf_1_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_v_tc_1_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_v_tc_1_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_xdma_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_xdma_0_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/runme.log
[Wed Dec 27 15:43:50 2023] Launched synth_1, impl_1...
Run output will be captured here:
synth_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/runme.log
impl_1: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 2112.516 ; gain = 68.805
# wait_on_run synth_1
[Wed Dec 27 15:43:50 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023.1/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7z015clg485-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2357.984 ; gain = 411.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PXL_CLK_5X_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:483]
WARNING: [Synth 8-7071] port 'LOCKED_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:483]
WARNING: [Synth 8-7023] instance 'axi_dynclk_0' of module 'design_1_axi_dynclk_0_0' has 25 connections declared, but only 23 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:483]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1293]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4103]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4103]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1293]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1688]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3940]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3940]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1688]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_2_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1858]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XOWISC' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4797]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XOWISC' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4797]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_2_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1858]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 42 connections declared, but only 39 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' has 44 connections declared, but only 42 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:724]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RLAST' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RDATA' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 207 connections declared, but only 180 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:2058]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3148]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3148]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3273]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3273]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3405]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3405]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3551]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3551]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_17KQ732' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3683]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_17KQ732' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3683]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_VQEDA7' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3808]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_VQEDA7' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3808]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4492]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4492]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (18) of module 'design_1_xbar_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3109]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (18) of module 'design_1_xbar_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3113]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:2058]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'IBUF_DS_ODIV2' of module 'design_1_util_ds_buf_0_0' is unconnected for instance 'util_ds_buf_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7023] instance 'util_ds_buf_0' of module 'design_1_util_ds_buf_0_0' has 4 connections declared, but only 3 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1121]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 23 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1152]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1152]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 31 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1152]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_tc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_tc_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_1_0' is unconnected for instance 'v_tc_1' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1184]
WARNING: [Synth 8-7023] instance 'v_tc_1' of module 'design_1_v_tc_1_0' has 29 connections declared, but only 28 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1184]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'vtd_vblank' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'vtd_hblank' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'vtd_field_id' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' has 28 connections declared, but only 22 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/.Xil/Vivado-26420-DESKTOP-6MEICMT/realtime/design_1_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'design_1_xdma_0_0' has 56 connections declared, but only 50 given [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_XOWISC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_XOWISC is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_HS4N6K is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_HS4N6K is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[5] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[4] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[5] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[4] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.035 ; gain = 516.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.906 ; gain = 534.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.906 ; gain = 534.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2492.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0/design_1_v_tc_1_0_in_context.xdc] for cell 'design_1_i/v_tc_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0/design_1_v_tc_1_0_in_context.xdc] for cell 'design_1_i/v_tc_1'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME=~*/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK}'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:53]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:56]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:57]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:70]
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux_x0y0' not found. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux_x0y0' not found. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux_x0y0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux_x0y0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pcie_block_i/PLPHYLNKUPN'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:81]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pcie_block_i/PLRECEIVEDHOTRST'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXELECIDLE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHINITDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:88]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHALIGNDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXDLYSRESETDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:90]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXDLYSRESETDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXPHALIGNDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:92]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXCDRLOCK'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:93]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/CFGMSGRECEIVEDPMETO'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/PLL0LOCK'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:95]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXPMARESETDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:96]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXSYNCDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:97]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXSYNCDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:98]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2526.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2526.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_ref_clk_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_ref_clk_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_ref_clk_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_ref_clk_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_2/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[5] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[4] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[5] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[4] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_0              |         1|
|2     |design_1_auto_pc_1              |         1|
|3     |design_1_auto_pc_2              |         1|
|4     |design_1_xbar_0                 |         1|
|5     |design_1_auto_pc_3              |         1|
|6     |design_1_axi_dynclk_0_0         |         1|
|7     |design_1_axi_gpio_0_0           |         1|
|8     |design_1_axi_vdma_0_0           |         1|
|9     |design_1_axi_vdma_1_0           |         1|
|10    |design_1_proc_sys_reset_0_0     |         1|
|11    |design_1_processing_system7_0_0 |         1|
|12    |design_1_rst_ps7_0_100M_0       |         1|
|13    |design_1_util_ds_buf_0_0        |         1|
|14    |design_1_util_ds_buf_1_0        |         1|
|15    |design_1_v_axi4s_vid_out_0_0    |         1|
|16    |design_1_v_tc_0_0               |         1|
|17    |design_1_v_tc_1_0               |         1|
|18    |design_1_v_vid_in_axi4s_0_0     |         1|
|19    |design_1_xdma_0_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc              |     4|
|5     |design_1_axi_dynclk_0         |     1|
|6     |design_1_axi_gpio_0           |     1|
|7     |design_1_axi_vdma_0           |     1|
|8     |design_1_axi_vdma_1           |     1|
|9     |design_1_proc_sys_reset_0     |     1|
|10    |design_1_processing_system7_0 |     1|
|11    |design_1_rst_ps7_0_100M       |     1|
|12    |design_1_util_ds_buf_0        |     1|
|13    |design_1_util_ds_buf_1        |     1|
|14    |design_1_v_axi4s_vid_out_0    |     1|
|15    |design_1_v_tc_0               |     1|
|16    |design_1_v_tc_1               |     1|
|17    |design_1_v_vid_in_axi4s_0     |     1|
|18    |design_1_xbar                 |     1|
|19    |design_1_xdma_0               |     1|
|20    |IBUF                          |    33|
|21    |IOBUF                         |     2|
|22    |OBUF                          |    34|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2526.949 ; gain = 534.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.949 ; gain = 580.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2526.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: e134e122
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 177 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2526.949 ; gain = 1010.379
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 15:51:08 2023...
[Wed Dec 27 15:51:11 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:07:21 . Memory (MB): peak = 2112.516 ; gain = 0.000
# wait_on_run impl_1
[Wed Dec 27 15:51:11 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023.1/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z015clg485-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.dcp' for cell 'design_1_i/axi_vdma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0.dcp' for cell 'design_1_i/v_tc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0.dcp' for cell 'design_1_i/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0.dcp' for cell 'design_1_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.821 . Memory (MB): peak = 2112.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: design_1_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:134]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:134]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2921.250 ; gain = 607.395
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
WARNING: [Constraints 18-619] A clock with name 'txoutclk_x0y0' already exists, overwriting the previous clock with the same name. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:53]
WARNING: [Constraints 18-619] A clock with name 'clk_125mhz_mux_x0y0' already exists, overwriting the previous clock with the same name. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_125mhz_mux_x0y0' completely overrides clock 'clk_250mhz_mux_x0y0'.
New: create_generated_clock -name clk_125mhz_mux_x0y0 -source [get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0] -divide_by 1 [get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O], [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
Previous: create_generated_clock -name clk_250mhz_mux_x0y0 -source [get_pins design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1] -divide_by 1 -add -master_clock [get_clocks clk_250mhz_x0y0] [get_pins design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O], [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:141]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc] for cell 'design_1_i/v_tc_1/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_ports -scoped_to_current_instance clk]'. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:2]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-259] No clocks specified, please specify clocks using -clock, -fall_clock, -rise_clock options [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:6]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc] for cell 'design_1_i/v_tc_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-1714] 40 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Constraints 18-841] Port hdmi_in_vs has IOB constraint. But it drives multiple flops. Please specify IOB constraint on individual flop. The IOB constraint on port will be ignored.
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3022.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 448 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 398 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 21 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

34 Infos, 65 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3022.598 ; gain = 1486.328
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3022.598 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179bfbebd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.613 ; gain = 9.016

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 180 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 49 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d2170dc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.441 ; gain = 37.473
INFO: [Opt 31-389] Phase Retarget created 565 cells and removed 1854 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 10c7046de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.441 ; gain = 37.473
INFO: [Opt 31-389] Phase Constant propagation created 480 cells and removed 1752 cells
INFO: [Opt 31-1021] In phase Constant propagation, 444 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15ee6e8bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3313.441 ; gain = 37.473
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4567 cells
INFO: [Opt 31-1021] In phase Sweep, 337 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG hdmi_in_clk_IBUF_BUFG_inst to drive 2426 load(s) on clock net hdmi_in_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 188a1eca7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3313.441 ; gain = 37.473
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2849ead2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.441 ; gain = 37.473
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26d59115b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.441 ; gain = 37.473
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             565  |            1854  |                                            122  |
|  Constant propagation         |             480  |            1752  |                                            444  |
|  Sweep                        |               0  |            4567  |                                            337  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             84  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3313.441 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d063c062

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.441 ; gain = 37.473

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 18 Total Ports: 82
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1f0fce20e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 3765.465 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f0fce20e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3765.465 ; gain = 452.023

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15ce1d985

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3765.465 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 15ce1d985

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3765.465 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3765.465 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15ce1d985

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 65 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3765.465 ; gain = 742.867
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3765.465 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154713ad0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3765.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 137226a1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2584b3d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2584b3d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a2584b3d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c8236f0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20cc67464

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20cc67464

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ef7a261a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1287 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 530 nets or LUTs. Breaked 0 LUT, combined 530 existing LUTs and moved 0 existing LUT
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out. Replicated 8 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3765.465 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            530  |                   530  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |            530  |                   531  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 186ce7d64

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 136030b13

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 2 Global Placement | Checksum: 136030b13

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10eb9290e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13eadc064

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f344962

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1238de59b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8c8fe42c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11d6cefba

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 6ce828b0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ebe5de7c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e382ca67

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e382ca67

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22e5fd59b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.094 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 152ca0e86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 152ca0e86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22e5fd59b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:55 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.543. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2889cfcf6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2889cfcf6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2889cfcf6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2889cfcf6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2889cfcf6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3765.465 ; gain = 0.000

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21d2fe0d8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000
Ending Placer Task | Checksum: 1737998fc

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 67 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3765.465 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 67 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3765.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3814.445 ; gain = 48.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3814.445 ; gain = 48.980
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e1e77d55 ConstDB: 0 ShapeSum: 91921ba7 RouteDB: 0
Post Restoration Checksum: NetGraph: 74e86197 | NumContArr: a467da7 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 983934eb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3915.160 ; gain = 63.348

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 983934eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3915.160 ; gain = 63.348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 983934eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3915.160 ; gain = 63.348
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17a7502ce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3941.852 ; gain = 90.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=-0.534 | THS=-1735.793|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f3e713eb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3946.504 ; gain = 94.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22e3d67c4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3951.871 ; gain = 100.059

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00290223 %
  Global Horizontal Routing Utilization  = 0.00108567 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37501
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1661cb3b2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1661cb3b2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3951.871 ; gain = 100.059
Phase 3 Initial Routing | Checksum: 1830c9546

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2919
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20394ca14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3951.871 ; gain = 100.059
Phase 4 Rip-up And Reroute | Checksum: 20394ca14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20394ca14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20394ca14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3951.871 ; gain = 100.059
Phase 5 Delay and Skew Optimization | Checksum: 20394ca14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1e3df1f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3951.871 ; gain = 100.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.476  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fe9d2efc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3951.871 ; gain = 100.059
Phase 6 Post Hold Fix | Checksum: 1fe9d2efc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.65899 %
  Global Horizontal Routing Utilization  = 12.3509 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17b19b774

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b19b774

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b9ed704f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 3951.871 ; gain = 100.059

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.476  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b9ed704f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 3951.871 ; gain = 100.059
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 153e4dc9d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 3951.871 ; gain = 100.059

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 3951.871 ; gain = 100.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 67 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 3951.871 ; gain = 137.426
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4070.582 ; gain = 118.711
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 68 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4108.391 ; gain = 37.809
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4188.293 ; gain = 55.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4188.293 ; gain = 55.203
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 15:55:16 2023...
[Wed Dec 27 15:55:19 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:04:08 . Memory (MB): peak = 2112.516 ; gain = 0.000
# synth_design -top $bdWrapperName
Command: synth_design -top design_1_wrapper
Starting synth_design
Using part: xc7z015clg485-2
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.230 ; gain = 409.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PXL_CLK_5X_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:483]
WARNING: [Synth 8-7071] port 'LOCKED_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:483]
WARNING: [Synth 8-7023] instance 'axi_dynclk_0' of module 'design_1_axi_dynclk_0_0' has 25 connections declared, but only 23 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:483]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1293]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4103]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4103]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1293]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1688]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3940]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3940]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1688]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_2_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1858]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XOWISC' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4797]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XOWISC' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4797]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_2_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1858]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 42 connections declared, but only 39 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:684]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' has 44 connections declared, but only 42 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:724]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:767]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RLAST' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RDATA' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 207 connections declared, but only 180 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:775]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:2058]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3148]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3148]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3273]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3273]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3405]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3405]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3551]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3551]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_17KQ732' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3683]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_17KQ732' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3683]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_VQEDA7' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3808]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_VQEDA7' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3808]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4492]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:4492]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (18) of module 'design_1_xbar_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3109]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (18) of module 'design_1_xbar_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:3113]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:2058]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1113]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'IBUF_DS_ODIV2' of module 'design_1_util_ds_buf_0_0' is unconnected for instance 'util_ds_buf_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7023] instance 'util_ds_buf_0' of module 'design_1_util_ds_buf_0_0' has 4 connections declared, but only 3 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1121]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 23 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1128]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1152]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1152]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 31 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1152]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_1_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_tc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_1_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_tc_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_1_0' is unconnected for instance 'v_tc_1' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1184]
WARNING: [Synth 8-7023] instance 'v_tc_1' of module 'design_1_v_tc_1_0' has 29 connections declared, but only 28 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1184]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'vtd_vblank' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'vtd_hblank' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'vtd_field_id' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' has 28 connections declared, but only 22 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1213]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/.Xil/Vivado-27432-DESKTOP-6MEICMT/realtime/design_1_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'design_1_xdma_0_0' has 56 connections declared, but only 50 given [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:1236]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (0#1) [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_VQEDA7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_17KQ732 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_YFYJ3U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_14WQB4R is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_XU9C55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_15SPJYW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_XOWISC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_XOWISC is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_HS4N6K is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_HS4N6K is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[5] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[4] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[5] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[4] in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2793.871 ; gain = 513.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.727 ; gain = 531.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.727 ; gain = 531.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2823.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0/design_1_v_tc_1_0_in_context.xdc] for cell 'design_1_i/v_tc_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0/design_1_v_tc_1_0_in_context.xdc] for cell 'design_1_i/v_tc_1'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME=~*/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK}'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:53]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:56]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:57]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:70]
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux_x0y0' not found. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux_x0y0' not found. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux_x0y0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux_x0y0'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pcie_block_i/PLPHYLNKUPN'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:81]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/pcie_block_i/PLRECEIVEDHOTRST'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXELECIDLE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHINITDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:88]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHALIGNDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXDLYSRESETDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:90]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXDLYSRESETDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXPHALIGNDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:92]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXCDRLOCK'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:93]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/CFGMSGRECEIVEDPMETO'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/PLL0LOCK'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:95]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXPMARESETDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:96]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXSYNCDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:97]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXSYNCDONE'. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:98]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2857.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_ref_clk_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_ref_clk_n[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_ref_clk_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_ref_clk_p[0]. (constraint file  c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_2/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[5] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[4] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[5] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[4] in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_0              |         1|
|2     |design_1_auto_pc_1              |         1|
|3     |design_1_auto_pc_2              |         1|
|4     |design_1_xbar_0                 |         1|
|5     |design_1_auto_pc_3              |         1|
|6     |design_1_axi_dynclk_0_0         |         1|
|7     |design_1_axi_gpio_0_0           |         1|
|8     |design_1_axi_vdma_0_0           |         1|
|9     |design_1_axi_vdma_1_0           |         1|
|10    |design_1_proc_sys_reset_0_0     |         1|
|11    |design_1_processing_system7_0_0 |         1|
|12    |design_1_rst_ps7_0_100M_0       |         1|
|13    |design_1_util_ds_buf_0_0        |         1|
|14    |design_1_util_ds_buf_1_0        |         1|
|15    |design_1_v_axi4s_vid_out_0_0    |         1|
|16    |design_1_v_tc_0_0               |         1|
|17    |design_1_v_tc_1_0               |         1|
|18    |design_1_v_vid_in_axi4s_0_0     |         1|
|19    |design_1_xdma_0_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc              |     4|
|5     |design_1_axi_dynclk_0         |     1|
|6     |design_1_axi_gpio_0           |     1|
|7     |design_1_axi_vdma_0           |     1|
|8     |design_1_axi_vdma_1           |     1|
|9     |design_1_proc_sys_reset_0     |     1|
|10    |design_1_processing_system7_0 |     1|
|11    |design_1_rst_ps7_0_100M       |     1|
|12    |design_1_util_ds_buf_0        |     1|
|13    |design_1_util_ds_buf_1        |     1|
|14    |design_1_v_axi4s_vid_out_0    |     1|
|15    |design_1_v_tc_0               |     1|
|16    |design_1_v_tc_1               |     1|
|17    |design_1_v_vid_in_axi4s_0     |     1|
|18    |design_1_xbar                 |     1|
|19    |design_1_xdma_0               |     1|
|20    |IBUF                          |    33|
|21    |IOBUF                         |     2|
|22    |OBUF                          |    34|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2857.801 ; gain = 531.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2857.801 ; gain = 577.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.dcp' for cell 'design_1_i/axi_vdma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0.dcp' for cell 'design_1_i/v_tc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0.dcp' for cell 'design_1_i/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0.dcp' for cell 'design_1_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 2885.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: design_1_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:134]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:134]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_in.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/hdmi_out.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
WARNING: [Constraints 18-619] A clock with name 'txoutclk_x0y0' already exists, overwriting the previous clock with the same name. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:53]
WARNING: [Constraints 18-619] A clock with name 'clk_125mhz_mux_x0y0' already exists, overwriting the previous clock with the same name. [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_125mhz_mux_x0y0' completely overrides clock 'clk_250mhz_mux_x0y0'.
New: create_generated_clock -name clk_125mhz_mux_x0y0 -source [get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0] -divide_by 1 [get_pins -hierarchical -filter NAME=~*/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O], [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc:65]
Previous: create_generated_clock -name clk_250mhz_mux_x0y0 -source [get_pins design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1] -divide_by 1 -add -master_clock [get_clocks clk_250mhz_x0y0] [get_pins design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O], [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:141]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.srcs/constrs_1/new/PCIe.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc] for cell 'design_1_i/v_tc_1/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_ports -scoped_to_current_instance clk]'. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:2]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-259] No clocks specified, please specify clocks using -clock, -fall_clock, -rise_clock options [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc:6]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0_clocks.xdc] for cell 'design_1_i/v_tc_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.gen/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-1714] 40 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Constraints 18-841] Port hdmi_in_vs has IOB constraint. But it drives multiple flops. Please specify IOB constraint on individual flop. The IOB constraint on port will be ignored.
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3663.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 448 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 398 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 21 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

Synth Design complete | Checksum: 98b2657d
INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 240 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 3663.773 ; gain = 1551.258
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.924 . Memory (MB): peak = 3663.773 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179bfbebd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3670.531 ; gain = 6.758

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 180 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 49 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d2170dc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3716.301 ; gain = 36.574
INFO: [Opt 31-389] Phase Retarget created 565 cells and removed 1854 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 10c7046de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.301 ; gain = 36.574
INFO: [Opt 31-389] Phase Constant propagation created 480 cells and removed 1752 cells
INFO: [Opt 31-1021] In phase Constant propagation, 444 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15ee6e8bb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3716.301 ; gain = 36.574
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4567 cells
INFO: [Opt 31-1021] In phase Sweep, 337 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG hdmi_in_clk_IBUF_BUFG_inst to drive 2426 load(s) on clock net hdmi_in_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 188a1eca7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3716.301 ; gain = 36.574
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2849ead2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.301 ; gain = 36.574
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26d59115b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.301 ; gain = 36.574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             565  |            1854  |                                            122  |
|  Constant propagation         |             480  |            1752  |                                            444  |
|  Sweep                        |               0  |            4567  |                                            337  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             84  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3716.301 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d063c062

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.301 ; gain = 36.574

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 18 Total Ports: 82
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1f0fce20e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 4053.070 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f0fce20e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4053.070 ; gain = 336.770

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15ce1d985

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4053.070 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 15ce1d985

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4053.070 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4053.070 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15ce1d985

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4053.070 ; gain = 389.297
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154713ad0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4053.070 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 137226a1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2584b3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2584b3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a2584b3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c8236f0d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20cc67464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20cc67464

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ef7a261a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1287 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 530 nets or LUTs. Breaked 0 LUT, combined 530 existing LUTs and moved 0 existing LUT
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out. Replicated 8 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4053.070 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            530  |                   530  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |            530  |                   531  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 186ce7d64

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 136030b13

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 2 Global Placement | Checksum: 136030b13

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10eb9290e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13eadc064

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f344962

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1238de59b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8c8fe42c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11d6cefba

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 6ce828b0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ebe5de7c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e382ca67

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e382ca67

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22e5fd59b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.094 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 152ca0e86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 152ca0e86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22e5fd59b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.543. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2889cfcf6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:57 . Memory (MB): peak = 4053.070 ; gain = 0.000

Time (s): cpu = 00:01:27 ; elapsed = 00:00:57 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2889cfcf6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2889cfcf6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2889cfcf6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2889cfcf6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4053.070 ; gain = 0.000

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21d2fe0d8

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000
Ending Placer Task | Checksum: 1737998fc

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 4053.070 ; gain = 0.000
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e1e77d55 ConstDB: 0 ShapeSum: 91921ba7 RouteDB: 0
Post Restoration Checksum: NetGraph: 74e86197 | NumContArr: a467da7 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 983934eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 983934eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 983934eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4053.070 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17a7502ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=-0.534 | THS=-1735.793|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f3e713eb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22e3d67c4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4053.070 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00290223 %
  Global Horizontal Routing Utilization  = 0.00108567 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37501
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1661cb3b2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1661cb3b2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1830c9546

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2919
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20394ca14

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 20394ca14

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20394ca14

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20394ca14

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 20394ca14

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1e3df1f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.476  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fe9d2efc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4053.070 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1fe9d2efc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.65899 %
  Global Horizontal Routing Utilization  = 12.3509 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17b19b774

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b19b774

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b9ed704f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 4053.070 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.476  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b9ed704f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 4053.070 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 153e4dc9d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 4053.070 ; gain = 0.000

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 4053.070 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 4053.070 ; gain = 0.000
# write_bitstream -force $projpath/$proj_name/$proj_name.runs/impl_1/$bdWrapperName.bit
Command: write_bitstream -force C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[14] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[0]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg has an input control pin design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg/RSTRAMARSTRAM (net: design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg_0) which is driven by a register (design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg has an input control pin design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg/RSTRAMARSTRAM (net: design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg_0) which is driven by a register (design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 84 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]... and (the first 15 of 58 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 35 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10771584 bits.
Writing bitstream C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vivado/PCIe_test/PCIe_test.runs/impl_1/design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4413.363 ; gain = 360.293
# write_hw_platform -fixed -include_bit -force -file $Vitispath/Vitis/$bdWrapperName.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vitis/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/Desktop/7015_s1/15_pcie_hdmi_inout/Vitis/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx2023.1/Vivado/2023.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.363 ; gain = 0.000
# add_files -fileset sources_1  -copy_to $projpath -force -quiet [glob -nocomplain $projpath/$proj_name/$proj_name.runs/impl_1/*.bit]
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 15:58:48 2023...
