% Hardware IRs

@misc{circt,
  author = {LLVM},
  title = {CIRCT: Circuit IR Compilers and Tools},
  howpublished = {\url{https://circt.llvm.org/}}
}

@inproceedings{coreir,
  title={Invoking and linking generators from multiple hardware languages using coreir},
  author={Daly, Ross and Truong, Lenny and Hanrahan, Pat},
  booktitle={Proceedings of the 1st Workshop on Open-Source EDA Technology},
  year={2018}
}

@misc{uhdm,
  author = {chipsalliance},
  title = {Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools.},
  howpublished = {\url{https://github.com/chipsalliance/UHDM}}
}

@inproceedings{firrtl,
  title={Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations},
  author={Izraelevitz, Adam and Koenig, Jack and Li, Patrick and Lin, Richard and Wang, Angie and Magyar, Albert and Kim, Donggyu and Schmidt, Colin and Markley, Chick and Lawson, Jim and others},
  booktitle={2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={209--216},
  year={2017},
  organization={IEEE}
}

@inproceedings{llhd,
  author = {Schuiki, Fabian and Kurth, Andreas and Grosser, Tobias and Benini, Luca},
  title = {LLHD: A Multi-Level Intermediate Representation for Hardware Description Languages},
  year = {2020},
  isbn = {9781450376136},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3385412.3386024},
  doi = {10.1145/3385412.3386024},
  booktitle = {Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation},
  pages = {258–271},
  numpages = {14},
  keywords = {transformation passes, hardware description languages, intermediate representations},
  location = {London, UK},
  series = {PLDI 2020}
}

% RTL-level Embedded HDLs

@inproceedings{lava,
  author = {Bjesse, Per and Claessen, Koen and Sheeran, Mary and Singh, Satnam},
  title = {Lava: Hardware Design in Haskell},
  year = {1998},
  isbn = {1581130244},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/289423.289440},
  doi = {10.1145/289423.289440},
  booktitle = {Proceedings of the Third ACM SIGPLAN International Conference on Functional Programming},
  pages = {174–184},
  numpages = {11},
  location = {Baltimore, Maryland, USA},
  series = {ICFP '98}
}

@inproceedings{chisel,
  author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi\v{z}ienis, Rimas and Wawrzynek, John and Asanovi\'{c}, Krste},
  title = {Chisel: Constructing Hardware in a Scala Embedded Language},
  year = {2012},
  isbn = {9781450311991},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/2228360.2228584},
  doi = {10.1145/2228360.2228584},
  booktitle = {Proceedings of the 49th Annual Design Automation Conference},
  pages = {1216–1225},
  numpages = {10},
  keywords = {CAD},
  location = {San Francisco, California},
  series = {DAC '12}
}

@misc{blarney,
  author = {Naylor, Matthew},
  title = {blarney: Haskell library for hardware description},
  howpublished = {\url{https://github.com/blarney-lang/blarney}}
}

@misc{migen,
  author = {m-labs},
  title = {Migen - A Python toolbox for building complex digital hardware},
  howpublished = {\url{https://github.com/m-labs/migen}}
}

@misc{amaranth,
  author = {whitequark},
  title = {Amaranth HDL -  A modern hardware definition language and toolchain based on Python},
  howpublished = {\url{https://github.com/amaranth-lang/amaranth}}
}

@phdthesis{pyrope,
  title={Design and Implementation of the Pyrope Hardware Language},
  author={Huang, Jing-Hsiang},
  year={2022},
  school={University of California, Santa Cruz}
}

% RTL-level Custom Compiler HDLs

@ARTICLE{pymtl3,
  author={Jiang, Shunning and Pan, Peitian and Ou, Yanghui and Batten, Christopher},
  journal={IEEE Micro},
  title={PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification},
  year={2020},
  volume={40},
  number={4},
  pages={58-66},
  doi={10.1109/MM.2020.2997638}
}

% Higher-abstraction HDLs

@inproceedings{bluespecverilog,
  title={Bluespec System Verilog: efficient, correct RTL from high level specifications},
  author={Nikhil, Rishiyur},
  booktitle={Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE'04.},
  pages={69--70},
  year={2004},
  organization={IEEE}
}

@INPROCEEDINGS{dfiant,
  author={Port, Oron and Etsion, Yoav},
  booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
  title={DFiant: A dataflow hardware description language},
  year={2017},
  volume={},
  number={},
  pages={1-4},
  doi={10.23919/FPL.2017.8056858}
}

@misc{pipelinec,
  author = {Julian Kemmerer},
  title = {PipelineC - A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.},
  howpublished = {\url{https://github.com/JulianKemmerer/PipelineC}}
}

@inproceedings{tlverilog,
  title={Timing-abstract circuit design in transaction-level Verilog},
  author={Hoover, Steven F},
  booktitle={2017 IEEE International Conference on Computer Design (ICCD)},
  pages={525--532},
  year={2017},
  organization={IEEE}
}

@inproceedings{shakeflow,
  title={ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators},
  author={Han, Sungsoo and Jang, Minseong and Kang, Jeehoon},
  booktitle={Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2},
  pages={702--717},
  year={2023}
}

% HLS

@inproceedings{legup,
  title={LegUp: high-level synthesis for FPGA-based processor/accelerator systems},
  author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={33--36},
  year={2011}
}

@inproceedings{calyx,
  author = {Nigam, Rachit and Thomas, Samuel and Li, Zhijing and Sampson, Adrian},
  title = {A Compiler Infrastructure for Accelerator Generators},
  year = {2021},
  isbn = {9781450383172},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3445814.3446712},
  doi = {10.1145/3445814.3446712},
  booktitle = {Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems},
  pages = {804–817},
  numpages = {14},
  keywords = {Intermediate Language, Accelerator Design},
  location = {Virtual, USA},
  series = {ASPLOS '21}
}

@inproceedings{hector,
  title={Hector: Multi-level Paradigm in Hardware Synthesis},
  author={Xu, Ruifan and Xiao, Youwei and Luo, Jin and Liang, Yun},
  booktitle={Workshop on Languages, Tools, and Techniques for Accelerator Design (LATTE)},
  year={2023}
}

@misc{xls,
  author = {Google},
  title = {XLS: Accelerated HW Synthesis},
  howpublished = {\url{https://github.com/google/xls}}
}
