 
****************************************
Report : area
Design : carrySelectAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 17:24:34 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed90nm_typ_ht (File: /home/user60/.sheshLabVLSI/VLSI-Project-Part1/CSA-Work/ref/models/saed90nm_typ_ht.db)

Number of ports:                          531
Number of nets:                           748
Number of cells:                          323
Number of combinational cells:            235
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                      11

Combinational area:               3011.788837
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:             101.395641

Total cell area:                  3011.788837
Total area:                       3113.184479
1
