-- SYNC AND NOTIFY SIGNALS (1-cycle macros) -- 
--macro CtlToRegs_port_notify :  boolean  := end macro; 
--macro CtlToRegs_port_sync   :  boolean  := end macro; 
--macro RegsToCtl_port_notify :  boolean  := end macro; 
--macro RegsToCtl_port_sync   :  boolean  := end macro; 


-- DP SIGNALS -- 
macro CtlToRegs_port_sig_dst       : unsigned       := CtlToRegs_port.dst       end macro; 
macro CtlToRegs_port_sig_dst_data  : unsigned       := CtlToRegs_port.dst_data  end macro; 
macro CtlToRegs_port_sig_req       : AccessType_Reg := CtlToRegs_port.req       end macro; 
macro CtlToRegs_port_sig_src1      : unsigned       := CtlToRegs_port.src1      end macro; 
macro CtlToRegs_port_sig_src2      : unsigned       := CtlToRegs_port.src2      end macro; 
macro RegsToCtl_port_sig_contents1 : unsigned       := RegsToCtl_port.contents1 end macro; 
macro RegsToCtl_port_sig_contents2 : unsigned       := RegsToCtl_port.contents2 end macro; 


--CONSTRAINTS-- 
constraint no_reset := rst = '0'; end constraint; 


-- VISIBLE REGISTERS --
macro RegsToCtl_data_contents1 : unsigned := RegsToCtl_data_signal.contents1 end macro; 
macro RegsToCtl_data_contents2 : unsigned := RegsToCtl_data_signal.contents2 end macro; 
macro reg_file_01 : unsigned := reg_file( 1) end macro; 
macro reg_file_02 : unsigned := reg_file( 2) end macro; 
macro reg_file_03 : unsigned := reg_file( 3) end macro; 
macro reg_file_04 : unsigned := reg_file( 4) end macro; 
macro reg_file_05 : unsigned := reg_file( 5) end macro; 
macro reg_file_06 : unsigned := reg_file( 6) end macro; 
macro reg_file_07 : unsigned := reg_file( 7) end macro; 
macro reg_file_08 : unsigned := reg_file( 8) end macro; 
macro reg_file_09 : unsigned := reg_file( 9) end macro; 
macro reg_file_10 : unsigned := reg_file(10) end macro; 
macro reg_file_11 : unsigned := reg_file(11) end macro; 
macro reg_file_12 : unsigned := reg_file(12) end macro; 
macro reg_file_13 : unsigned := reg_file(13) end macro; 
macro reg_file_14 : unsigned := reg_file(14) end macro; 
macro reg_file_15 : unsigned := reg_file(15) end macro; 
macro reg_file_16 : unsigned := reg_file(16) end macro; 
macro reg_file_17 : unsigned := reg_file(17) end macro; 
macro reg_file_18 : unsigned := reg_file(18) end macro; 
macro reg_file_19 : unsigned := reg_file(19) end macro; 
macro reg_file_20 : unsigned := reg_file(20) end macro; 
macro reg_file_21 : unsigned := reg_file(21) end macro; 
macro reg_file_22 : unsigned := reg_file(22) end macro; 
macro reg_file_23 : unsigned := reg_file(23) end macro; 
macro reg_file_24 : unsigned := reg_file(24) end macro; 
macro reg_file_25 : unsigned := reg_file(25) end macro; 
macro reg_file_26 : unsigned := reg_file(26) end macro; 
macro reg_file_27 : unsigned := reg_file(27) end macro; 
macro reg_file_28 : unsigned := reg_file(28) end macro; 
macro reg_file_29 : unsigned := reg_file(29) end macro; 
macro reg_file_30 : unsigned := reg_file(30) end macro; 
macro reg_file_31 : unsigned := reg_file(31) end macro; 


-- STATES -- 
macro run_0 : boolean := (section =  read) end macro;
macro run_1 : boolean := (section = write) end macro;


--Operations -- 
property reset is
assume:
	 reset_sequence;
prove:
	 at t: run_0;
	 at t: RegsToCtl_data_contents1 = 0;
	 at t: RegsToCtl_data_contents2 = 0;
	 at t: reg_file_01 = 0;
	 at t: reg_file_02 = 0;
	 at t: reg_file_03 = 0;
	 at t: reg_file_04 = 0;
	 at t: reg_file_05 = 0;
	 at t: reg_file_06 = 0;
	 at t: reg_file_07 = 0;
	 at t: reg_file_08 = 0;
	 at t: reg_file_09 = 0;
	 at t: reg_file_10 = 0;
	 at t: reg_file_11 = 0;
	 at t: reg_file_12 = 0;
	 at t: reg_file_13 = 0;
	 at t: reg_file_14 = 0;
	 at t: reg_file_15 = 0;
	 at t: reg_file_16 = 0;
	 at t: reg_file_17 = 0;
	 at t: reg_file_18 = 0;
	 at t: reg_file_19 = 0;
	 at t: reg_file_20 = 0;
	 at t: reg_file_21 = 0;
	 at t: reg_file_22 = 0;
	 at t: reg_file_23 = 0;
	 at t: reg_file_24 = 0;
	 at t: reg_file_25 = 0;
	 at t: reg_file_26 = 0;
	 at t: reg_file_27 = 0;
	 at t: reg_file_28 = 0;
	 at t: reg_file_29 = 0;
	 at t: reg_file_30 = 0;
	 at t: reg_file_31 = 0;
	 at t: CtlToRegs_port_notify = true;
	 at t: RegsToCtl_port_notify = false;
end property;


property run_0_read_0 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_1 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_2 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_3 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_4 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_5 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_6 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_7 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_8 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_9 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_10 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_11 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_12 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_13 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_14 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_15 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_16 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_17 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_18 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_19 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_20 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_21 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_22 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_23 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_24 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_25 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_26 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_27 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_28 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_29 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = CtlToRegs_port_sig_dst_data_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_30 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: not((CtlToRegs_port_sig_dst = 1));
	 at t: not((CtlToRegs_port_sig_dst = 2));
	 at t: not((CtlToRegs_port_sig_dst = 3));
	 at t: not((CtlToRegs_port_sig_dst = 4));
	 at t: not((CtlToRegs_port_sig_dst = 5));
	 at t: not((CtlToRegs_port_sig_dst = 6));
	 at t: not((CtlToRegs_port_sig_dst = 7));
	 at t: not((CtlToRegs_port_sig_dst = 8));
	 at t: not((CtlToRegs_port_sig_dst = 9));
	 at t: not((CtlToRegs_port_sig_dst = 10));
	 at t: not((CtlToRegs_port_sig_dst = 11));
	 at t: not((CtlToRegs_port_sig_dst = 12));
	 at t: not((CtlToRegs_port_sig_dst = 13));
	 at t: not((CtlToRegs_port_sig_dst = 14));
	 at t: not((CtlToRegs_port_sig_dst = 15));
	 at t: not((CtlToRegs_port_sig_dst = 16));
	 at t: not((CtlToRegs_port_sig_dst = 17));
	 at t: not((CtlToRegs_port_sig_dst = 18));
	 at t: not((CtlToRegs_port_sig_dst = 19));
	 at t: not((CtlToRegs_port_sig_dst = 20));
	 at t: not((CtlToRegs_port_sig_dst = 21));
	 at t: not((CtlToRegs_port_sig_dst = 22));
	 at t: not((CtlToRegs_port_sig_dst = 23));
	 at t: not((CtlToRegs_port_sig_dst = 24));
	 at t: not((CtlToRegs_port_sig_dst = 25));
	 at t: not((CtlToRegs_port_sig_dst = 26));
	 at t: not((CtlToRegs_port_sig_dst = 27));
	 at t: not((CtlToRegs_port_sig_dst = 28));
	 at t: not((CtlToRegs_port_sig_dst = 29));
	 at t: not((CtlToRegs_port_sig_dst = 30));
	 at t: not((CtlToRegs_port_sig_dst = 31));
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_31 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	CtlToRegs_port_sig_dst_data_at_t = CtlToRegs_port_sig_dst_data@t,
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_WR);
	 at t: (CtlToRegs_port_sig_dst = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = CtlToRegs_port_sig_dst_data_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property run_0_read_32 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_33 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_34 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_35 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_36 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_37 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_38 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_39 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_40 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_41 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_42 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_43 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_44 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_45 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_46 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_47 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_48 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_49 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_50 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_51 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_52 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_53 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_54 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_55 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_56 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_57 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_58 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_59 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_60 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_61 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_62 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_63 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_64 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_65 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_66 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_67 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_68 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_69 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_70 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_71 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_72 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_73 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_74 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_75 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_76 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_77 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_78 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_79 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_80 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_81 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_82 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_83 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_84 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_85 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_86 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_87 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_88 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_89 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_90 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_91 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_92 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_93 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_94 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_95 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_96 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_97 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_98 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_99 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_100 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_101 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_102 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_103 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_104 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_105 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_106 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_107 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_108 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_109 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_110 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_111 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_112 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_113 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_114 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_115 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_116 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_117 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_118 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_119 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_120 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_121 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_122 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_123 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_124 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_125 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_126 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_127 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_128 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_129 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_130 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_131 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_132 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_133 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_134 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_135 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_136 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_137 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_138 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_139 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_140 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_141 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_142 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_143 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_144 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_145 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_146 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_147 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_148 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_149 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_150 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_151 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_152 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_153 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_154 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_155 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_156 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_157 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_158 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_159 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_160 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_161 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_162 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_163 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_164 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_165 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_166 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_167 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_168 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_169 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_170 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_171 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_172 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_173 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_174 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_175 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_176 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_177 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_178 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_179 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_180 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_181 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_182 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_183 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_184 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_185 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_186 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_187 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_188 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_189 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_190 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_191 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_192 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_193 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_194 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_195 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_196 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_197 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_198 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_199 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_200 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_201 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_202 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_203 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_204 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_205 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_206 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_207 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_208 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_209 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_210 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_211 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_212 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_213 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_214 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_215 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_216 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_217 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_218 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_219 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_220 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_221 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_222 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_223 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_224 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_225 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_226 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_227 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_228 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_229 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_230 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_231 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_232 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_233 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_234 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_235 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_236 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_237 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_238 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_239 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_240 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_241 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_242 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_243 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_244 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_245 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_246 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_247 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_248 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_249 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_250 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_251 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_252 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_253 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_254 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_255 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_256 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_257 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_258 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_259 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_260 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_261 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_262 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_263 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_264 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_265 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_266 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_267 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_268 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_269 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_270 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_271 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_272 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_273 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_274 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_275 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_276 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_277 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_278 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_279 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_280 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_281 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_282 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_283 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_284 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_285 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_286 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_287 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_288 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_289 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_290 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_291 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_292 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_293 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_294 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_295 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_296 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_297 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_298 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_299 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_300 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_301 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_302 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_303 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_304 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_305 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_306 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_307 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_308 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_309 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_310 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_311 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_312 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_313 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_314 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_315 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_316 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_317 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_318 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_319 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_320 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_321 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_322 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_323 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_324 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_325 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_326 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_327 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_328 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_329 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_330 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_331 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_332 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_333 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_334 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_335 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_336 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_337 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_338 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_339 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_340 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_341 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_342 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_343 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_344 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_345 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_346 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_347 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_348 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_349 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_350 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_351 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_352 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_353 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_354 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_355 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_356 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_357 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_358 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_359 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_360 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_361 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_362 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_363 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_364 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_365 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_366 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_367 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_368 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_369 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_370 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_371 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_372 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_373 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_374 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_375 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_376 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_377 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_378 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_379 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_380 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_381 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_382 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_383 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_384 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_385 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_386 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_387 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_388 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_389 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_390 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_391 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_392 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_393 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_394 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_395 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_396 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_397 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_398 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_399 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_400 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_401 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_402 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_403 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_404 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_405 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_406 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_407 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_408 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_409 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_410 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_411 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_412 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_413 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_414 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_415 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_416 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_417 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_418 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_419 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_420 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_421 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_422 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_423 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_424 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_425 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_426 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_427 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_428 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_429 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_430 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_431 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_432 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_433 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_434 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_435 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_436 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_437 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_438 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_439 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_440 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_441 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_442 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_443 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_444 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_445 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_446 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_447 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_448 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_449 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_450 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_451 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_452 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_453 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_454 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_455 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_456 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_457 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_458 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_459 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_460 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_461 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_462 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_463 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_464 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_465 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_466 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_467 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_468 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_469 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_470 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_471 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_472 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_473 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_474 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_475 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_476 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_477 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_478 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_479 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_480 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_481 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_482 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_483 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_484 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_485 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_486 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_487 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_488 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_489 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_490 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_491 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_492 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_493 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_494 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_495 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_496 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_497 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_498 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_499 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_500 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_501 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_502 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_503 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_504 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_505 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_506 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_507 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_508 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_509 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_510 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_511 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_512 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_513 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_514 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_515 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_516 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_517 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_518 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_519 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_520 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_521 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_522 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_523 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_524 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_525 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_526 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_527 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_528 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_529 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_530 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 0);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = 0;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = 0;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_531 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_532 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_533 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_534 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_535 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_536 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_537 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_538 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_539 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_540 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_541 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_542 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_543 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_544 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_545 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_546 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_547 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_548 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_549 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_550 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_551 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_552 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_553 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_554 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_555 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_556 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_557 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_558 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_559 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_560 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_561 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_562 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 0);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = 0;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = 0;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_563 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_564 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 1);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_565 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_566 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_567 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_568 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_569 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_570 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_571 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_572 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_573 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_574 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_575 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_576 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_577 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_578 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_579 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_580 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_581 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_582 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_583 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_584 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_585 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_586 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_587 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_588 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_589 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_590 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_591 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_592 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_593 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_594 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_595 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 1);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_01_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_01_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_596 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_597 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 2);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_598 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_599 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_600 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_601 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_602 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_603 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_604 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_605 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_606 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_607 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_608 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_609 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_610 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_611 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_612 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_613 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_614 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_615 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_616 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_617 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_618 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_619 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_620 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_621 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_622 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_623 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_624 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_625 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_626 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_627 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 2);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_02_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_02_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_628 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_629 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 3);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_630 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_631 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_632 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_633 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_634 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_635 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_636 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_637 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_638 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_639 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_640 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_641 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_642 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_643 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_644 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_645 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_646 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_647 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_648 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_649 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_650 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_651 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_652 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_653 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_654 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_655 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_656 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_657 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_658 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 3);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_03_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_03_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_659 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_660 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 4);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_661 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_662 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_663 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_664 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_665 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_666 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_667 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_668 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_669 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_670 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_671 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_672 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_673 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_674 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_675 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_676 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_677 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_678 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_679 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_680 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_681 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_682 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_683 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_684 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_685 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_686 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_687 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_688 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 4);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_04_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_04_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_689 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_690 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 5);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_691 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_692 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_693 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_694 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_695 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_696 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_697 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_698 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_699 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_700 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_701 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_702 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_703 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_704 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_705 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_706 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_707 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_708 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_709 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_710 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_711 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_712 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_713 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_714 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_715 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_716 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_717 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 5);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_05_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_05_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_718 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_719 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 6);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_720 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_721 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_722 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_723 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_724 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_725 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_726 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_727 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_728 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_729 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_730 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_731 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_732 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_733 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_734 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_735 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_736 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_737 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_738 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_739 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_740 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_741 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_742 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_743 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_744 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_745 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 6);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_06_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_06_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_746 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_747 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 7);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_748 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_749 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_750 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_751 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_752 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_753 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_754 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_755 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_756 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_757 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_758 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_759 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_760 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_761 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_762 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_763 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_764 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_765 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_766 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_767 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_768 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_769 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_770 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_771 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_772 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 7);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_07_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_07_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_773 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_774 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 8);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_775 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_776 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_777 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_778 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_779 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_780 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_781 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_782 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_783 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_784 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_785 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_786 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_787 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_788 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_789 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_790 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_791 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_792 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_793 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_794 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_795 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_796 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_797 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_798 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 8);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_08_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_08_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_799 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_800 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 9);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_801 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_802 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_803 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_804 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_805 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_806 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_807 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_808 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_809 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_810 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_811 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_812 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_813 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_814 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_815 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_816 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_817 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_818 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_819 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_820 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_821 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_822 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_823 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 9);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_09_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_09_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_824 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_825 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 10);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_826 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_827 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_828 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_829 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_830 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_831 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_832 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_833 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_834 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_835 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_836 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_837 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_838 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_839 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_840 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_841 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_842 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_843 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_844 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_845 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_846 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_847 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 10);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_10_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_10_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_848 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_849 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 11);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_850 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_851 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_852 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_853 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_854 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_855 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_856 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_857 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_858 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_859 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_860 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_861 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_862 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_863 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_864 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_865 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_866 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_867 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_868 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_869 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_870 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 11);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_11_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_11_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_871 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_872 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 12);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_873 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_874 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_875 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_876 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_877 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_878 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_879 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_880 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_881 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_882 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_883 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_884 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_885 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_886 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_887 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_888 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_889 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_890 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_891 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_892 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 12);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_12_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_12_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_893 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_894 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 13);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_895 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_896 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_897 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_898 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_899 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_900 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_901 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_902 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_903 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_904 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_905 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_906 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_907 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_908 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_909 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_910 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_911 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_912 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_913 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 13);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_13_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_13_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_914 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_915 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 14);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_916 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_917 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_918 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_919 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_920 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_921 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_922 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_923 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_924 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_925 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_926 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_927 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_928 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_929 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_930 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_931 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_932 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_933 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 14);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_14_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_14_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_934 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_935 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 15);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_936 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_937 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_938 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_939 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_940 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_941 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_942 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_943 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_944 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_945 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_946 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_947 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_948 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_949 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_950 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_951 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_952 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 15);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_15_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_15_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_953 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_954 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 16);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_955 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_956 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_957 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_958 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_959 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_960 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_961 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_962 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_963 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_964 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_965 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_966 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_967 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_968 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_969 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_970 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 16);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_16_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_16_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_971 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_972 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 17);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_973 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_974 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_975 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_976 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_977 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_978 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_979 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_980 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_981 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_982 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_983 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_984 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_985 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_986 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_987 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 17);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_17_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_17_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_988 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_989 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 18);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_990 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_991 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_992 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_993 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_994 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_995 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_996 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_997 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_998 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_999 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1000 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1001 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1002 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1003 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 18);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_18_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_18_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1004 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1005 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 19);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1006 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1007 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1008 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1009 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1010 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1011 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1012 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1013 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1014 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1015 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1016 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1017 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1018 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 19);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_19_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_19_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1019 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1020 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 20);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1021 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1022 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1023 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1024 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1025 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1026 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1027 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1028 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1029 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1030 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1031 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1032 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 20);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_20_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_20_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1033 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1034 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 21);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1035 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1036 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1037 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1038 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1039 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1040 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1041 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1042 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1043 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1044 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1045 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 21);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_21_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_21_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1046 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1047 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 22);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1048 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1049 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1050 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1051 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1052 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1053 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1054 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1055 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1056 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1057 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 22);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_22_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_22_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1058 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1059 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 23);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1060 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1061 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1062 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1063 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1064 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1065 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1066 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1067 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1068 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 23);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_23_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_23_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1069 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1070 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 24);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1071 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1072 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1073 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1074 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1075 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1076 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1077 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1078 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 24);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_24_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_24_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1079 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1080 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 25);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1081 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1082 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1083 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1084 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1085 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1086 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1087 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 25);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_25_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_25_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1088 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1089 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 26);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1090 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1091 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1092 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1093 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1094 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1095 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 26);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_26_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_26_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1096 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1097 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 27);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1098 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1099 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1100 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1101 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1102 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 27);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_27_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_27_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1103 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1104 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 28);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1105 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1106 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1107 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1108 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 28);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_28_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_28_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1109 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1110 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 29);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1111 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1112 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1113 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 29);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_29_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_29_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1114 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1115 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1116 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 30);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1117 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 30);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_30_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_30_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1118 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src2 = 0));
	 at t: not((CtlToRegs_port_sig_src2 = 1));
	 at t: not((CtlToRegs_port_sig_src2 = 2));
	 at t: not((CtlToRegs_port_sig_src2 = 3));
	 at t: not((CtlToRegs_port_sig_src2 = 4));
	 at t: not((CtlToRegs_port_sig_src2 = 5));
	 at t: not((CtlToRegs_port_sig_src2 = 6));
	 at t: not((CtlToRegs_port_sig_src2 = 7));
	 at t: not((CtlToRegs_port_sig_src2 = 8));
	 at t: not((CtlToRegs_port_sig_src2 = 9));
	 at t: not((CtlToRegs_port_sig_src2 = 10));
	 at t: not((CtlToRegs_port_sig_src2 = 11));
	 at t: not((CtlToRegs_port_sig_src2 = 12));
	 at t: not((CtlToRegs_port_sig_src2 = 13));
	 at t: not((CtlToRegs_port_sig_src2 = 14));
	 at t: not((CtlToRegs_port_sig_src2 = 15));
	 at t: not((CtlToRegs_port_sig_src2 = 16));
	 at t: not((CtlToRegs_port_sig_src2 = 17));
	 at t: not((CtlToRegs_port_sig_src2 = 18));
	 at t: not((CtlToRegs_port_sig_src2 = 19));
	 at t: not((CtlToRegs_port_sig_src2 = 20));
	 at t: not((CtlToRegs_port_sig_src2 = 21));
	 at t: not((CtlToRegs_port_sig_src2 = 22));
	 at t: not((CtlToRegs_port_sig_src2 = 23));
	 at t: not((CtlToRegs_port_sig_src2 = 24));
	 at t: not((CtlToRegs_port_sig_src2 = 25));
	 at t: not((CtlToRegs_port_sig_src2 = 26));
	 at t: not((CtlToRegs_port_sig_src2 = 27));
	 at t: not((CtlToRegs_port_sig_src2 = 28));
	 at t: not((CtlToRegs_port_sig_src2 = 29));
	 at t: not((CtlToRegs_port_sig_src2 = 30));
	 at t: not((CtlToRegs_port_sig_src2 = 31));
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1119 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: not((CtlToRegs_port_sig_src1 = 0));
	 at t: not((CtlToRegs_port_sig_src1 = 1));
	 at t: not((CtlToRegs_port_sig_src1 = 2));
	 at t: not((CtlToRegs_port_sig_src1 = 3));
	 at t: not((CtlToRegs_port_sig_src1 = 4));
	 at t: not((CtlToRegs_port_sig_src1 = 5));
	 at t: not((CtlToRegs_port_sig_src1 = 6));
	 at t: not((CtlToRegs_port_sig_src1 = 7));
	 at t: not((CtlToRegs_port_sig_src1 = 8));
	 at t: not((CtlToRegs_port_sig_src1 = 9));
	 at t: not((CtlToRegs_port_sig_src1 = 10));
	 at t: not((CtlToRegs_port_sig_src1 = 11));
	 at t: not((CtlToRegs_port_sig_src1 = 12));
	 at t: not((CtlToRegs_port_sig_src1 = 13));
	 at t: not((CtlToRegs_port_sig_src1 = 14));
	 at t: not((CtlToRegs_port_sig_src1 = 15));
	 at t: not((CtlToRegs_port_sig_src1 = 16));
	 at t: not((CtlToRegs_port_sig_src1 = 17));
	 at t: not((CtlToRegs_port_sig_src1 = 18));
	 at t: not((CtlToRegs_port_sig_src1 = 19));
	 at t: not((CtlToRegs_port_sig_src1 = 20));
	 at t: not((CtlToRegs_port_sig_src1 = 21));
	 at t: not((CtlToRegs_port_sig_src1 = 22));
	 at t: not((CtlToRegs_port_sig_src1 = 23));
	 at t: not((CtlToRegs_port_sig_src1 = 24));
	 at t: not((CtlToRegs_port_sig_src1 = 25));
	 at t: not((CtlToRegs_port_sig_src1 = 26));
	 at t: not((CtlToRegs_port_sig_src1 = 27));
	 at t: not((CtlToRegs_port_sig_src1 = 28));
	 at t: not((CtlToRegs_port_sig_src1 = 29));
	 at t: not((CtlToRegs_port_sig_src1 = 30));
	 at t: not((CtlToRegs_port_sig_src1 = 31));
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_0_read_1120 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: (CtlToRegs_port_sig_req = REG_RD);
	 at t: (CtlToRegs_port_sig_src1 = 31);
	 at t: (CtlToRegs_port_sig_src2 = 31);
	 at t: CtlToRegs_port_sync;
prove:
	 at t_end: run_1;
	 at t_end: RegsToCtl_data_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_data_contents2 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents1 = reg_file_31_at_t;
	 at t_end: RegsToCtl_port_sig_contents2 = reg_file_31_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end]: CtlToRegs_port_notify = false;
	 during[t+1, t_end-1]: RegsToCtl_port_notify = false;
	 at t_end: RegsToCtl_port_notify = true;
end property;

property run_1_write_1121 is
dependencies: no_reset;
for timepoints:
	 t_end = t+1;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_1;
	 at t: RegsToCtl_port_sync;
prove:
	 at t_end: run_0;
	 at t_end: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t_end: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t_end: reg_file_01 = reg_file_01_at_t;
	 at t_end: reg_file_02 = reg_file_02_at_t;
	 at t_end: reg_file_03 = reg_file_03_at_t;
	 at t_end: reg_file_04 = reg_file_04_at_t;
	 at t_end: reg_file_05 = reg_file_05_at_t;
	 at t_end: reg_file_06 = reg_file_06_at_t;
	 at t_end: reg_file_07 = reg_file_07_at_t;
	 at t_end: reg_file_08 = reg_file_08_at_t;
	 at t_end: reg_file_09 = reg_file_09_at_t;
	 at t_end: reg_file_10 = reg_file_10_at_t;
	 at t_end: reg_file_11 = reg_file_11_at_t;
	 at t_end: reg_file_12 = reg_file_12_at_t;
	 at t_end: reg_file_13 = reg_file_13_at_t;
	 at t_end: reg_file_14 = reg_file_14_at_t;
	 at t_end: reg_file_15 = reg_file_15_at_t;
	 at t_end: reg_file_16 = reg_file_16_at_t;
	 at t_end: reg_file_17 = reg_file_17_at_t;
	 at t_end: reg_file_18 = reg_file_18_at_t;
	 at t_end: reg_file_19 = reg_file_19_at_t;
	 at t_end: reg_file_20 = reg_file_20_at_t;
	 at t_end: reg_file_21 = reg_file_21_at_t;
	 at t_end: reg_file_22 = reg_file_22_at_t;
	 at t_end: reg_file_23 = reg_file_23_at_t;
	 at t_end: reg_file_24 = reg_file_24_at_t;
	 at t_end: reg_file_25 = reg_file_25_at_t;
	 at t_end: reg_file_26 = reg_file_26_at_t;
	 at t_end: reg_file_27 = reg_file_27_at_t;
	 at t_end: reg_file_28 = reg_file_28_at_t;
	 at t_end: reg_file_29 = reg_file_29_at_t;
	 at t_end: reg_file_30 = reg_file_30_at_t;
	 at t_end: reg_file_31 = reg_file_31_at_t;
	 during[t+1, t_end-1]: CtlToRegs_port_notify = false;
	 at t_end: CtlToRegs_port_notify = true;
	 during[t+1, t_end]: RegsToCtl_port_notify = false;
end property;

property wait_run_0 is
dependencies: no_reset;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_0;
	 at t: not(CtlToRegs_port_sync);
prove:
	 at t+1: run_0;
	 at t+1: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t+1: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t+1: reg_file_01 = reg_file_01_at_t;
	 at t+1: reg_file_02 = reg_file_02_at_t;
	 at t+1: reg_file_03 = reg_file_03_at_t;
	 at t+1: reg_file_04 = reg_file_04_at_t;
	 at t+1: reg_file_05 = reg_file_05_at_t;
	 at t+1: reg_file_06 = reg_file_06_at_t;
	 at t+1: reg_file_07 = reg_file_07_at_t;
	 at t+1: reg_file_08 = reg_file_08_at_t;
	 at t+1: reg_file_09 = reg_file_09_at_t;
	 at t+1: reg_file_10 = reg_file_10_at_t;
	 at t+1: reg_file_11 = reg_file_11_at_t;
	 at t+1: reg_file_12 = reg_file_12_at_t;
	 at t+1: reg_file_13 = reg_file_13_at_t;
	 at t+1: reg_file_14 = reg_file_14_at_t;
	 at t+1: reg_file_15 = reg_file_15_at_t;
	 at t+1: reg_file_16 = reg_file_16_at_t;
	 at t+1: reg_file_17 = reg_file_17_at_t;
	 at t+1: reg_file_18 = reg_file_18_at_t;
	 at t+1: reg_file_19 = reg_file_19_at_t;
	 at t+1: reg_file_20 = reg_file_20_at_t;
	 at t+1: reg_file_21 = reg_file_21_at_t;
	 at t+1: reg_file_22 = reg_file_22_at_t;
	 at t+1: reg_file_23 = reg_file_23_at_t;
	 at t+1: reg_file_24 = reg_file_24_at_t;
	 at t+1: reg_file_25 = reg_file_25_at_t;
	 at t+1: reg_file_26 = reg_file_26_at_t;
	 at t+1: reg_file_27 = reg_file_27_at_t;
	 at t+1: reg_file_28 = reg_file_28_at_t;
	 at t+1: reg_file_29 = reg_file_29_at_t;
	 at t+1: reg_file_30 = reg_file_30_at_t;
	 at t+1: reg_file_31 = reg_file_31_at_t;
	 at t+1: CtlToRegs_port_notify = true;
	 at t+1: RegsToCtl_port_notify = false;
end property;

property wait_run_1 is
dependencies: no_reset;
freeze:
	RegsToCtl_data_contents1_at_t = RegsToCtl_data_contents1@t,
	RegsToCtl_data_contents2_at_t = RegsToCtl_data_contents2@t,
	reg_file_01_at_t = reg_file_01@t,
	reg_file_02_at_t = reg_file_02@t,
	reg_file_03_at_t = reg_file_03@t,
	reg_file_04_at_t = reg_file_04@t,
	reg_file_05_at_t = reg_file_05@t,
	reg_file_06_at_t = reg_file_06@t,
	reg_file_07_at_t = reg_file_07@t,
	reg_file_08_at_t = reg_file_08@t,
	reg_file_09_at_t = reg_file_09@t,
	reg_file_10_at_t = reg_file_10@t,
	reg_file_11_at_t = reg_file_11@t,
	reg_file_12_at_t = reg_file_12@t,
	reg_file_13_at_t = reg_file_13@t,
	reg_file_14_at_t = reg_file_14@t,
	reg_file_15_at_t = reg_file_15@t,
	reg_file_16_at_t = reg_file_16@t,
	reg_file_17_at_t = reg_file_17@t,
	reg_file_18_at_t = reg_file_18@t,
	reg_file_19_at_t = reg_file_19@t,
	reg_file_20_at_t = reg_file_20@t,
	reg_file_21_at_t = reg_file_21@t,
	reg_file_22_at_t = reg_file_22@t,
	reg_file_23_at_t = reg_file_23@t,
	reg_file_24_at_t = reg_file_24@t,
	reg_file_25_at_t = reg_file_25@t,
	reg_file_26_at_t = reg_file_26@t,
	reg_file_27_at_t = reg_file_27@t,
	reg_file_28_at_t = reg_file_28@t,
	reg_file_29_at_t = reg_file_29@t,
	reg_file_30_at_t = reg_file_30@t,
	reg_file_31_at_t = reg_file_31@t;
assume: 
	 at t: run_1;
	 at t: not(RegsToCtl_port_sync);
prove:
	 at t+1: run_1;
	 at t+1: RegsToCtl_data_contents1 = RegsToCtl_data_contents1_at_t;
	 at t+1: RegsToCtl_data_contents2 = RegsToCtl_data_contents2_at_t;
	 at t+1: RegsToCtl_port_sig_contents1 = RegsToCtl_data_contents1_at_t;
	 at t+1: RegsToCtl_port_sig_contents2 = RegsToCtl_data_contents2_at_t;
	 at t+1: reg_file_01 = reg_file_01_at_t;
	 at t+1: reg_file_02 = reg_file_02_at_t;
	 at t+1: reg_file_03 = reg_file_03_at_t;
	 at t+1: reg_file_04 = reg_file_04_at_t;
	 at t+1: reg_file_05 = reg_file_05_at_t;
	 at t+1: reg_file_06 = reg_file_06_at_t;
	 at t+1: reg_file_07 = reg_file_07_at_t;
	 at t+1: reg_file_08 = reg_file_08_at_t;
	 at t+1: reg_file_09 = reg_file_09_at_t;
	 at t+1: reg_file_10 = reg_file_10_at_t;
	 at t+1: reg_file_11 = reg_file_11_at_t;
	 at t+1: reg_file_12 = reg_file_12_at_t;
	 at t+1: reg_file_13 = reg_file_13_at_t;
	 at t+1: reg_file_14 = reg_file_14_at_t;
	 at t+1: reg_file_15 = reg_file_15_at_t;
	 at t+1: reg_file_16 = reg_file_16_at_t;
	 at t+1: reg_file_17 = reg_file_17_at_t;
	 at t+1: reg_file_18 = reg_file_18_at_t;
	 at t+1: reg_file_19 = reg_file_19_at_t;
	 at t+1: reg_file_20 = reg_file_20_at_t;
	 at t+1: reg_file_21 = reg_file_21_at_t;
	 at t+1: reg_file_22 = reg_file_22_at_t;
	 at t+1: reg_file_23 = reg_file_23_at_t;
	 at t+1: reg_file_24 = reg_file_24_at_t;
	 at t+1: reg_file_25 = reg_file_25_at_t;
	 at t+1: reg_file_26 = reg_file_26_at_t;
	 at t+1: reg_file_27 = reg_file_27_at_t;
	 at t+1: reg_file_28 = reg_file_28_at_t;
	 at t+1: reg_file_29 = reg_file_29_at_t;
	 at t+1: reg_file_30 = reg_file_30_at_t;
	 at t+1: reg_file_31 = reg_file_31_at_t;
	 at t+1: CtlToRegs_port_notify = false;
	 at t+1: RegsToCtl_port_notify = true;
end property;
