

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s'
================================================================
* Date:           Tue Feb 11 03:46:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx"   --->   Operation 6 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 7 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 8 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 9 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 10 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 11 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 12 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 13 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 14 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 15 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 16 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 17 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 18 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_7_val"   --->   Operation 19 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_6_val"   --->   Operation 20 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_5_val"   --->   Operation 21 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_4_val"   --->   Operation 22 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_3_val"   --->   Operation 23 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_2_val"   --->   Operation 24 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_1_val"   --->   Operation 25 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_0_val"   --->   Operation 26 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_99_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_99_val"   --->   Operation 27 'read' 'data_99_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_98_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_98_val"   --->   Operation 28 'read' 'data_98_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_97_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_97_val"   --->   Operation 29 'read' 'data_97_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_96_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_96_val"   --->   Operation 30 'read' 'data_96_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_95_val"   --->   Operation 31 'read' 'data_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_94_val"   --->   Operation 32 'read' 'data_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_93_val"   --->   Operation 33 'read' 'data_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_92_val"   --->   Operation 34 'read' 'data_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_91_val"   --->   Operation 35 'read' 'data_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_90_val"   --->   Operation 36 'read' 'data_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_89_val"   --->   Operation 37 'read' 'data_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_88_val"   --->   Operation 38 'read' 'data_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_87_val"   --->   Operation 39 'read' 'data_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_86_val"   --->   Operation 40 'read' 'data_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_85_val"   --->   Operation 41 'read' 'data_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_84_val"   --->   Operation 42 'read' 'data_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_83_val"   --->   Operation 43 'read' 'data_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_82_val"   --->   Operation 44 'read' 'data_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_81_val"   --->   Operation 45 'read' 'data_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_80_val"   --->   Operation 46 'read' 'data_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_79_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_79_val"   --->   Operation 47 'read' 'data_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_78_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_78_val"   --->   Operation 48 'read' 'data_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_77_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_77_val"   --->   Operation 49 'read' 'data_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_76_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_76_val"   --->   Operation 50 'read' 'data_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_75_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_75_val"   --->   Operation 51 'read' 'data_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_74_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_74_val"   --->   Operation 52 'read' 'data_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_73_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_73_val"   --->   Operation 53 'read' 'data_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_72_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_72_val"   --->   Operation 54 'read' 'data_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_71_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_71_val"   --->   Operation 55 'read' 'data_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_70_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_70_val"   --->   Operation 56 'read' 'data_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_69_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_69_val"   --->   Operation 57 'read' 'data_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_68_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_68_val"   --->   Operation 58 'read' 'data_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_67_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_67_val"   --->   Operation 59 'read' 'data_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_66_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_66_val"   --->   Operation 60 'read' 'data_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_65_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_65_val"   --->   Operation 61 'read' 'data_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_64_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_64_val"   --->   Operation 62 'read' 'data_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_63_val"   --->   Operation 63 'read' 'data_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_62_val"   --->   Operation 64 'read' 'data_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_61_val"   --->   Operation 65 'read' 'data_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_60_val"   --->   Operation 66 'read' 'data_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_59_val"   --->   Operation 67 'read' 'data_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_58_val"   --->   Operation 68 'read' 'data_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_57_val"   --->   Operation 69 'read' 'data_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_56_val"   --->   Operation 70 'read' 'data_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_55_val"   --->   Operation 71 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_54_val"   --->   Operation 72 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_53_val"   --->   Operation 73 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_52_val"   --->   Operation 74 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_51_val"   --->   Operation 75 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_50_val"   --->   Operation 76 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_49_val"   --->   Operation 77 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_48_val"   --->   Operation 78 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_47_val"   --->   Operation 79 'read' 'data_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_46_val"   --->   Operation 80 'read' 'data_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_45_val"   --->   Operation 81 'read' 'data_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_44_val"   --->   Operation 82 'read' 'data_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_43_val"   --->   Operation 83 'read' 'data_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_42_val"   --->   Operation 84 'read' 'data_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_41_val"   --->   Operation 85 'read' 'data_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_40_val"   --->   Operation 86 'read' 'data_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_39_val"   --->   Operation 87 'read' 'data_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_38_val"   --->   Operation 88 'read' 'data_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_37_val"   --->   Operation 89 'read' 'data_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_36_val"   --->   Operation 90 'read' 'data_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_35_val"   --->   Operation 91 'read' 'data_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_34_val"   --->   Operation 92 'read' 'data_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_33_val"   --->   Operation 93 'read' 'data_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_32_val"   --->   Operation 94 'read' 'data_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_31_val"   --->   Operation 95 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_30_val"   --->   Operation 96 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_29_val"   --->   Operation 97 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_28_val"   --->   Operation 98 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_27_val"   --->   Operation 99 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_26_val"   --->   Operation 100 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_25_val"   --->   Operation 101 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_24_val"   --->   Operation 102 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_23_val"   --->   Operation 103 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_22_val"   --->   Operation 104 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_21_val"   --->   Operation 105 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_20_val"   --->   Operation 106 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_19_val"   --->   Operation 107 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_18_val"   --->   Operation 108 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_17_val"   --->   Operation 109 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_16_val"   --->   Operation 110 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_15_val"   --->   Operation 111 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_14_val"   --->   Operation 112 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_13_val"   --->   Operation 113 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val"   --->   Operation 114 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_11_val"   --->   Operation 115 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_10_val"   --->   Operation 116 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_9_val"   --->   Operation 117 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_8_val"   --->   Operation 118 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 119 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 120 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 121 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 122 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_3_val"   --->   Operation 123 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val"   --->   Operation 124 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_1_val"   --->   Operation 125 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val"   --->   Operation 126 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.93ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_0_val_read, i7 1, i13 %data_1_val_read, i7 2, i13 %data_2_val_read, i7 3, i13 %data_3_val_read, i7 4, i13 %data_4_val_read, i7 5, i13 %data_5_val_read, i7 6, i13 %data_6_val_read, i7 7, i13 %data_7_val_read, i7 8, i13 %data_8_val_read, i7 9, i13 %data_9_val_read, i7 10, i13 %data_10_val_read, i7 11, i13 %data_11_val_read, i7 12, i13 %data_12_val_read, i7 13, i13 %data_13_val_read, i7 14, i13 %data_14_val_read, i7 15, i13 %data_15_val_read, i7 16, i13 %data_16_val_read, i7 17, i13 %data_17_val_read, i7 18, i13 %data_18_val_read, i7 19, i13 %data_19_val_read, i7 20, i13 %data_20_val_read, i7 21, i13 %data_21_val_read, i7 22, i13 %data_22_val_read, i7 23, i13 %data_23_val_read, i7 24, i13 %data_24_val_read, i7 25, i13 %data_25_val_read, i7 26, i13 %data_26_val_read, i7 27, i13 %data_27_val_read, i7 28, i13 %data_28_val_read, i7 29, i13 %data_29_val_read, i7 30, i13 %data_30_val_read, i7 31, i13 %data_31_val_read, i7 32, i13 %data_32_val_read, i7 33, i13 %data_33_val_read, i7 34, i13 %data_34_val_read, i7 35, i13 %data_35_val_read, i7 36, i13 %data_36_val_read, i7 37, i13 %data_37_val_read, i7 38, i13 %data_38_val_read, i7 39, i13 %data_39_val_read, i7 40, i13 %data_40_val_read, i7 41, i13 %data_41_val_read, i7 42, i13 %data_42_val_read, i7 43, i13 %data_43_val_read, i7 44, i13 %data_44_val_read, i7 45, i13 %data_45_val_read, i7 46, i13 %data_46_val_read, i7 47, i13 %data_47_val_read, i7 48, i13 %data_48_val_read, i7 49, i13 %data_49_val_read, i7 50, i13 %data_50_val_read, i7 51, i13 %data_51_val_read, i7 52, i13 %data_52_val_read, i7 53, i13 %data_53_val_read, i7 54, i13 %data_54_val_read, i7 55, i13 %data_55_val_read, i7 56, i13 %data_56_val_read, i7 57, i13 %data_57_val_read, i7 58, i13 %data_58_val_read, i7 59, i13 %data_59_val_read, i7 60, i13 %data_60_val_read, i7 61, i13 %data_61_val_read, i7 62, i13 %data_62_val_read, i7 63, i13 %data_63_val_read, i7 64, i13 %data_64_val_read, i7 65, i13 %data_65_val_read, i7 66, i13 %data_66_val_read, i7 67, i13 %data_67_val_read, i7 68, i13 %data_68_val_read, i7 69, i13 %data_69_val_read, i7 70, i13 %data_70_val_read, i7 71, i13 %data_71_val_read, i7 72, i13 %data_72_val_read, i7 73, i13 %data_73_val_read, i7 74, i13 %data_74_val_read, i7 75, i13 %data_75_val_read, i7 76, i13 %data_76_val_read, i7 77, i13 %data_77_val_read, i7 78, i13 %data_78_val_read, i7 79, i13 %data_79_val_read, i7 80, i13 %data_80_val_read, i7 81, i13 %data_81_val_read, i7 82, i13 %data_82_val_read, i7 83, i13 %data_83_val_read, i7 84, i13 %data_84_val_read, i7 85, i13 %data_85_val_read, i7 86, i13 %data_86_val_read, i7 87, i13 %data_87_val_read, i7 88, i13 %data_88_val_read, i7 89, i13 %data_89_val_read, i7 90, i13 %data_90_val_read, i13 0, i7 %idx_read"   --->   Operation 127 'sparsemux' 'a' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.93ns)   --->   "%a_28 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_1_val_read, i7 1, i13 %data_2_val_read, i7 2, i13 %data_3_val_read, i7 3, i13 %data_4_val_read, i7 4, i13 %data_5_val_read, i7 5, i13 %data_6_val_read, i7 6, i13 %data_7_val_read, i7 7, i13 %data_8_val_read, i7 8, i13 %data_9_val_read, i7 9, i13 %data_10_val_read, i7 10, i13 %data_11_val_read, i7 11, i13 %data_12_val_read, i7 12, i13 %data_13_val_read, i7 13, i13 %data_14_val_read, i7 14, i13 %data_15_val_read, i7 15, i13 %data_16_val_read, i7 16, i13 %data_17_val_read, i7 17, i13 %data_18_val_read, i7 18, i13 %data_19_val_read, i7 19, i13 %data_20_val_read, i7 20, i13 %data_21_val_read, i7 21, i13 %data_22_val_read, i7 22, i13 %data_23_val_read, i7 23, i13 %data_24_val_read, i7 24, i13 %data_25_val_read, i7 25, i13 %data_26_val_read, i7 26, i13 %data_27_val_read, i7 27, i13 %data_28_val_read, i7 28, i13 %data_29_val_read, i7 29, i13 %data_30_val_read, i7 30, i13 %data_31_val_read, i7 31, i13 %data_32_val_read, i7 32, i13 %data_33_val_read, i7 33, i13 %data_34_val_read, i7 34, i13 %data_35_val_read, i7 35, i13 %data_36_val_read, i7 36, i13 %data_37_val_read, i7 37, i13 %data_38_val_read, i7 38, i13 %data_39_val_read, i7 39, i13 %data_40_val_read, i7 40, i13 %data_41_val_read, i7 41, i13 %data_42_val_read, i7 42, i13 %data_43_val_read, i7 43, i13 %data_44_val_read, i7 44, i13 %data_45_val_read, i7 45, i13 %data_46_val_read, i7 46, i13 %data_47_val_read, i7 47, i13 %data_48_val_read, i7 48, i13 %data_49_val_read, i7 49, i13 %data_50_val_read, i7 50, i13 %data_51_val_read, i7 51, i13 %data_52_val_read, i7 52, i13 %data_53_val_read, i7 53, i13 %data_54_val_read, i7 54, i13 %data_55_val_read, i7 55, i13 %data_56_val_read, i7 56, i13 %data_57_val_read, i7 57, i13 %data_58_val_read, i7 58, i13 %data_59_val_read, i7 59, i13 %data_60_val_read, i7 60, i13 %data_61_val_read, i7 61, i13 %data_62_val_read, i7 62, i13 %data_63_val_read, i7 63, i13 %data_64_val_read, i7 64, i13 %data_65_val_read, i7 65, i13 %data_66_val_read, i7 66, i13 %data_67_val_read, i7 67, i13 %data_68_val_read, i7 68, i13 %data_69_val_read, i7 69, i13 %data_70_val_read, i7 70, i13 %data_71_val_read, i7 71, i13 %data_72_val_read, i7 72, i13 %data_73_val_read, i7 73, i13 %data_74_val_read, i7 74, i13 %data_75_val_read, i7 75, i13 %data_76_val_read, i7 76, i13 %data_77_val_read, i7 77, i13 %data_78_val_read, i7 78, i13 %data_79_val_read, i7 79, i13 %data_80_val_read, i7 80, i13 %data_81_val_read, i7 81, i13 %data_82_val_read, i7 82, i13 %data_83_val_read, i7 83, i13 %data_84_val_read, i7 84, i13 %data_85_val_read, i7 85, i13 %data_86_val_read, i7 86, i13 %data_87_val_read, i7 87, i13 %data_88_val_read, i7 88, i13 %data_89_val_read, i7 89, i13 %data_90_val_read, i7 90, i13 %data_91_val_read, i13 0, i7 %idx_read"   --->   Operation 128 'sparsemux' 'a_28' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.93ns)   --->   "%a_29 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_2_val_read, i7 1, i13 %data_3_val_read, i7 2, i13 %data_4_val_read, i7 3, i13 %data_5_val_read, i7 4, i13 %data_6_val_read, i7 5, i13 %data_7_val_read, i7 6, i13 %data_8_val_read, i7 7, i13 %data_9_val_read, i7 8, i13 %data_10_val_read, i7 9, i13 %data_11_val_read, i7 10, i13 %data_12_val_read, i7 11, i13 %data_13_val_read, i7 12, i13 %data_14_val_read, i7 13, i13 %data_15_val_read, i7 14, i13 %data_16_val_read, i7 15, i13 %data_17_val_read, i7 16, i13 %data_18_val_read, i7 17, i13 %data_19_val_read, i7 18, i13 %data_20_val_read, i7 19, i13 %data_21_val_read, i7 20, i13 %data_22_val_read, i7 21, i13 %data_23_val_read, i7 22, i13 %data_24_val_read, i7 23, i13 %data_25_val_read, i7 24, i13 %data_26_val_read, i7 25, i13 %data_27_val_read, i7 26, i13 %data_28_val_read, i7 27, i13 %data_29_val_read, i7 28, i13 %data_30_val_read, i7 29, i13 %data_31_val_read, i7 30, i13 %data_32_val_read, i7 31, i13 %data_33_val_read, i7 32, i13 %data_34_val_read, i7 33, i13 %data_35_val_read, i7 34, i13 %data_36_val_read, i7 35, i13 %data_37_val_read, i7 36, i13 %data_38_val_read, i7 37, i13 %data_39_val_read, i7 38, i13 %data_40_val_read, i7 39, i13 %data_41_val_read, i7 40, i13 %data_42_val_read, i7 41, i13 %data_43_val_read, i7 42, i13 %data_44_val_read, i7 43, i13 %data_45_val_read, i7 44, i13 %data_46_val_read, i7 45, i13 %data_47_val_read, i7 46, i13 %data_48_val_read, i7 47, i13 %data_49_val_read, i7 48, i13 %data_50_val_read, i7 49, i13 %data_51_val_read, i7 50, i13 %data_52_val_read, i7 51, i13 %data_53_val_read, i7 52, i13 %data_54_val_read, i7 53, i13 %data_55_val_read, i7 54, i13 %data_56_val_read, i7 55, i13 %data_57_val_read, i7 56, i13 %data_58_val_read, i7 57, i13 %data_59_val_read, i7 58, i13 %data_60_val_read, i7 59, i13 %data_61_val_read, i7 60, i13 %data_62_val_read, i7 61, i13 %data_63_val_read, i7 62, i13 %data_64_val_read, i7 63, i13 %data_65_val_read, i7 64, i13 %data_66_val_read, i7 65, i13 %data_67_val_read, i7 66, i13 %data_68_val_read, i7 67, i13 %data_69_val_read, i7 68, i13 %data_70_val_read, i7 69, i13 %data_71_val_read, i7 70, i13 %data_72_val_read, i7 71, i13 %data_73_val_read, i7 72, i13 %data_74_val_read, i7 73, i13 %data_75_val_read, i7 74, i13 %data_76_val_read, i7 75, i13 %data_77_val_read, i7 76, i13 %data_78_val_read, i7 77, i13 %data_79_val_read, i7 78, i13 %data_80_val_read, i7 79, i13 %data_81_val_read, i7 80, i13 %data_82_val_read, i7 81, i13 %data_83_val_read, i7 82, i13 %data_84_val_read, i7 83, i13 %data_85_val_read, i7 84, i13 %data_86_val_read, i7 85, i13 %data_87_val_read, i7 86, i13 %data_88_val_read, i7 87, i13 %data_89_val_read, i7 88, i13 %data_90_val_read, i7 89, i13 %data_91_val_read, i7 90, i13 %data_92_val_read, i13 0, i7 %idx_read"   --->   Operation 129 'sparsemux' 'a_29' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.93ns)   --->   "%a_30 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_3_val_read, i7 1, i13 %data_4_val_read, i7 2, i13 %data_5_val_read, i7 3, i13 %data_6_val_read, i7 4, i13 %data_7_val_read, i7 5, i13 %data_8_val_read, i7 6, i13 %data_9_val_read, i7 7, i13 %data_10_val_read, i7 8, i13 %data_11_val_read, i7 9, i13 %data_12_val_read, i7 10, i13 %data_13_val_read, i7 11, i13 %data_14_val_read, i7 12, i13 %data_15_val_read, i7 13, i13 %data_16_val_read, i7 14, i13 %data_17_val_read, i7 15, i13 %data_18_val_read, i7 16, i13 %data_19_val_read, i7 17, i13 %data_20_val_read, i7 18, i13 %data_21_val_read, i7 19, i13 %data_22_val_read, i7 20, i13 %data_23_val_read, i7 21, i13 %data_24_val_read, i7 22, i13 %data_25_val_read, i7 23, i13 %data_26_val_read, i7 24, i13 %data_27_val_read, i7 25, i13 %data_28_val_read, i7 26, i13 %data_29_val_read, i7 27, i13 %data_30_val_read, i7 28, i13 %data_31_val_read, i7 29, i13 %data_32_val_read, i7 30, i13 %data_33_val_read, i7 31, i13 %data_34_val_read, i7 32, i13 %data_35_val_read, i7 33, i13 %data_36_val_read, i7 34, i13 %data_37_val_read, i7 35, i13 %data_38_val_read, i7 36, i13 %data_39_val_read, i7 37, i13 %data_40_val_read, i7 38, i13 %data_41_val_read, i7 39, i13 %data_42_val_read, i7 40, i13 %data_43_val_read, i7 41, i13 %data_44_val_read, i7 42, i13 %data_45_val_read, i7 43, i13 %data_46_val_read, i7 44, i13 %data_47_val_read, i7 45, i13 %data_48_val_read, i7 46, i13 %data_49_val_read, i7 47, i13 %data_50_val_read, i7 48, i13 %data_51_val_read, i7 49, i13 %data_52_val_read, i7 50, i13 %data_53_val_read, i7 51, i13 %data_54_val_read, i7 52, i13 %data_55_val_read, i7 53, i13 %data_56_val_read, i7 54, i13 %data_57_val_read, i7 55, i13 %data_58_val_read, i7 56, i13 %data_59_val_read, i7 57, i13 %data_60_val_read, i7 58, i13 %data_61_val_read, i7 59, i13 %data_62_val_read, i7 60, i13 %data_63_val_read, i7 61, i13 %data_64_val_read, i7 62, i13 %data_65_val_read, i7 63, i13 %data_66_val_read, i7 64, i13 %data_67_val_read, i7 65, i13 %data_68_val_read, i7 66, i13 %data_69_val_read, i7 67, i13 %data_70_val_read, i7 68, i13 %data_71_val_read, i7 69, i13 %data_72_val_read, i7 70, i13 %data_73_val_read, i7 71, i13 %data_74_val_read, i7 72, i13 %data_75_val_read, i7 73, i13 %data_76_val_read, i7 74, i13 %data_77_val_read, i7 75, i13 %data_78_val_read, i7 76, i13 %data_79_val_read, i7 77, i13 %data_80_val_read, i7 78, i13 %data_81_val_read, i7 79, i13 %data_82_val_read, i7 80, i13 %data_83_val_read, i7 81, i13 %data_84_val_read, i7 82, i13 %data_85_val_read, i7 83, i13 %data_86_val_read, i7 84, i13 %data_87_val_read, i7 85, i13 %data_88_val_read, i7 86, i13 %data_89_val_read, i7 87, i13 %data_90_val_read, i7 88, i13 %data_91_val_read, i7 89, i13 %data_92_val_read, i7 90, i13 %data_93_val_read, i13 0, i7 %idx_read"   --->   Operation 130 'sparsemux' 'a_30' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.93ns)   --->   "%a_31 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_4_val_read, i7 1, i13 %data_5_val_read, i7 2, i13 %data_6_val_read, i7 3, i13 %data_7_val_read, i7 4, i13 %data_8_val_read, i7 5, i13 %data_9_val_read, i7 6, i13 %data_10_val_read, i7 7, i13 %data_11_val_read, i7 8, i13 %data_12_val_read, i7 9, i13 %data_13_val_read, i7 10, i13 %data_14_val_read, i7 11, i13 %data_15_val_read, i7 12, i13 %data_16_val_read, i7 13, i13 %data_17_val_read, i7 14, i13 %data_18_val_read, i7 15, i13 %data_19_val_read, i7 16, i13 %data_20_val_read, i7 17, i13 %data_21_val_read, i7 18, i13 %data_22_val_read, i7 19, i13 %data_23_val_read, i7 20, i13 %data_24_val_read, i7 21, i13 %data_25_val_read, i7 22, i13 %data_26_val_read, i7 23, i13 %data_27_val_read, i7 24, i13 %data_28_val_read, i7 25, i13 %data_29_val_read, i7 26, i13 %data_30_val_read, i7 27, i13 %data_31_val_read, i7 28, i13 %data_32_val_read, i7 29, i13 %data_33_val_read, i7 30, i13 %data_34_val_read, i7 31, i13 %data_35_val_read, i7 32, i13 %data_36_val_read, i7 33, i13 %data_37_val_read, i7 34, i13 %data_38_val_read, i7 35, i13 %data_39_val_read, i7 36, i13 %data_40_val_read, i7 37, i13 %data_41_val_read, i7 38, i13 %data_42_val_read, i7 39, i13 %data_43_val_read, i7 40, i13 %data_44_val_read, i7 41, i13 %data_45_val_read, i7 42, i13 %data_46_val_read, i7 43, i13 %data_47_val_read, i7 44, i13 %data_48_val_read, i7 45, i13 %data_49_val_read, i7 46, i13 %data_50_val_read, i7 47, i13 %data_51_val_read, i7 48, i13 %data_52_val_read, i7 49, i13 %data_53_val_read, i7 50, i13 %data_54_val_read, i7 51, i13 %data_55_val_read, i7 52, i13 %data_56_val_read, i7 53, i13 %data_57_val_read, i7 54, i13 %data_58_val_read, i7 55, i13 %data_59_val_read, i7 56, i13 %data_60_val_read, i7 57, i13 %data_61_val_read, i7 58, i13 %data_62_val_read, i7 59, i13 %data_63_val_read, i7 60, i13 %data_64_val_read, i7 61, i13 %data_65_val_read, i7 62, i13 %data_66_val_read, i7 63, i13 %data_67_val_read, i7 64, i13 %data_68_val_read, i7 65, i13 %data_69_val_read, i7 66, i13 %data_70_val_read, i7 67, i13 %data_71_val_read, i7 68, i13 %data_72_val_read, i7 69, i13 %data_73_val_read, i7 70, i13 %data_74_val_read, i7 71, i13 %data_75_val_read, i7 72, i13 %data_76_val_read, i7 73, i13 %data_77_val_read, i7 74, i13 %data_78_val_read, i7 75, i13 %data_79_val_read, i7 76, i13 %data_80_val_read, i7 77, i13 %data_81_val_read, i7 78, i13 %data_82_val_read, i7 79, i13 %data_83_val_read, i7 80, i13 %data_84_val_read, i7 81, i13 %data_85_val_read, i7 82, i13 %data_86_val_read, i7 83, i13 %data_87_val_read, i7 84, i13 %data_88_val_read, i7 85, i13 %data_89_val_read, i7 86, i13 %data_90_val_read, i7 87, i13 %data_91_val_read, i7 88, i13 %data_92_val_read, i7 89, i13 %data_93_val_read, i7 90, i13 %data_94_val_read, i13 0, i7 %idx_read"   --->   Operation 131 'sparsemux' 'a_31' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.93ns)   --->   "%a_32 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_5_val_read, i7 1, i13 %data_6_val_read, i7 2, i13 %data_7_val_read, i7 3, i13 %data_8_val_read, i7 4, i13 %data_9_val_read, i7 5, i13 %data_10_val_read, i7 6, i13 %data_11_val_read, i7 7, i13 %data_12_val_read, i7 8, i13 %data_13_val_read, i7 9, i13 %data_14_val_read, i7 10, i13 %data_15_val_read, i7 11, i13 %data_16_val_read, i7 12, i13 %data_17_val_read, i7 13, i13 %data_18_val_read, i7 14, i13 %data_19_val_read, i7 15, i13 %data_20_val_read, i7 16, i13 %data_21_val_read, i7 17, i13 %data_22_val_read, i7 18, i13 %data_23_val_read, i7 19, i13 %data_24_val_read, i7 20, i13 %data_25_val_read, i7 21, i13 %data_26_val_read, i7 22, i13 %data_27_val_read, i7 23, i13 %data_28_val_read, i7 24, i13 %data_29_val_read, i7 25, i13 %data_30_val_read, i7 26, i13 %data_31_val_read, i7 27, i13 %data_32_val_read, i7 28, i13 %data_33_val_read, i7 29, i13 %data_34_val_read, i7 30, i13 %data_35_val_read, i7 31, i13 %data_36_val_read, i7 32, i13 %data_37_val_read, i7 33, i13 %data_38_val_read, i7 34, i13 %data_39_val_read, i7 35, i13 %data_40_val_read, i7 36, i13 %data_41_val_read, i7 37, i13 %data_42_val_read, i7 38, i13 %data_43_val_read, i7 39, i13 %data_44_val_read, i7 40, i13 %data_45_val_read, i7 41, i13 %data_46_val_read, i7 42, i13 %data_47_val_read, i7 43, i13 %data_48_val_read, i7 44, i13 %data_49_val_read, i7 45, i13 %data_50_val_read, i7 46, i13 %data_51_val_read, i7 47, i13 %data_52_val_read, i7 48, i13 %data_53_val_read, i7 49, i13 %data_54_val_read, i7 50, i13 %data_55_val_read, i7 51, i13 %data_56_val_read, i7 52, i13 %data_57_val_read, i7 53, i13 %data_58_val_read, i7 54, i13 %data_59_val_read, i7 55, i13 %data_60_val_read, i7 56, i13 %data_61_val_read, i7 57, i13 %data_62_val_read, i7 58, i13 %data_63_val_read, i7 59, i13 %data_64_val_read, i7 60, i13 %data_65_val_read, i7 61, i13 %data_66_val_read, i7 62, i13 %data_67_val_read, i7 63, i13 %data_68_val_read, i7 64, i13 %data_69_val_read, i7 65, i13 %data_70_val_read, i7 66, i13 %data_71_val_read, i7 67, i13 %data_72_val_read, i7 68, i13 %data_73_val_read, i7 69, i13 %data_74_val_read, i7 70, i13 %data_75_val_read, i7 71, i13 %data_76_val_read, i7 72, i13 %data_77_val_read, i7 73, i13 %data_78_val_read, i7 74, i13 %data_79_val_read, i7 75, i13 %data_80_val_read, i7 76, i13 %data_81_val_read, i7 77, i13 %data_82_val_read, i7 78, i13 %data_83_val_read, i7 79, i13 %data_84_val_read, i7 80, i13 %data_85_val_read, i7 81, i13 %data_86_val_read, i7 82, i13 %data_87_val_read, i7 83, i13 %data_88_val_read, i7 84, i13 %data_89_val_read, i7 85, i13 %data_90_val_read, i7 86, i13 %data_91_val_read, i7 87, i13 %data_92_val_read, i7 88, i13 %data_93_val_read, i7 89, i13 %data_94_val_read, i7 90, i13 %data_95_val_read, i13 0, i7 %idx_read"   --->   Operation 132 'sparsemux' 'a_32' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.93ns)   --->   "%a_33 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_6_val_read, i7 1, i13 %data_7_val_read, i7 2, i13 %data_8_val_read, i7 3, i13 %data_9_val_read, i7 4, i13 %data_10_val_read, i7 5, i13 %data_11_val_read, i7 6, i13 %data_12_val_read, i7 7, i13 %data_13_val_read, i7 8, i13 %data_14_val_read, i7 9, i13 %data_15_val_read, i7 10, i13 %data_16_val_read, i7 11, i13 %data_17_val_read, i7 12, i13 %data_18_val_read, i7 13, i13 %data_19_val_read, i7 14, i13 %data_20_val_read, i7 15, i13 %data_21_val_read, i7 16, i13 %data_22_val_read, i7 17, i13 %data_23_val_read, i7 18, i13 %data_24_val_read, i7 19, i13 %data_25_val_read, i7 20, i13 %data_26_val_read, i7 21, i13 %data_27_val_read, i7 22, i13 %data_28_val_read, i7 23, i13 %data_29_val_read, i7 24, i13 %data_30_val_read, i7 25, i13 %data_31_val_read, i7 26, i13 %data_32_val_read, i7 27, i13 %data_33_val_read, i7 28, i13 %data_34_val_read, i7 29, i13 %data_35_val_read, i7 30, i13 %data_36_val_read, i7 31, i13 %data_37_val_read, i7 32, i13 %data_38_val_read, i7 33, i13 %data_39_val_read, i7 34, i13 %data_40_val_read, i7 35, i13 %data_41_val_read, i7 36, i13 %data_42_val_read, i7 37, i13 %data_43_val_read, i7 38, i13 %data_44_val_read, i7 39, i13 %data_45_val_read, i7 40, i13 %data_46_val_read, i7 41, i13 %data_47_val_read, i7 42, i13 %data_48_val_read, i7 43, i13 %data_49_val_read, i7 44, i13 %data_50_val_read, i7 45, i13 %data_51_val_read, i7 46, i13 %data_52_val_read, i7 47, i13 %data_53_val_read, i7 48, i13 %data_54_val_read, i7 49, i13 %data_55_val_read, i7 50, i13 %data_56_val_read, i7 51, i13 %data_57_val_read, i7 52, i13 %data_58_val_read, i7 53, i13 %data_59_val_read, i7 54, i13 %data_60_val_read, i7 55, i13 %data_61_val_read, i7 56, i13 %data_62_val_read, i7 57, i13 %data_63_val_read, i7 58, i13 %data_64_val_read, i7 59, i13 %data_65_val_read, i7 60, i13 %data_66_val_read, i7 61, i13 %data_67_val_read, i7 62, i13 %data_68_val_read, i7 63, i13 %data_69_val_read, i7 64, i13 %data_70_val_read, i7 65, i13 %data_71_val_read, i7 66, i13 %data_72_val_read, i7 67, i13 %data_73_val_read, i7 68, i13 %data_74_val_read, i7 69, i13 %data_75_val_read, i7 70, i13 %data_76_val_read, i7 71, i13 %data_77_val_read, i7 72, i13 %data_78_val_read, i7 73, i13 %data_79_val_read, i7 74, i13 %data_80_val_read, i7 75, i13 %data_81_val_read, i7 76, i13 %data_82_val_read, i7 77, i13 %data_83_val_read, i7 78, i13 %data_84_val_read, i7 79, i13 %data_85_val_read, i7 80, i13 %data_86_val_read, i7 81, i13 %data_87_val_read, i7 82, i13 %data_88_val_read, i7 83, i13 %data_89_val_read, i7 84, i13 %data_90_val_read, i7 85, i13 %data_91_val_read, i7 86, i13 %data_92_val_read, i7 87, i13 %data_93_val_read, i7 88, i13 %data_94_val_read, i7 89, i13 %data_95_val_read, i7 90, i13 %data_96_val_read, i13 0, i7 %idx_read"   --->   Operation 133 'sparsemux' 'a_33' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.93ns)   --->   "%a_34 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_7_val_read, i7 1, i13 %data_8_val_read, i7 2, i13 %data_9_val_read, i7 3, i13 %data_10_val_read, i7 4, i13 %data_11_val_read, i7 5, i13 %data_12_val_read, i7 6, i13 %data_13_val_read, i7 7, i13 %data_14_val_read, i7 8, i13 %data_15_val_read, i7 9, i13 %data_16_val_read, i7 10, i13 %data_17_val_read, i7 11, i13 %data_18_val_read, i7 12, i13 %data_19_val_read, i7 13, i13 %data_20_val_read, i7 14, i13 %data_21_val_read, i7 15, i13 %data_22_val_read, i7 16, i13 %data_23_val_read, i7 17, i13 %data_24_val_read, i7 18, i13 %data_25_val_read, i7 19, i13 %data_26_val_read, i7 20, i13 %data_27_val_read, i7 21, i13 %data_28_val_read, i7 22, i13 %data_29_val_read, i7 23, i13 %data_30_val_read, i7 24, i13 %data_31_val_read, i7 25, i13 %data_32_val_read, i7 26, i13 %data_33_val_read, i7 27, i13 %data_34_val_read, i7 28, i13 %data_35_val_read, i7 29, i13 %data_36_val_read, i7 30, i13 %data_37_val_read, i7 31, i13 %data_38_val_read, i7 32, i13 %data_39_val_read, i7 33, i13 %data_40_val_read, i7 34, i13 %data_41_val_read, i7 35, i13 %data_42_val_read, i7 36, i13 %data_43_val_read, i7 37, i13 %data_44_val_read, i7 38, i13 %data_45_val_read, i7 39, i13 %data_46_val_read, i7 40, i13 %data_47_val_read, i7 41, i13 %data_48_val_read, i7 42, i13 %data_49_val_read, i7 43, i13 %data_50_val_read, i7 44, i13 %data_51_val_read, i7 45, i13 %data_52_val_read, i7 46, i13 %data_53_val_read, i7 47, i13 %data_54_val_read, i7 48, i13 %data_55_val_read, i7 49, i13 %data_56_val_read, i7 50, i13 %data_57_val_read, i7 51, i13 %data_58_val_read, i7 52, i13 %data_59_val_read, i7 53, i13 %data_60_val_read, i7 54, i13 %data_61_val_read, i7 55, i13 %data_62_val_read, i7 56, i13 %data_63_val_read, i7 57, i13 %data_64_val_read, i7 58, i13 %data_65_val_read, i7 59, i13 %data_66_val_read, i7 60, i13 %data_67_val_read, i7 61, i13 %data_68_val_read, i7 62, i13 %data_69_val_read, i7 63, i13 %data_70_val_read, i7 64, i13 %data_71_val_read, i7 65, i13 %data_72_val_read, i7 66, i13 %data_73_val_read, i7 67, i13 %data_74_val_read, i7 68, i13 %data_75_val_read, i7 69, i13 %data_76_val_read, i7 70, i13 %data_77_val_read, i7 71, i13 %data_78_val_read, i7 72, i13 %data_79_val_read, i7 73, i13 %data_80_val_read, i7 74, i13 %data_81_val_read, i7 75, i13 %data_82_val_read, i7 76, i13 %data_83_val_read, i7 77, i13 %data_84_val_read, i7 78, i13 %data_85_val_read, i7 79, i13 %data_86_val_read, i7 80, i13 %data_87_val_read, i7 81, i13 %data_88_val_read, i7 82, i13 %data_89_val_read, i7 83, i13 %data_90_val_read, i7 84, i13 %data_91_val_read, i7 85, i13 %data_92_val_read, i7 86, i13 %data_93_val_read, i7 87, i13 %data_94_val_read, i7 88, i13 %data_95_val_read, i7 89, i13 %data_96_val_read, i7 90, i13 %data_97_val_read, i13 0, i7 %idx_read"   --->   Operation 134 'sparsemux' 'a_34' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.93ns)   --->   "%a_35 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_8_val_read, i7 1, i13 %data_9_val_read, i7 2, i13 %data_10_val_read, i7 3, i13 %data_11_val_read, i7 4, i13 %data_12_val_read, i7 5, i13 %data_13_val_read, i7 6, i13 %data_14_val_read, i7 7, i13 %data_15_val_read, i7 8, i13 %data_16_val_read, i7 9, i13 %data_17_val_read, i7 10, i13 %data_18_val_read, i7 11, i13 %data_19_val_read, i7 12, i13 %data_20_val_read, i7 13, i13 %data_21_val_read, i7 14, i13 %data_22_val_read, i7 15, i13 %data_23_val_read, i7 16, i13 %data_24_val_read, i7 17, i13 %data_25_val_read, i7 18, i13 %data_26_val_read, i7 19, i13 %data_27_val_read, i7 20, i13 %data_28_val_read, i7 21, i13 %data_29_val_read, i7 22, i13 %data_30_val_read, i7 23, i13 %data_31_val_read, i7 24, i13 %data_32_val_read, i7 25, i13 %data_33_val_read, i7 26, i13 %data_34_val_read, i7 27, i13 %data_35_val_read, i7 28, i13 %data_36_val_read, i7 29, i13 %data_37_val_read, i7 30, i13 %data_38_val_read, i7 31, i13 %data_39_val_read, i7 32, i13 %data_40_val_read, i7 33, i13 %data_41_val_read, i7 34, i13 %data_42_val_read, i7 35, i13 %data_43_val_read, i7 36, i13 %data_44_val_read, i7 37, i13 %data_45_val_read, i7 38, i13 %data_46_val_read, i7 39, i13 %data_47_val_read, i7 40, i13 %data_48_val_read, i7 41, i13 %data_49_val_read, i7 42, i13 %data_50_val_read, i7 43, i13 %data_51_val_read, i7 44, i13 %data_52_val_read, i7 45, i13 %data_53_val_read, i7 46, i13 %data_54_val_read, i7 47, i13 %data_55_val_read, i7 48, i13 %data_56_val_read, i7 49, i13 %data_57_val_read, i7 50, i13 %data_58_val_read, i7 51, i13 %data_59_val_read, i7 52, i13 %data_60_val_read, i7 53, i13 %data_61_val_read, i7 54, i13 %data_62_val_read, i7 55, i13 %data_63_val_read, i7 56, i13 %data_64_val_read, i7 57, i13 %data_65_val_read, i7 58, i13 %data_66_val_read, i7 59, i13 %data_67_val_read, i7 60, i13 %data_68_val_read, i7 61, i13 %data_69_val_read, i7 62, i13 %data_70_val_read, i7 63, i13 %data_71_val_read, i7 64, i13 %data_72_val_read, i7 65, i13 %data_73_val_read, i7 66, i13 %data_74_val_read, i7 67, i13 %data_75_val_read, i7 68, i13 %data_76_val_read, i7 69, i13 %data_77_val_read, i7 70, i13 %data_78_val_read, i7 71, i13 %data_79_val_read, i7 72, i13 %data_80_val_read, i7 73, i13 %data_81_val_read, i7 74, i13 %data_82_val_read, i7 75, i13 %data_83_val_read, i7 76, i13 %data_84_val_read, i7 77, i13 %data_85_val_read, i7 78, i13 %data_86_val_read, i7 79, i13 %data_87_val_read, i7 80, i13 %data_88_val_read, i7 81, i13 %data_89_val_read, i7 82, i13 %data_90_val_read, i7 83, i13 %data_91_val_read, i7 84, i13 %data_92_val_read, i7 85, i13 %data_93_val_read, i7 86, i13 %data_94_val_read, i7 87, i13 %data_95_val_read, i7 88, i13 %data_96_val_read, i7 89, i13 %data_97_val_read, i7 90, i13 %data_98_val_read, i13 0, i7 %idx_read"   --->   Operation 135 'sparsemux' 'a_35' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.93ns)   --->   "%a_36 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i7, i7 0, i13 %data_9_val_read, i7 1, i13 %data_10_val_read, i7 2, i13 %data_11_val_read, i7 3, i13 %data_12_val_read, i7 4, i13 %data_13_val_read, i7 5, i13 %data_14_val_read, i7 6, i13 %data_15_val_read, i7 7, i13 %data_16_val_read, i7 8, i13 %data_17_val_read, i7 9, i13 %data_18_val_read, i7 10, i13 %data_19_val_read, i7 11, i13 %data_20_val_read, i7 12, i13 %data_21_val_read, i7 13, i13 %data_22_val_read, i7 14, i13 %data_23_val_read, i7 15, i13 %data_24_val_read, i7 16, i13 %data_25_val_read, i7 17, i13 %data_26_val_read, i7 18, i13 %data_27_val_read, i7 19, i13 %data_28_val_read, i7 20, i13 %data_29_val_read, i7 21, i13 %data_30_val_read, i7 22, i13 %data_31_val_read, i7 23, i13 %data_32_val_read, i7 24, i13 %data_33_val_read, i7 25, i13 %data_34_val_read, i7 26, i13 %data_35_val_read, i7 27, i13 %data_36_val_read, i7 28, i13 %data_37_val_read, i7 29, i13 %data_38_val_read, i7 30, i13 %data_39_val_read, i7 31, i13 %data_40_val_read, i7 32, i13 %data_41_val_read, i7 33, i13 %data_42_val_read, i7 34, i13 %data_43_val_read, i7 35, i13 %data_44_val_read, i7 36, i13 %data_45_val_read, i7 37, i13 %data_46_val_read, i7 38, i13 %data_47_val_read, i7 39, i13 %data_48_val_read, i7 40, i13 %data_49_val_read, i7 41, i13 %data_50_val_read, i7 42, i13 %data_51_val_read, i7 43, i13 %data_52_val_read, i7 44, i13 %data_53_val_read, i7 45, i13 %data_54_val_read, i7 46, i13 %data_55_val_read, i7 47, i13 %data_56_val_read, i7 48, i13 %data_57_val_read, i7 49, i13 %data_58_val_read, i7 50, i13 %data_59_val_read, i7 51, i13 %data_60_val_read, i7 52, i13 %data_61_val_read, i7 53, i13 %data_62_val_read, i7 54, i13 %data_63_val_read, i7 55, i13 %data_64_val_read, i7 56, i13 %data_65_val_read, i7 57, i13 %data_66_val_read, i7 58, i13 %data_67_val_read, i7 59, i13 %data_68_val_read, i7 60, i13 %data_69_val_read, i7 61, i13 %data_70_val_read, i7 62, i13 %data_71_val_read, i7 63, i13 %data_72_val_read, i7 64, i13 %data_73_val_read, i7 65, i13 %data_74_val_read, i7 66, i13 %data_75_val_read, i7 67, i13 %data_76_val_read, i7 68, i13 %data_77_val_read, i7 69, i13 %data_78_val_read, i7 70, i13 %data_79_val_read, i7 71, i13 %data_80_val_read, i7 72, i13 %data_81_val_read, i7 73, i13 %data_82_val_read, i7 74, i13 %data_83_val_read, i7 75, i13 %data_84_val_read, i7 76, i13 %data_85_val_read, i7 77, i13 %data_86_val_read, i7 78, i13 %data_87_val_read, i7 79, i13 %data_88_val_read, i7 80, i13 %data_89_val_read, i7 81, i13 %data_90_val_read, i7 82, i13 %data_91_val_read, i7 83, i13 %data_92_val_read, i7 84, i13 %data_93_val_read, i7 85, i13 %data_94_val_read, i7 86, i13 %data_95_val_read, i7 87, i13 %data_96_val_read, i7 88, i13 %data_97_val_read, i7 89, i13 %data_98_val_read, i7 90, i13 %data_99_val_read, i13 0, i7 %idx_read"   --->   Operation 136 'sparsemux' 'a_36' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_88 = sext i13 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_88" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21704 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_21704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21705 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_21705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_418)   --->   "%tmp_21706 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_21706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_21704, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_21705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_21707 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_21707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_418)   --->   "%xor_ln42 = xor i1 %tmp_21707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_418 = and i1 %tmp_21706, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.57ns)   --->   "%icmp_ln42_238 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_238' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_239 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_240 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%select_ln42 = select i1 %and_ln42_418, i1 %icmp_ln42_239, i1 %icmp_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%tmp_21708 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitselect' 'tmp_21708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%xor_ln42_317 = xor i1 %tmp_21708, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'xor' 'xor_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%and_ln42_419 = and i1 %icmp_ln42_238, i1 %xor_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%select_ln42_238 = select i1 %and_ln42_418, i1 %and_ln42_419, i1 %icmp_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'select' 'select_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%and_ln42_420 = and i1 %and_ln42_418, i1 %icmp_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%xor_ln42_238 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'xor' 'xor_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%or_ln42_178 = or i1 %tmp_21707, i1 %xor_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'or' 'or_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%xor_ln42_239 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'xor' 'xor_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_421 = and i1 %or_ln42_178, i1 %xor_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'and' 'and_ln42_421' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_422 = and i1 %tmp_21707, i1 %select_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_422' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%or_ln42_237 = or i1 %and_ln42_420, i1 %and_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%xor_ln42_240 = xor i1 %or_ln42_237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'xor' 'xor_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%and_ln42_423 = and i1 %tmp, i1 %xor_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'and' 'and_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_240)   --->   "%select_ln42_239 = select i1 %and_ln42_421, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'select' 'select_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_179 = or i1 %and_ln42_421, i1 %and_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_240 = select i1 %or_ln42_179, i13 %select_ln42_239, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'select' 'select_ln42_240' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln73_89 = sext i13 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln73_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.89ns)   --->   "%mul_ln73_58 = mul i26 %sext_ln73, i26 %sext_ln73_89" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'mul' 'mul_ln73_58' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21709 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_21709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_58, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_21710 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_21710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_21711 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitselect' 'tmp_21711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = trunc i26 %mul_ln73_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'trunc' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_241 = icmp_ne  i8 %trunc_ln42_77, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_425)   --->   "%tmp_21712 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_21712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%or_ln42_180 = or i1 %tmp_21710, i1 %icmp_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'or' 'or_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%and_ln42_424 = and i1 %or_ln42_180, i1 %tmp_21711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%zext_ln42_58 = zext i1 %and_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_58 = add i13 %trunc_ln42_s, i13 %zext_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'add' 'add_ln42_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_21713 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_58, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_21713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_425)   --->   "%xor_ln42_241 = xor i1 %tmp_21713, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_425 = and i1 %tmp_21712, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_8182 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_58, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'partselect' 'tmp_8182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.57ns)   --->   "%icmp_ln42_242 = icmp_eq  i3 %tmp_8182, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'icmp' 'icmp_ln42_242' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_8183 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_58, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'partselect' 'tmp_8183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.70ns)   --->   "%icmp_ln42_243 = icmp_eq  i4 %tmp_8183, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.70ns)   --->   "%icmp_ln42_244 = icmp_eq  i4 %tmp_8183, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'icmp' 'icmp_ln42_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%select_ln42_241 = select i1 %and_ln42_425, i1 %icmp_ln42_243, i1 %icmp_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'select' 'select_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%tmp_21714 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_21714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%xor_ln42_318 = xor i1 %tmp_21714, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%and_ln42_426 = and i1 %icmp_ln42_242, i1 %xor_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%select_ln42_242 = select i1 %and_ln42_425, i1 %and_ln42_426, i1 %icmp_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'select' 'select_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%and_ln42_427 = and i1 %and_ln42_425, i1 %icmp_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'and' 'and_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%xor_ln42_242 = xor i1 %select_ln42_241, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'xor' 'xor_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%or_ln42_181 = or i1 %tmp_21713, i1 %xor_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'or' 'or_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%xor_ln42_243 = xor i1 %tmp_21709, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'xor' 'xor_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_428 = and i1 %or_ln42_181, i1 %xor_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_428' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_429 = and i1 %tmp_21713, i1 %select_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'and' 'and_ln42_429' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%or_ln42_238 = or i1 %and_ln42_427, i1 %and_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'or' 'or_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%xor_ln42_244 = xor i1 %or_ln42_238, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'xor' 'xor_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%and_ln42_430 = and i1 %tmp_21709, i1 %xor_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_244)   --->   "%select_ln42_243 = select i1 %and_ln42_428, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_182 = or i1 %and_ln42_428, i1 %and_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_244 = select i1 %or_ln42_182, i13 %select_ln42_243, i13 %add_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'select' 'select_ln42_244' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln73_90 = sext i13 %a_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'sext' 'sext_ln73_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln73_91 = sext i13 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'sext' 'sext_ln73_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.89ns)   --->   "%mul_ln73_59 = mul i26 %sext_ln73_90, i26 %sext_ln73_91" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'mul' 'mul_ln73_59' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_21715 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'bitselect' 'tmp_21715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%trunc_ln42_55 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_59, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_21716 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'bitselect' 'tmp_21716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_21717 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'bitselect' 'tmp_21717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = trunc i26 %mul_ln73_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'trunc' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_245 = icmp_ne  i8 %trunc_ln42_78, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_432)   --->   "%tmp_21718 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_21718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%or_ln42_183 = or i1 %tmp_21716, i1 %icmp_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'or' 'or_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%and_ln42_431 = and i1 %or_ln42_183, i1 %tmp_21717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%zext_ln42_59 = zext i1 %and_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_59 = add i13 %trunc_ln42_55, i13 %zext_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'add' 'add_ln42_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_21719 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_59, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_21719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_432)   --->   "%xor_ln42_245 = xor i1 %tmp_21719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_432 = and i1 %tmp_21718, i1 %xor_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'and' 'and_ln42_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_8184 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_59, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'partselect' 'tmp_8184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.57ns)   --->   "%icmp_ln42_246 = icmp_eq  i3 %tmp_8184, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'icmp' 'icmp_ln42_246' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_8185 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_59, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'partselect' 'tmp_8185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_247 = icmp_eq  i4 %tmp_8185, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.70ns)   --->   "%icmp_ln42_248 = icmp_eq  i4 %tmp_8185, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'icmp' 'icmp_ln42_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%select_ln42_245 = select i1 %and_ln42_432, i1 %icmp_ln42_247, i1 %icmp_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%tmp_21720 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_21720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%xor_ln42_319 = xor i1 %tmp_21720, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%and_ln42_433 = and i1 %icmp_ln42_246, i1 %xor_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%select_ln42_246 = select i1 %and_ln42_432, i1 %and_ln42_433, i1 %icmp_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'select' 'select_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%and_ln42_434 = and i1 %and_ln42_432, i1 %icmp_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'and' 'and_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%xor_ln42_246 = xor i1 %select_ln42_245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'xor' 'xor_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%or_ln42_184 = or i1 %tmp_21719, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'or' 'or_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%xor_ln42_247 = xor i1 %tmp_21715, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'xor' 'xor_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_435 = and i1 %or_ln42_184, i1 %xor_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_435' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_436 = and i1 %tmp_21719, i1 %select_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'and' 'and_ln42_436' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%or_ln42_239 = or i1 %and_ln42_434, i1 %and_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'or' 'or_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%xor_ln42_248 = xor i1 %or_ln42_239, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%and_ln42_437 = and i1 %tmp_21715, i1 %xor_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_248)   --->   "%select_ln42_247 = select i1 %and_ln42_435, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_185 = or i1 %and_ln42_435, i1 %and_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'or' 'or_ln42_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_248 = select i1 %or_ln42_185, i13 %select_ln42_247, i13 %add_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_248' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln73_92 = sext i13 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'sext' 'sext_ln73_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.89ns)   --->   "%mul_ln73_60 = mul i26 %sext_ln73_90, i26 %sext_ln73_92" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'mul' 'mul_ln73_60' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_21721 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'bitselect' 'tmp_21721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%trunc_ln42_56 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_60, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_21722 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_21722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_21723 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_21723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = trunc i26 %mul_ln73_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'trunc' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln42_249 = icmp_ne  i8 %trunc_ln42_79, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'icmp' 'icmp_ln42_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_439)   --->   "%tmp_21724 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'bitselect' 'tmp_21724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%or_ln42_186 = or i1 %tmp_21722, i1 %icmp_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%and_ln42_438 = and i1 %or_ln42_186, i1 %tmp_21723" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'and' 'and_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%zext_ln42_60 = zext i1 %and_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_60 = add i13 %trunc_ln42_56, i13 %zext_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'add' 'add_ln42_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21725 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_60, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_21725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_439)   --->   "%xor_ln42_249 = xor i1 %tmp_21725, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_439 = and i1 %tmp_21724, i1 %xor_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_8186 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_60, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'tmp_8186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.57ns)   --->   "%icmp_ln42_250 = icmp_eq  i3 %tmp_8186, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'icmp' 'icmp_ln42_250' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_8187 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_60, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'partselect' 'tmp_8187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.70ns)   --->   "%icmp_ln42_251 = icmp_eq  i4 %tmp_8187, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'icmp' 'icmp_ln42_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_252 = icmp_eq  i4 %tmp_8187, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%select_ln42_249 = select i1 %and_ln42_439, i1 %icmp_ln42_251, i1 %icmp_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'select' 'select_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%tmp_21726 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'bitselect' 'tmp_21726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%xor_ln42_320 = xor i1 %tmp_21726, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'xor' 'xor_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%and_ln42_440 = and i1 %icmp_ln42_250, i1 %xor_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'and' 'and_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%select_ln42_250 = select i1 %and_ln42_439, i1 %and_ln42_440, i1 %icmp_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'select' 'select_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_441 = and i1 %and_ln42_439, i1 %icmp_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'and' 'and_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%xor_ln42_250 = xor i1 %select_ln42_249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%or_ln42_187 = or i1 %tmp_21725, i1 %xor_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%xor_ln42_251 = xor i1 %tmp_21721, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_442 = and i1 %or_ln42_187, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_442' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_443 = and i1 %tmp_21725, i1 %select_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'and' 'and_ln42_443' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%or_ln42_240 = or i1 %and_ln42_441, i1 %and_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%xor_ln42_252 = xor i1 %or_ln42_240, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_444 = and i1 %tmp_21721, i1 %xor_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_252)   --->   "%select_ln42_251 = select i1 %and_ln42_442, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'select' 'select_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_188 = or i1 %and_ln42_442, i1 %and_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'or' 'or_ln42_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_252 = select i1 %or_ln42_188, i13 %select_ln42_251, i13 %add_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'select' 'select_ln42_252' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_93 = sext i13 %a_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln73_94 = sext i13 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'sext' 'sext_ln73_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.89ns)   --->   "%mul_ln73_61 = mul i26 %sext_ln73_93, i26 %sext_ln73_94" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'mul' 'mul_ln73_61' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_21727 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_21727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%trunc_ln42_57 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_61, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_21728 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_21728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_21729 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_21729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = trunc i26 %mul_ln73_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'trunc' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln42_253 = icmp_ne  i8 %trunc_ln42_80, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'icmp' 'icmp_ln42_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_446)   --->   "%tmp_21730 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'bitselect' 'tmp_21730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%or_ln42_189 = or i1 %tmp_21728, i1 %icmp_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%and_ln42_445 = and i1 %or_ln42_189, i1 %tmp_21729" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%zext_ln42_61 = zext i1 %and_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_61 = add i13 %trunc_ln42_57, i13 %zext_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'add' 'add_ln42_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_21731 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_61, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_21731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_446)   --->   "%xor_ln42_253 = xor i1 %tmp_21731, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_446 = and i1 %tmp_21730, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_8188 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_61, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'partselect' 'tmp_8188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.57ns)   --->   "%icmp_ln42_254 = icmp_eq  i3 %tmp_8188, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_254' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8189 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_61, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'partselect' 'tmp_8189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_255 = icmp_eq  i4 %tmp_8189, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.70ns)   --->   "%icmp_ln42_256 = icmp_eq  i4 %tmp_8189, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'icmp' 'icmp_ln42_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%select_ln42_253 = select i1 %and_ln42_446, i1 %icmp_ln42_255, i1 %icmp_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%tmp_21732 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_21732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%xor_ln42_321 = xor i1 %tmp_21732, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'xor' 'xor_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%and_ln42_447 = and i1 %icmp_ln42_254, i1 %xor_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'and' 'and_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%select_ln42_254 = select i1 %and_ln42_446, i1 %and_ln42_447, i1 %icmp_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'select' 'select_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%and_ln42_448 = and i1 %and_ln42_446, i1 %icmp_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'and' 'and_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%xor_ln42_254 = xor i1 %select_ln42_253, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%or_ln42_190 = or i1 %tmp_21731, i1 %xor_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%xor_ln42_255 = xor i1 %tmp_21727, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_449 = and i1 %or_ln42_190, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_450 = and i1 %tmp_21731, i1 %select_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_450' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%or_ln42_241 = or i1 %and_ln42_448, i1 %and_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%xor_ln42_256 = xor i1 %or_ln42_241, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%and_ln42_451 = and i1 %tmp_21727, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_256)   --->   "%select_ln42_255 = select i1 %and_ln42_449, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'select' 'select_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_191 = or i1 %and_ln42_449, i1 %and_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_256 = select i1 %or_ln42_191, i13 %select_ln42_255, i13 %add_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'select' 'select_ln42_256' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln73_95 = sext i13 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'sext' 'sext_ln73_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.89ns)   --->   "%mul_ln73_62 = mul i26 %sext_ln73_93, i26 %sext_ln73_95" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'mul' 'mul_ln73_62' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_21733 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_21733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%trunc_ln42_58 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_62, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_21734 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_21734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_21735 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_21735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = trunc i26 %mul_ln73_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'trunc' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%icmp_ln42_257 = icmp_ne  i8 %trunc_ln42_81, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'icmp' 'icmp_ln42_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_453)   --->   "%tmp_21736 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'bitselect' 'tmp_21736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%or_ln42_192 = or i1 %tmp_21734, i1 %icmp_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%and_ln42_452 = and i1 %or_ln42_192, i1 %tmp_21735" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%zext_ln42_62 = zext i1 %and_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_62 = add i13 %trunc_ln42_58, i13 %zext_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'add' 'add_ln42_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_21737 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_62, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'bitselect' 'tmp_21737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_453)   --->   "%xor_ln42_257 = xor i1 %tmp_21737, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_453 = and i1 %tmp_21736, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'and' 'and_ln42_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_8190 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_62, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_8190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.57ns)   --->   "%icmp_ln42_258 = icmp_eq  i3 %tmp_8190, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_258' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_8191 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_62, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'partselect' 'tmp_8191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_259 = icmp_eq  i4 %tmp_8191, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_260 = icmp_eq  i4 %tmp_8191, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%select_ln42_257 = select i1 %and_ln42_453, i1 %icmp_ln42_259, i1 %icmp_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'select' 'select_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%tmp_21738 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_21738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%xor_ln42_322 = xor i1 %tmp_21738, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'xor' 'xor_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%and_ln42_454 = and i1 %icmp_ln42_258, i1 %xor_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'and' 'and_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%select_ln42_258 = select i1 %and_ln42_453, i1 %and_ln42_454, i1 %icmp_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'select' 'select_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%and_ln42_455 = and i1 %and_ln42_453, i1 %icmp_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'and' 'and_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%xor_ln42_258 = xor i1 %select_ln42_257, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'xor' 'xor_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%or_ln42_193 = or i1 %tmp_21737, i1 %xor_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%xor_ln42_259 = xor i1 %tmp_21733, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'xor' 'xor_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_456 = and i1 %or_ln42_193, i1 %xor_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_456' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_457 = and i1 %tmp_21737, i1 %select_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'and' 'and_ln42_457' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%or_ln42_242 = or i1 %and_ln42_455, i1 %and_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%xor_ln42_260 = xor i1 %or_ln42_242, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%and_ln42_458 = and i1 %tmp_21733, i1 %xor_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_260)   --->   "%select_ln42_259 = select i1 %and_ln42_456, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'select' 'select_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_194 = or i1 %and_ln42_456, i1 %and_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_260 = select i1 %or_ln42_194, i13 %select_ln42_259, i13 %add_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'select' 'select_ln42_260' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_96 = sext i13 %a_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln73_97 = sext i13 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'sext' 'sext_ln73_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (1.89ns)   --->   "%mul_ln73_63 = mul i26 %sext_ln73_96, i26 %sext_ln73_97" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'mul' 'mul_ln73_63' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_21739 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_21739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%trunc_ln42_59 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_63, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_21740 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_21740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_21741 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'bitselect' 'tmp_21741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = trunc i26 %mul_ln73_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'trunc' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.70ns)   --->   "%icmp_ln42_261 = icmp_ne  i8 %trunc_ln42_82, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_460)   --->   "%tmp_21742 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_21742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%or_ln42_195 = or i1 %tmp_21740, i1 %icmp_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%and_ln42_459 = and i1 %or_ln42_195, i1 %tmp_21741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%zext_ln42_63 = zext i1 %and_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_63 = add i13 %trunc_ln42_59, i13 %zext_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'add' 'add_ln42_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_21743 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_63, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'bitselect' 'tmp_21743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_460)   --->   "%xor_ln42_261 = xor i1 %tmp_21743, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'xor' 'xor_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_460 = and i1 %tmp_21742, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'and' 'and_ln42_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_8192 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_63, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'partselect' 'tmp_8192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.57ns)   --->   "%icmp_ln42_262 = icmp_eq  i3 %tmp_8192, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'icmp' 'icmp_ln42_262' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_8193 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_63, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'tmp_8193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_263 = icmp_eq  i4 %tmp_8193, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.70ns)   --->   "%icmp_ln42_264 = icmp_eq  i4 %tmp_8193, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'icmp' 'icmp_ln42_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%select_ln42_261 = select i1 %and_ln42_460, i1 %icmp_ln42_263, i1 %icmp_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'select' 'select_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%tmp_21744 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_21744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%xor_ln42_323 = xor i1 %tmp_21744, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'xor' 'xor_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%and_ln42_461 = and i1 %icmp_ln42_262, i1 %xor_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'and' 'and_ln42_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%select_ln42_262 = select i1 %and_ln42_460, i1 %and_ln42_461, i1 %icmp_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'select' 'select_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%and_ln42_462 = and i1 %and_ln42_460, i1 %icmp_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'and' 'and_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%xor_ln42_262 = xor i1 %select_ln42_261, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'xor' 'xor_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%or_ln42_196 = or i1 %tmp_21743, i1 %xor_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%xor_ln42_263 = xor i1 %tmp_21739, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_463 = and i1 %or_ln42_196, i1 %xor_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_463' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_464 = and i1 %tmp_21743, i1 %select_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_464' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%or_ln42_243 = or i1 %and_ln42_462, i1 %and_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'or' 'or_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%xor_ln42_264 = xor i1 %or_ln42_243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'xor' 'xor_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%and_ln42_465 = and i1 %tmp_21739, i1 %xor_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'and' 'and_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_264)   --->   "%select_ln42_263 = select i1 %and_ln42_463, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'select' 'select_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_197 = or i1 %and_ln42_463, i1 %and_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_264 = select i1 %or_ln42_197, i13 %select_ln42_263, i13 %add_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'select' 'select_ln42_264' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln73_98 = sext i13 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'sext' 'sext_ln73_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (1.89ns)   --->   "%mul_ln73_64 = mul i26 %sext_ln73_96, i26 %sext_ln73_98" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'mul' 'mul_ln73_64' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_21745 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_21745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%trunc_ln42_60 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_64, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_21746 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_21746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_21747 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_21747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = trunc i26 %mul_ln73_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'trunc' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_265 = icmp_ne  i8 %trunc_ln42_83, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_467)   --->   "%tmp_21748 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'bitselect' 'tmp_21748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%or_ln42_198 = or i1 %tmp_21746, i1 %icmp_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%and_ln42_466 = and i1 %or_ln42_198, i1 %tmp_21747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%zext_ln42_64 = zext i1 %and_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_64 = add i13 %trunc_ln42_60, i13 %zext_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'add' 'add_ln42_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_21749 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_64, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'bitselect' 'tmp_21749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_467)   --->   "%xor_ln42_265 = xor i1 %tmp_21749, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'xor' 'xor_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_467 = and i1 %tmp_21748, i1 %xor_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_8194 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_64, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'partselect' 'tmp_8194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.57ns)   --->   "%icmp_ln42_266 = icmp_eq  i3 %tmp_8194, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_266' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_8195 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_64, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'partselect' 'tmp_8195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_267 = icmp_eq  i4 %tmp_8195, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln42_268 = icmp_eq  i4 %tmp_8195, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'icmp' 'icmp_ln42_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%select_ln42_265 = select i1 %and_ln42_467, i1 %icmp_ln42_267, i1 %icmp_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'select' 'select_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%tmp_21750 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'bitselect' 'tmp_21750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%xor_ln42_324 = xor i1 %tmp_21750, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'xor' 'xor_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%and_ln42_468 = and i1 %icmp_ln42_266, i1 %xor_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'and' 'and_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%select_ln42_266 = select i1 %and_ln42_467, i1 %and_ln42_468, i1 %icmp_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'select' 'select_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%and_ln42_469 = and i1 %and_ln42_467, i1 %icmp_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%xor_ln42_266 = xor i1 %select_ln42_265, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'xor' 'xor_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%or_ln42_199 = or i1 %tmp_21749, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%xor_ln42_267 = xor i1 %tmp_21745, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_470 = and i1 %or_ln42_199, i1 %xor_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_470' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_471 = and i1 %tmp_21749, i1 %select_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_471' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%or_ln42_244 = or i1 %and_ln42_469, i1 %and_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'or' 'or_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%xor_ln42_268 = xor i1 %or_ln42_244, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%and_ln42_472 = and i1 %tmp_21745, i1 %xor_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_268)   --->   "%select_ln42_267 = select i1 %and_ln42_470, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_200 = or i1 %and_ln42_470, i1 %and_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'or' 'or_ln42_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_268 = select i1 %or_ln42_200, i13 %select_ln42_267, i13 %add_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_268' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_99 = sext i13 %a_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln73_100 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'sext' 'sext_ln73_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.89ns)   --->   "%mul_ln73_65 = mul i26 %sext_ln73_99, i26 %sext_ln73_100" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'mul' 'mul_ln73_65' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_21751 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_21751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%trunc_ln42_61 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_65, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_21752 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_21752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_21753 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'bitselect' 'tmp_21753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = trunc i26 %mul_ln73_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'trunc' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.70ns)   --->   "%icmp_ln42_269 = icmp_ne  i8 %trunc_ln42_84, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'icmp' 'icmp_ln42_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_474)   --->   "%tmp_21754 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'bitselect' 'tmp_21754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%or_ln42_201 = or i1 %tmp_21752, i1 %icmp_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%and_ln42_473 = and i1 %or_ln42_201, i1 %tmp_21753" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%zext_ln42_65 = zext i1 %and_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_65 = add i13 %trunc_ln42_61, i13 %zext_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'add' 'add_ln42_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_21755 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_65, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_21755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_474)   --->   "%xor_ln42_269 = xor i1 %tmp_21755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'xor' 'xor_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_474 = and i1 %tmp_21754, i1 %xor_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_8196 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_65, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'partselect' 'tmp_8196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.57ns)   --->   "%icmp_ln42_270 = icmp_eq  i3 %tmp_8196, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'icmp' 'icmp_ln42_270' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_8197 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_65, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_8197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_271 = icmp_eq  i4 %tmp_8197, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln42_272 = icmp_eq  i4 %tmp_8197, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'icmp' 'icmp_ln42_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%select_ln42_269 = select i1 %and_ln42_474, i1 %icmp_ln42_271, i1 %icmp_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%tmp_21756 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_21756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%xor_ln42_325 = xor i1 %tmp_21756, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'xor' 'xor_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%and_ln42_475 = and i1 %icmp_ln42_270, i1 %xor_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'and' 'and_ln42_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%select_ln42_270 = select i1 %and_ln42_474, i1 %and_ln42_475, i1 %icmp_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'select' 'select_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%and_ln42_476 = and i1 %and_ln42_474, i1 %icmp_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%xor_ln42_270 = xor i1 %select_ln42_269, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'xor' 'xor_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%or_ln42_202 = or i1 %tmp_21755, i1 %xor_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'or' 'or_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%xor_ln42_271 = xor i1 %tmp_21751, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'xor' 'xor_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_477 = and i1 %or_ln42_202, i1 %xor_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_477' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_478 = and i1 %tmp_21755, i1 %select_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_478' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%or_ln42_245 = or i1 %and_ln42_476, i1 %and_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'or' 'or_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%xor_ln42_272 = xor i1 %or_ln42_245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'xor' 'xor_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%and_ln42_479 = and i1 %tmp_21751, i1 %xor_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'and' 'and_ln42_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_272)   --->   "%select_ln42_271 = select i1 %and_ln42_477, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'select' 'select_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_203 = or i1 %and_ln42_477, i1 %and_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'or' 'or_ln42_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_272 = select i1 %or_ln42_203, i13 %select_ln42_271, i13 %add_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'select' 'select_ln42_272' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln73_101 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'sext' 'sext_ln73_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.89ns)   --->   "%mul_ln73_66 = mul i26 %sext_ln73_99, i26 %sext_ln73_101" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'mul' 'mul_ln73_66' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_21757 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_21757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%trunc_ln42_62 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_66, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_21758 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_21758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_21759 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_21759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = trunc i26 %mul_ln73_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'trunc' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.70ns)   --->   "%icmp_ln42_273 = icmp_ne  i8 %trunc_ln42_85, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'icmp' 'icmp_ln42_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_481)   --->   "%tmp_21760 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_21760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%or_ln42_204 = or i1 %tmp_21758, i1 %icmp_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'or' 'or_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%and_ln42_480 = and i1 %or_ln42_204, i1 %tmp_21759" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%zext_ln42_66 = zext i1 %and_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_66 = add i13 %trunc_ln42_62, i13 %zext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_21761 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'bitselect' 'tmp_21761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_481)   --->   "%xor_ln42_273 = xor i1 %tmp_21761, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'xor' 'xor_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_481 = and i1 %tmp_21760, i1 %xor_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'and' 'and_ln42_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_8198 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_66, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'partselect' 'tmp_8198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.57ns)   --->   "%icmp_ln42_274 = icmp_eq  i3 %tmp_8198, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'icmp' 'icmp_ln42_274' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_8199 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_66, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'partselect' 'tmp_8199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_275 = icmp_eq  i4 %tmp_8199, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_276 = icmp_eq  i4 %tmp_8199, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%select_ln42_273 = select i1 %and_ln42_481, i1 %icmp_ln42_275, i1 %icmp_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'select' 'select_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%tmp_21762 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'bitselect' 'tmp_21762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%xor_ln42_326 = xor i1 %tmp_21762, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%and_ln42_482 = and i1 %icmp_ln42_274, i1 %xor_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%select_ln42_274 = select i1 %and_ln42_481, i1 %and_ln42_482, i1 %icmp_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'select' 'select_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%and_ln42_483 = and i1 %and_ln42_481, i1 %icmp_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'and' 'and_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%xor_ln42_274 = xor i1 %select_ln42_273, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%or_ln42_205 = or i1 %tmp_21761, i1 %xor_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%xor_ln42_275 = xor i1 %tmp_21757, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_484 = and i1 %or_ln42_205, i1 %xor_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_484' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_485 = and i1 %tmp_21761, i1 %select_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_485' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%or_ln42_246 = or i1 %and_ln42_483, i1 %and_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'or' 'or_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%xor_ln42_276 = xor i1 %or_ln42_246, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%and_ln42_486 = and i1 %tmp_21757, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_276)   --->   "%select_ln42_275 = select i1 %and_ln42_484, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_206 = or i1 %and_ln42_484, i1 %and_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'or' 'or_ln42_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_276 = select i1 %or_ln42_206, i13 %select_ln42_275, i13 %add_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'select' 'select_ln42_276' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln73_102 = sext i13 %a_32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'sext' 'sext_ln73_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln73_103 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'sext' 'sext_ln73_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (1.89ns)   --->   "%mul_ln73_67 = mul i26 %sext_ln73_102, i26 %sext_ln73_103" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'mul' 'mul_ln73_67' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_21763 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_21763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%trunc_ln42_63 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_67, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_21764 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'bitselect' 'tmp_21764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_21765 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'bitselect' 'tmp_21765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln42_86 = trunc i26 %mul_ln73_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'trunc' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_277 = icmp_ne  i8 %trunc_ln42_86, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_488)   --->   "%tmp_21766 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'bitselect' 'tmp_21766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%or_ln42_207 = or i1 %tmp_21764, i1 %icmp_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'or' 'or_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%and_ln42_487 = and i1 %or_ln42_207, i1 %tmp_21765" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%zext_ln42_67 = zext i1 %and_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_67 = add i13 %trunc_ln42_63, i13 %zext_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_21767 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'bitselect' 'tmp_21767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_488)   --->   "%xor_ln42_277 = xor i1 %tmp_21767, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'xor' 'xor_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_488 = and i1 %tmp_21766, i1 %xor_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'and' 'and_ln42_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_8200 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_67, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'tmp_8200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.57ns)   --->   "%icmp_ln42_278 = icmp_eq  i3 %tmp_8200, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'icmp' 'icmp_ln42_278' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_8201 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_67, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'partselect' 'tmp_8201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.70ns)   --->   "%icmp_ln42_279 = icmp_eq  i4 %tmp_8201, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'icmp' 'icmp_ln42_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.70ns)   --->   "%icmp_ln42_280 = icmp_eq  i4 %tmp_8201, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'icmp' 'icmp_ln42_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%select_ln42_277 = select i1 %and_ln42_488, i1 %icmp_ln42_279, i1 %icmp_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'select' 'select_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%tmp_21768 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_21768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%xor_ln42_327 = xor i1 %tmp_21768, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'xor' 'xor_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%and_ln42_489 = and i1 %icmp_ln42_278, i1 %xor_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'and' 'and_ln42_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%select_ln42_278 = select i1 %and_ln42_488, i1 %and_ln42_489, i1 %icmp_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'select' 'select_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%and_ln42_490 = and i1 %and_ln42_488, i1 %icmp_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%xor_ln42_278 = xor i1 %select_ln42_277, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%or_ln42_208 = or i1 %tmp_21767, i1 %xor_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%xor_ln42_279 = xor i1 %tmp_21763, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'xor' 'xor_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_491 = and i1 %or_ln42_208, i1 %xor_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'and' 'and_ln42_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_492 = and i1 %tmp_21767, i1 %select_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'and' 'and_ln42_492' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%or_ln42_247 = or i1 %and_ln42_490, i1 %and_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'or' 'or_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%xor_ln42_280 = xor i1 %or_ln42_247, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'xor' 'xor_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%and_ln42_493 = and i1 %tmp_21763, i1 %xor_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_280)   --->   "%select_ln42_279 = select i1 %and_ln42_491, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'select' 'select_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_209 = or i1 %and_ln42_491, i1 %and_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'or' 'or_ln42_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_280 = select i1 %or_ln42_209, i13 %select_ln42_279, i13 %add_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'select' 'select_ln42_280' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln73_104 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'sext' 'sext_ln73_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.89ns)   --->   "%mul_ln73_68 = mul i26 %sext_ln73_102, i26 %sext_ln73_104" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'mul' 'mul_ln73_68' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_21769 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_21769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%trunc_ln42_64 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_68, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_21770 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'bitselect' 'tmp_21770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_21771 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'bitselect' 'tmp_21771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln42_87 = trunc i26 %mul_ln73_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'trunc' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.70ns)   --->   "%icmp_ln42_281 = icmp_ne  i8 %trunc_ln42_87, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'icmp' 'icmp_ln42_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_495)   --->   "%tmp_21772 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_21772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%or_ln42_210 = or i1 %tmp_21770, i1 %icmp_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%and_ln42_494 = and i1 %or_ln42_210, i1 %tmp_21771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%zext_ln42_68 = zext i1 %and_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_68 = add i13 %trunc_ln42_64, i13 %zext_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_21773 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'bitselect' 'tmp_21773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_495)   --->   "%xor_ln42_281 = xor i1 %tmp_21773, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_495 = and i1 %tmp_21772, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_8202 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_68, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'partselect' 'tmp_8202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.57ns)   --->   "%icmp_ln42_282 = icmp_eq  i3 %tmp_8202, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'icmp' 'icmp_ln42_282' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_8203 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_68, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'partselect' 'tmp_8203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.70ns)   --->   "%icmp_ln42_283 = icmp_eq  i4 %tmp_8203, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'icmp' 'icmp_ln42_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.70ns)   --->   "%icmp_ln42_284 = icmp_eq  i4 %tmp_8203, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'icmp' 'icmp_ln42_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%select_ln42_281 = select i1 %and_ln42_495, i1 %icmp_ln42_283, i1 %icmp_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%tmp_21774 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_21774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%xor_ln42_328 = xor i1 %tmp_21774, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'xor' 'xor_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%and_ln42_496 = and i1 %icmp_ln42_282, i1 %xor_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'and' 'and_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%select_ln42_282 = select i1 %and_ln42_495, i1 %and_ln42_496, i1 %icmp_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%and_ln42_497 = and i1 %and_ln42_495, i1 %icmp_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'and' 'and_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%xor_ln42_282 = xor i1 %select_ln42_281, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'xor' 'xor_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%or_ln42_211 = or i1 %tmp_21773, i1 %xor_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'or' 'or_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%xor_ln42_283 = xor i1 %tmp_21769, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'xor' 'xor_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_498 = and i1 %or_ln42_211, i1 %xor_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'and' 'and_ln42_498' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_499 = and i1 %tmp_21773, i1 %select_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_499' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%or_ln42_248 = or i1 %and_ln42_497, i1 %and_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'or' 'or_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%xor_ln42_284 = xor i1 %or_ln42_248, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'xor' 'xor_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%and_ln42_500 = and i1 %tmp_21769, i1 %xor_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'and' 'and_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_284)   --->   "%select_ln42_283 = select i1 %and_ln42_498, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_212 = or i1 %and_ln42_498, i1 %and_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'or' 'or_ln42_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_284 = select i1 %or_ln42_212, i13 %select_ln42_283, i13 %add_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'select' 'select_ln42_284' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln73_105 = sext i13 %a_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'sext' 'sext_ln73_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln73_106 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'sext' 'sext_ln73_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (1.89ns)   --->   "%mul_ln73_69 = mul i26 %sext_ln73_105, i26 %sext_ln73_106" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'mul' 'mul_ln73_69' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21775 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'bitselect' 'tmp_21775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%trunc_ln42_65 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_69, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_21776 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'bitselect' 'tmp_21776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_21777 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_21777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln42_88 = trunc i26 %mul_ln73_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'trunc' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.70ns)   --->   "%icmp_ln42_285 = icmp_ne  i8 %trunc_ln42_88, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'icmp' 'icmp_ln42_285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_502)   --->   "%tmp_21778 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'bitselect' 'tmp_21778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%or_ln42_213 = or i1 %tmp_21776, i1 %icmp_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%and_ln42_501 = and i1 %or_ln42_213, i1 %tmp_21777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'and' 'and_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%zext_ln42_69 = zext i1 %and_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_69 = add i13 %trunc_ln42_65, i13 %zext_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'add' 'add_ln42_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_21779 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_21779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_502)   --->   "%xor_ln42_285 = xor i1 %tmp_21779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'xor' 'xor_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_502 = and i1 %tmp_21778, i1 %xor_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'and' 'and_ln42_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_8204 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_69, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'partselect' 'tmp_8204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.57ns)   --->   "%icmp_ln42_286 = icmp_eq  i3 %tmp_8204, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'icmp' 'icmp_ln42_286' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_8205 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_69, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'partselect' 'tmp_8205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.70ns)   --->   "%icmp_ln42_287 = icmp_eq  i4 %tmp_8205, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'icmp' 'icmp_ln42_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.70ns)   --->   "%icmp_ln42_288 = icmp_eq  i4 %tmp_8205, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'icmp' 'icmp_ln42_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%select_ln42_285 = select i1 %and_ln42_502, i1 %icmp_ln42_287, i1 %icmp_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%tmp_21780 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_21780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%xor_ln42_329 = xor i1 %tmp_21780, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%and_ln42_503 = and i1 %icmp_ln42_286, i1 %xor_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%select_ln42_286 = select i1 %and_ln42_502, i1 %and_ln42_503, i1 %icmp_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%and_ln42_504 = and i1 %and_ln42_502, i1 %icmp_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%xor_ln42_286 = xor i1 %select_ln42_285, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%or_ln42_214 = or i1 %tmp_21779, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%xor_ln42_287 = xor i1 %tmp_21775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_505 = and i1 %or_ln42_214, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_505' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_506 = and i1 %tmp_21779, i1 %select_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_506' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%or_ln42_249 = or i1 %and_ln42_504, i1 %and_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%xor_ln42_288 = xor i1 %or_ln42_249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%and_ln42_507 = and i1 %tmp_21775, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_288)   --->   "%select_ln42_287 = select i1 %and_ln42_505, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_215 = or i1 %and_ln42_505, i1 %and_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_288 = select i1 %or_ln42_215, i13 %select_ln42_287, i13 %add_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_288' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln73_107 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'sext' 'sext_ln73_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.89ns)   --->   "%mul_ln73_70 = mul i26 %sext_ln73_105, i26 %sext_ln73_107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'mul' 'mul_ln73_70' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_21781 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'bitselect' 'tmp_21781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%trunc_ln42_66 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_70, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_21782 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'bitselect' 'tmp_21782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_21783 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'bitselect' 'tmp_21783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln42_89 = trunc i26 %mul_ln73_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'trunc' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.70ns)   --->   "%icmp_ln42_289 = icmp_ne  i8 %trunc_ln42_89, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'icmp' 'icmp_ln42_289' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_509)   --->   "%tmp_21784 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_21784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%or_ln42_216 = or i1 %tmp_21782, i1 %icmp_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%and_ln42_508 = and i1 %or_ln42_216, i1 %tmp_21783" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%zext_ln42_70 = zext i1 %and_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_70 = add i13 %trunc_ln42_66, i13 %zext_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'add' 'add_ln42_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_21785 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'bitselect' 'tmp_21785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_509)   --->   "%xor_ln42_289 = xor i1 %tmp_21785, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_509 = and i1 %tmp_21784, i1 %xor_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'and' 'and_ln42_509' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_8206 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_70, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'partselect' 'tmp_8206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.57ns)   --->   "%icmp_ln42_290 = icmp_eq  i3 %tmp_8206, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'icmp' 'icmp_ln42_290' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_8207 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_70, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'partselect' 'tmp_8207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.70ns)   --->   "%icmp_ln42_291 = icmp_eq  i4 %tmp_8207, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'icmp' 'icmp_ln42_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.70ns)   --->   "%icmp_ln42_292 = icmp_eq  i4 %tmp_8207, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'icmp' 'icmp_ln42_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%select_ln42_289 = select i1 %and_ln42_509, i1 %icmp_ln42_291, i1 %icmp_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%tmp_21786 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'bitselect' 'tmp_21786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%xor_ln42_330 = xor i1 %tmp_21786, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%and_ln42_510 = and i1 %icmp_ln42_290, i1 %xor_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'and' 'and_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%select_ln42_290 = select i1 %and_ln42_509, i1 %and_ln42_510, i1 %icmp_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%and_ln42_511 = and i1 %and_ln42_509, i1 %icmp_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%xor_ln42_290 = xor i1 %select_ln42_289, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%or_ln42_217 = or i1 %tmp_21785, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%xor_ln42_291 = xor i1 %tmp_21781, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_512 = and i1 %or_ln42_217, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_512' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_513 = and i1 %tmp_21785, i1 %select_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'and' 'and_ln42_513' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%or_ln42_250 = or i1 %and_ln42_511, i1 %and_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%xor_ln42_292 = xor i1 %or_ln42_250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%and_ln42_514 = and i1 %tmp_21781, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_292)   --->   "%select_ln42_291 = select i1 %and_ln42_512, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'select' 'select_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_218 = or i1 %and_ln42_512, i1 %and_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'or' 'or_ln42_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_292 = select i1 %or_ln42_218, i13 %select_ln42_291, i13 %add_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'select' 'select_ln42_292' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln73_108 = sext i13 %a_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'sext' 'sext_ln73_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln73_109 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'sext' 'sext_ln73_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (1.89ns)   --->   "%mul_ln73_71 = mul i26 %sext_ln73_108, i26 %sext_ln73_109" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'mul' 'mul_ln73_71' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_21787 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'bitselect' 'tmp_21787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%trunc_ln42_67 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_71, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_21788 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_21788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_21789 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'bitselect' 'tmp_21789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln42_90 = trunc i26 %mul_ln73_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'trunc' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln42_293 = icmp_ne  i8 %trunc_ln42_90, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'icmp' 'icmp_ln42_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_516)   --->   "%tmp_21790 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'bitselect' 'tmp_21790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%or_ln42_219 = or i1 %tmp_21788, i1 %icmp_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'or' 'or_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%and_ln42_515 = and i1 %or_ln42_219, i1 %tmp_21789" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'and' 'and_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%zext_ln42_71 = zext i1 %and_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_71 = add i13 %trunc_ln42_67, i13 %zext_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'add' 'add_ln42_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_21791 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_21791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_516)   --->   "%xor_ln42_293 = xor i1 %tmp_21791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_516 = and i1 %tmp_21790, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_8208 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_71, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'partselect' 'tmp_8208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.57ns)   --->   "%icmp_ln42_294 = icmp_eq  i3 %tmp_8208, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'icmp' 'icmp_ln42_294' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_8209 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_71, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'partselect' 'tmp_8209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.70ns)   --->   "%icmp_ln42_295 = icmp_eq  i4 %tmp_8209, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'icmp' 'icmp_ln42_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.70ns)   --->   "%icmp_ln42_296 = icmp_eq  i4 %tmp_8209, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'icmp' 'icmp_ln42_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%select_ln42_293 = select i1 %and_ln42_516, i1 %icmp_ln42_295, i1 %icmp_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%tmp_21792 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'bitselect' 'tmp_21792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%xor_ln42_331 = xor i1 %tmp_21792, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'xor' 'xor_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%and_ln42_517 = and i1 %icmp_ln42_294, i1 %xor_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'and' 'and_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%select_ln42_294 = select i1 %and_ln42_516, i1 %and_ln42_517, i1 %icmp_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'select' 'select_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%and_ln42_518 = and i1 %and_ln42_516, i1 %icmp_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%xor_ln42_294 = xor i1 %select_ln42_293, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%or_ln42_220 = or i1 %tmp_21791, i1 %xor_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'or' 'or_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%xor_ln42_295 = xor i1 %tmp_21787, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_519 = and i1 %or_ln42_220, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'and' 'and_ln42_519' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_520 = and i1 %tmp_21791, i1 %select_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'and' 'and_ln42_520' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%or_ln42_251 = or i1 %and_ln42_518, i1 %and_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'or' 'or_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%xor_ln42_296 = xor i1 %or_ln42_251, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%and_ln42_521 = and i1 %tmp_21787, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_296)   --->   "%select_ln42_295 = select i1 %and_ln42_519, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'select' 'select_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_221 = or i1 %and_ln42_519, i1 %and_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_296 = select i1 %or_ln42_221, i13 %select_ln42_295, i13 %add_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'select' 'select_ln42_296' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln73_110 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'sext' 'sext_ln73_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (1.89ns)   --->   "%mul_ln73_72 = mul i26 %sext_ln73_108, i26 %sext_ln73_110" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'mul' 'mul_ln73_72' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_21793 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_21793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%trunc_ln42_68 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_72, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_21794 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'bitselect' 'tmp_21794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_21795 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'bitselect' 'tmp_21795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln42_91 = trunc i26 %mul_ln73_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'trunc' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.70ns)   --->   "%icmp_ln42_297 = icmp_ne  i8 %trunc_ln42_91, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'icmp' 'icmp_ln42_297' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_523)   --->   "%tmp_21796 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'bitselect' 'tmp_21796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%or_ln42_222 = or i1 %tmp_21794, i1 %icmp_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'or' 'or_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%and_ln42_522 = and i1 %or_ln42_222, i1 %tmp_21795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'and' 'and_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%zext_ln42_72 = zext i1 %and_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_72 = add i13 %trunc_ln42_68, i13 %zext_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'add' 'add_ln42_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_21797 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_72, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'bitselect' 'tmp_21797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_523)   --->   "%xor_ln42_297 = xor i1 %tmp_21797, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_523 = and i1 %tmp_21796, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'and' 'and_ln42_523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_8210 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_72, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'partselect' 'tmp_8210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.57ns)   --->   "%icmp_ln42_298 = icmp_eq  i3 %tmp_8210, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'icmp' 'icmp_ln42_298' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_8211 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_72, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'partselect' 'tmp_8211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.70ns)   --->   "%icmp_ln42_299 = icmp_eq  i4 %tmp_8211, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'icmp' 'icmp_ln42_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.70ns)   --->   "%icmp_ln42_300 = icmp_eq  i4 %tmp_8211, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'icmp' 'icmp_ln42_300' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%select_ln42_297 = select i1 %and_ln42_523, i1 %icmp_ln42_299, i1 %icmp_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'select' 'select_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%tmp_21798 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_21798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%xor_ln42_332 = xor i1 %tmp_21798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'xor' 'xor_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%and_ln42_524 = and i1 %icmp_ln42_298, i1 %xor_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'and' 'and_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%select_ln42_298 = select i1 %and_ln42_523, i1 %and_ln42_524, i1 %icmp_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'select' 'select_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%and_ln42_525 = and i1 %and_ln42_523, i1 %icmp_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'and' 'and_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%xor_ln42_298 = xor i1 %select_ln42_297, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%or_ln42_223 = or i1 %tmp_21797, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'or' 'or_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%xor_ln42_299 = xor i1 %tmp_21793, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_526 = and i1 %or_ln42_223, i1 %xor_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_526' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_527 = and i1 %tmp_21797, i1 %select_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'and' 'and_ln42_527' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%or_ln42_252 = or i1 %and_ln42_525, i1 %and_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'or' 'or_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%xor_ln42_300 = xor i1 %or_ln42_252, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%and_ln42_528 = and i1 %tmp_21793, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'and' 'and_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_300)   --->   "%select_ln42_299 = select i1 %and_ln42_526, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'select' 'select_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_224 = or i1 %and_ln42_526, i1 %and_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'or' 'or_ln42_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_300 = select i1 %or_ln42_224, i13 %select_ln42_299, i13 %add_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'select' 'select_ln42_300' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln73_111 = sext i13 %a_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'sext' 'sext_ln73_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln73_112 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'sext' 'sext_ln73_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (1.89ns)   --->   "%mul_ln73_73 = mul i26 %sext_ln73_111, i26 %sext_ln73_112" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'mul' 'mul_ln73_73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_21799 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'bitselect' 'tmp_21799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%trunc_ln42_69 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_21800 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'bitselect' 'tmp_21800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_21801 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'bitselect' 'tmp_21801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln42_92 = trunc i26 %mul_ln73_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'trunc' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.70ns)   --->   "%icmp_ln42_301 = icmp_ne  i8 %trunc_ln42_92, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'icmp' 'icmp_ln42_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_530)   --->   "%tmp_21802 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'bitselect' 'tmp_21802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%or_ln42_225 = or i1 %tmp_21800, i1 %icmp_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'or' 'or_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%and_ln42_529 = and i1 %or_ln42_225, i1 %tmp_21801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%zext_ln42_73 = zext i1 %and_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_73 = add i13 %trunc_ln42_69, i13 %zext_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'add' 'add_ln42_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_21803 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'bitselect' 'tmp_21803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_530)   --->   "%xor_ln42_301 = xor i1 %tmp_21803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_530 = and i1 %tmp_21802, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'and' 'and_ln42_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_8212 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'partselect' 'tmp_8212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.57ns)   --->   "%icmp_ln42_302 = icmp_eq  i3 %tmp_8212, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'icmp' 'icmp_ln42_302' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_8213 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'tmp_8213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_303 = icmp_eq  i4 %tmp_8213, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.70ns)   --->   "%icmp_ln42_304 = icmp_eq  i4 %tmp_8213, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'icmp' 'icmp_ln42_304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%select_ln42_301 = select i1 %and_ln42_530, i1 %icmp_ln42_303, i1 %icmp_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'select' 'select_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%tmp_21804 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'bitselect' 'tmp_21804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%xor_ln42_333 = xor i1 %tmp_21804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'xor' 'xor_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%and_ln42_531 = and i1 %icmp_ln42_302, i1 %xor_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'and' 'and_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%select_ln42_302 = select i1 %and_ln42_530, i1 %and_ln42_531, i1 %icmp_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'select' 'select_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%and_ln42_532 = and i1 %and_ln42_530, i1 %icmp_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'and' 'and_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%xor_ln42_302 = xor i1 %select_ln42_301, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%or_ln42_226 = or i1 %tmp_21803, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'or' 'or_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%xor_ln42_303 = xor i1 %tmp_21799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'xor' 'xor_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_533 = and i1 %or_ln42_226, i1 %xor_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'and' 'and_ln42_533' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_534 = and i1 %tmp_21803, i1 %select_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'and' 'and_ln42_534' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%or_ln42_253 = or i1 %and_ln42_532, i1 %and_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'or' 'or_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%xor_ln42_304 = xor i1 %or_ln42_253, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'xor' 'xor_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%and_ln42_535 = and i1 %tmp_21799, i1 %xor_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'and' 'and_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_304)   --->   "%select_ln42_303 = select i1 %and_ln42_533, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'select' 'select_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_227 = or i1 %and_ln42_533, i1 %and_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'or' 'or_ln42_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_304 = select i1 %or_ln42_227, i13 %select_ln42_303, i13 %add_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_304' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln73_113 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'sext' 'sext_ln73_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (1.89ns)   --->   "%mul_ln73_74 = mul i26 %sext_ln73_111, i26 %sext_ln73_113" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'mul' 'mul_ln73_74' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_21805 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'bitselect' 'tmp_21805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%trunc_ln42_70 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_74, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_21806 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'bitselect' 'tmp_21806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_21807 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'bitselect' 'tmp_21807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln42_93 = trunc i26 %mul_ln73_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'trunc' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.70ns)   --->   "%icmp_ln42_305 = icmp_ne  i8 %trunc_ln42_93, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'icmp' 'icmp_ln42_305' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_537)   --->   "%tmp_21808 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'bitselect' 'tmp_21808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%or_ln42_228 = or i1 %tmp_21806, i1 %icmp_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'or' 'or_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%and_ln42_536 = and i1 %or_ln42_228, i1 %tmp_21807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'and' 'and_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%zext_ln42_74 = zext i1 %and_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_74 = add i13 %trunc_ln42_70, i13 %zext_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'add' 'add_ln42_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_21809 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_74, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'bitselect' 'tmp_21809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_537)   --->   "%xor_ln42_305 = xor i1 %tmp_21809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_537 = and i1 %tmp_21808, i1 %xor_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_537' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_8214 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_74, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'partselect' 'tmp_8214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.57ns)   --->   "%icmp_ln42_306 = icmp_eq  i3 %tmp_8214, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'icmp' 'icmp_ln42_306' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_8215 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_74, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'partselect' 'tmp_8215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln42_307 = icmp_eq  i4 %tmp_8215, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'icmp' 'icmp_ln42_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.70ns)   --->   "%icmp_ln42_308 = icmp_eq  i4 %tmp_8215, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'icmp' 'icmp_ln42_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%select_ln42_305 = select i1 %and_ln42_537, i1 %icmp_ln42_307, i1 %icmp_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'select' 'select_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%tmp_21810 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'bitselect' 'tmp_21810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%xor_ln42_334 = xor i1 %tmp_21810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'xor' 'xor_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%and_ln42_538 = and i1 %icmp_ln42_306, i1 %xor_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'and' 'and_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%select_ln42_306 = select i1 %and_ln42_537, i1 %and_ln42_538, i1 %icmp_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%and_ln42_539 = and i1 %and_ln42_537, i1 %icmp_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%xor_ln42_306 = xor i1 %select_ln42_305, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'xor' 'xor_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%or_ln42_229 = or i1 %tmp_21809, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'or' 'or_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%xor_ln42_307 = xor i1 %tmp_21805, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'xor' 'xor_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_540 = and i1 %or_ln42_229, i1 %xor_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'and' 'and_ln42_540' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_541 = and i1 %tmp_21809, i1 %select_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'and' 'and_ln42_541' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%or_ln42_254 = or i1 %and_ln42_539, i1 %and_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'or' 'or_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%xor_ln42_308 = xor i1 %or_ln42_254, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'xor' 'xor_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%and_ln42_542 = and i1 %tmp_21805, i1 %xor_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'and' 'and_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_308)   --->   "%select_ln42_307 = select i1 %and_ln42_540, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'select' 'select_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_230 = or i1 %and_ln42_540, i1 %and_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'or' 'or_ln42_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_308 = select i1 %or_ln42_230, i13 %select_ln42_307, i13 %add_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_308' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln73_114 = sext i13 %a_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'sext' 'sext_ln73_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln73_115 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'sext' 'sext_ln73_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (1.89ns)   --->   "%mul_ln73_75 = mul i26 %sext_ln73_114, i26 %sext_ln73_115" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'mul' 'mul_ln73_75' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_21811 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'bitselect' 'tmp_21811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%trunc_ln42_71 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_75, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'partselect' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_21812 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'bitselect' 'tmp_21812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_21813 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'bitselect' 'tmp_21813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln42_94 = trunc i26 %mul_ln73_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'trunc' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.70ns)   --->   "%icmp_ln42_309 = icmp_ne  i8 %trunc_ln42_94, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'icmp' 'icmp_ln42_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_544)   --->   "%tmp_21814 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'bitselect' 'tmp_21814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%or_ln42_231 = or i1 %tmp_21812, i1 %icmp_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%and_ln42_543 = and i1 %or_ln42_231, i1 %tmp_21813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'and' 'and_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%zext_ln42_75 = zext i1 %and_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_75 = add i13 %trunc_ln42_71, i13 %zext_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'add' 'add_ln42_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_21815 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_75, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'bitselect' 'tmp_21815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_544)   --->   "%xor_ln42_309 = xor i1 %tmp_21815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'xor' 'xor_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_544 = and i1 %tmp_21814, i1 %xor_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_544' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_8216 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_75, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'partselect' 'tmp_8216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.57ns)   --->   "%icmp_ln42_310 = icmp_eq  i3 %tmp_8216, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'icmp' 'icmp_ln42_310' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_8217 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_75, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'partselect' 'tmp_8217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.70ns)   --->   "%icmp_ln42_311 = icmp_eq  i4 %tmp_8217, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'icmp' 'icmp_ln42_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.70ns)   --->   "%icmp_ln42_312 = icmp_eq  i4 %tmp_8217, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'icmp' 'icmp_ln42_312' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%select_ln42_309 = select i1 %and_ln42_544, i1 %icmp_ln42_311, i1 %icmp_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%tmp_21816 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'bitselect' 'tmp_21816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%xor_ln42_335 = xor i1 %tmp_21816, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'xor' 'xor_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%and_ln42_545 = and i1 %icmp_ln42_310, i1 %xor_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'and' 'and_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%select_ln42_310 = select i1 %and_ln42_544, i1 %and_ln42_545, i1 %icmp_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'select' 'select_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%and_ln42_546 = and i1 %and_ln42_544, i1 %icmp_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'and' 'and_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%xor_ln42_310 = xor i1 %select_ln42_309, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'xor' 'xor_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%or_ln42_232 = or i1 %tmp_21815, i1 %xor_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'or' 'or_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%xor_ln42_311 = xor i1 %tmp_21811, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'xor' 'xor_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_547 = and i1 %or_ln42_232, i1 %xor_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'and' 'and_ln42_547' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_548 = and i1 %tmp_21815, i1 %select_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'and' 'and_ln42_548' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%or_ln42_255 = or i1 %and_ln42_546, i1 %and_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'or' 'or_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%xor_ln42_312 = xor i1 %or_ln42_255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'xor' 'xor_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%and_ln42_549 = and i1 %tmp_21811, i1 %xor_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'and' 'and_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_312)   --->   "%select_ln42_311 = select i1 %and_ln42_547, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_233 = or i1 %and_ln42_547, i1 %and_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'or' 'or_ln42_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_312 = select i1 %or_ln42_233, i13 %select_ln42_311, i13 %add_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'select' 'select_ln42_312' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln73_116 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'sext' 'sext_ln73_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (1.89ns)   --->   "%mul_ln73_76 = mul i26 %sext_ln73_114, i26 %sext_ln73_116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'mul' 'mul_ln73_76' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_21817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'bitselect' 'tmp_21817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%trunc_ln42_72 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_76, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'partselect' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_21818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'bitselect' 'tmp_21818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_21819 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'bitselect' 'tmp_21819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_95 = trunc i26 %mul_ln73_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'trunc' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.70ns)   --->   "%icmp_ln42_313 = icmp_ne  i8 %trunc_ln42_95, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'icmp' 'icmp_ln42_313' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_551)   --->   "%tmp_21820 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'bitselect' 'tmp_21820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%or_ln42_234 = or i1 %tmp_21818, i1 %icmp_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'or' 'or_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%and_ln42_550 = and i1 %or_ln42_234, i1 %tmp_21819" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'and' 'and_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%zext_ln42_76 = zext i1 %and_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_76 = add i13 %trunc_ln42_72, i13 %zext_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'add' 'add_ln42_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_21821 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_76, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'bitselect' 'tmp_21821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_551)   --->   "%xor_ln42_313 = xor i1 %tmp_21821, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_551 = and i1 %tmp_21820, i1 %xor_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_8218 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_76, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'partselect' 'tmp_8218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.57ns)   --->   "%icmp_ln42_314 = icmp_eq  i3 %tmp_8218, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'icmp' 'icmp_ln42_314' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_8219 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_76, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'partselect' 'tmp_8219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.70ns)   --->   "%icmp_ln42_315 = icmp_eq  i4 %tmp_8219, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'icmp' 'icmp_ln42_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.70ns)   --->   "%icmp_ln42_316 = icmp_eq  i4 %tmp_8219, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'icmp' 'icmp_ln42_316' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%select_ln42_313 = select i1 %and_ln42_551, i1 %icmp_ln42_315, i1 %icmp_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'select' 'select_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%tmp_21822 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'bitselect' 'tmp_21822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%xor_ln42_336 = xor i1 %tmp_21822, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'xor' 'xor_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%and_ln42_552 = and i1 %icmp_ln42_314, i1 %xor_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'and' 'and_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%select_ln42_314 = select i1 %and_ln42_551, i1 %and_ln42_552, i1 %icmp_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%and_ln42_553 = and i1 %and_ln42_551, i1 %icmp_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%xor_ln42_314 = xor i1 %select_ln42_313, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'xor' 'xor_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%or_ln42_235 = or i1 %tmp_21821, i1 %xor_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'or' 'or_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%xor_ln42_315 = xor i1 %tmp_21817, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'xor' 'xor_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_554 = and i1 %or_ln42_235, i1 %xor_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'and' 'and_ln42_554' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_555 = and i1 %tmp_21821, i1 %select_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'and' 'and_ln42_555' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%or_ln42_256 = or i1 %and_ln42_553, i1 %and_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'or' 'or_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%xor_ln42_316 = xor i1 %or_ln42_256, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'xor' 'xor_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%and_ln42_556 = and i1 %tmp_21817, i1 %xor_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'and' 'and_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_316)   --->   "%select_ln42_315 = select i1 %and_ln42_554, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'select' 'select_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_236 = or i1 %and_ln42_554, i1 %and_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'or' 'or_ln42_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_316 = select i1 %or_ln42_236, i13 %select_ln42_315, i13 %add_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_316' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln58_106 = sext i13 %select_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'sext' 'sext_ln58_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.75ns)   --->   "%add_ln58_72 = add i13 %select_ln42_248, i13 %select_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'add' 'add_ln58_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_106, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_21823 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'bitselect' 'tmp_21823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_21824 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_72, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'bitselect' 'tmp_21824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%xor_ln58 = xor i1 %tmp_21823, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%and_ln58 = and i1 %tmp_21824, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%xor_ln58_214 = xor i1 %tmp_21824, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 915 'xor' 'xor_ln58_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%and_ln58_106 = and i1 %tmp_21823, i1 %xor_ln58_214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 916 'and' 'and_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.12ns)   --->   "%xor_ln58_215 = xor i1 %tmp_21823, i1 %tmp_21824" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 917 'xor' 'xor_ln58_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%xor_ln58_216 = xor i1 %xor_ln58_215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 918 'xor' 'xor_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 919 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%select_ln58 = select i1 %xor_ln58_215, i13 4095, i13 %add_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 920 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_160 = select i1 %and_ln58_106, i13 4096, i13 %add_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 921 'select' 'select_ln58_160' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_161 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 922 'select' 'select_ln58_161' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln58_107 = sext i13 %select_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 923 'sext' 'sext_ln58_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln58_108 = sext i13 %select_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 924 'sext' 'sext_ln58_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.75ns)   --->   "%add_ln58_73 = add i13 %select_ln42_252, i13 %select_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 925 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.75ns)   --->   "%add_ln58_52 = add i14 %sext_ln58_108, i14 %sext_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 926 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_21825 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_52, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 927 'bitselect' 'tmp_21825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_21826 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 928 'bitselect' 'tmp_21826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%xor_ln58_217 = xor i1 %tmp_21825, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 929 'xor' 'xor_ln58_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%and_ln58_107 = and i1 %tmp_21826, i1 %xor_ln58_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 930 'and' 'and_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%xor_ln58_218 = xor i1 %tmp_21826, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 931 'xor' 'xor_ln58_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%and_ln58_108 = and i1 %tmp_21825, i1 %xor_ln58_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 932 'and' 'and_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.12ns)   --->   "%xor_ln58_219 = xor i1 %tmp_21825, i1 %tmp_21826" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 933 'xor' 'xor_ln58_219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%xor_ln58_220 = xor i1 %xor_ln58_219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 934 'xor' 'xor_ln58_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%or_ln58_52 = or i1 %and_ln58_107, i1 %xor_ln58_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 935 'or' 'or_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%select_ln58_162 = select i1 %xor_ln58_219, i13 4095, i13 %add_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 936 'select' 'select_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_163 = select i1 %and_ln58_108, i13 4096, i13 %add_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 937 'select' 'select_ln58_163' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_164 = select i1 %or_ln58_52, i13 %select_ln58_162, i13 %select_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 938 'select' 'select_ln58_164' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln58_109 = sext i13 %select_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 939 'sext' 'sext_ln58_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln58_110 = sext i13 %select_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 940 'sext' 'sext_ln58_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.75ns)   --->   "%add_ln58_74 = add i13 %select_ln42_256, i13 %select_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 941 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.75ns)   --->   "%add_ln58_53 = add i14 %sext_ln58_110, i14 %sext_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 942 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_21827 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_53, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 943 'bitselect' 'tmp_21827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_21828 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_74, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 944 'bitselect' 'tmp_21828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%xor_ln58_221 = xor i1 %tmp_21827, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 945 'xor' 'xor_ln58_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%and_ln58_109 = and i1 %tmp_21828, i1 %xor_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 946 'and' 'and_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%xor_ln58_222 = xor i1 %tmp_21828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 947 'xor' 'xor_ln58_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%and_ln58_110 = and i1 %tmp_21827, i1 %xor_ln58_222" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 948 'and' 'and_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.12ns)   --->   "%xor_ln58_223 = xor i1 %tmp_21827, i1 %tmp_21828" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 949 'xor' 'xor_ln58_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%xor_ln58_224 = xor i1 %xor_ln58_223, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 950 'xor' 'xor_ln58_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%or_ln58_53 = or i1 %and_ln58_109, i1 %xor_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 951 'or' 'or_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%select_ln58_165 = select i1 %xor_ln58_223, i13 4095, i13 %add_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 952 'select' 'select_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_166 = select i1 %and_ln58_110, i13 4096, i13 %add_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 953 'select' 'select_ln58_166' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_167 = select i1 %or_ln58_53, i13 %select_ln58_165, i13 %select_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 954 'select' 'select_ln58_167' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln58_111 = sext i13 %select_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 955 'sext' 'sext_ln58_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln58_112 = sext i13 %select_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 956 'sext' 'sext_ln58_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.75ns)   --->   "%add_ln58_75 = add i13 %select_ln42_260, i13 %select_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 957 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.75ns)   --->   "%add_ln58_54 = add i14 %sext_ln58_112, i14 %sext_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 958 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_21829 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_54, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 959 'bitselect' 'tmp_21829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_21830 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_75, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 960 'bitselect' 'tmp_21830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%xor_ln58_225 = xor i1 %tmp_21829, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 961 'xor' 'xor_ln58_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%and_ln58_111 = and i1 %tmp_21830, i1 %xor_ln58_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 962 'and' 'and_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%xor_ln58_226 = xor i1 %tmp_21830, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 963 'xor' 'xor_ln58_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%and_ln58_112 = and i1 %tmp_21829, i1 %xor_ln58_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 964 'and' 'and_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.12ns)   --->   "%xor_ln58_227 = xor i1 %tmp_21829, i1 %tmp_21830" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'xor' 'xor_ln58_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%xor_ln58_228 = xor i1 %xor_ln58_227, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'xor' 'xor_ln58_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%or_ln58_54 = or i1 %and_ln58_111, i1 %xor_ln58_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'or' 'or_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%select_ln58_168 = select i1 %xor_ln58_227, i13 4095, i13 %add_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'select' 'select_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_169 = select i1 %and_ln58_112, i13 4096, i13 %add_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'select' 'select_ln58_169' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_170 = select i1 %or_ln58_54, i13 %select_ln58_168, i13 %select_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'select' 'select_ln58_170' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln58_113 = sext i13 %select_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'sext' 'sext_ln58_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln58_114 = sext i13 %select_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'sext' 'sext_ln58_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.75ns)   --->   "%add_ln58_76 = add i13 %select_ln42_264, i13 %select_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'add' 'add_ln58_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.75ns)   --->   "%add_ln58_55 = add i14 %sext_ln58_114, i14 %sext_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_21831 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_55, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'bitselect' 'tmp_21831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_21832 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_76, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'bitselect' 'tmp_21832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%xor_ln58_229 = xor i1 %tmp_21831, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'xor' 'xor_ln58_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%and_ln58_113 = and i1 %tmp_21832, i1 %xor_ln58_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'and' 'and_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%xor_ln58_230 = xor i1 %tmp_21832, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'xor' 'xor_ln58_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%and_ln58_114 = and i1 %tmp_21831, i1 %xor_ln58_230" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'and' 'and_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.12ns)   --->   "%xor_ln58_231 = xor i1 %tmp_21831, i1 %tmp_21832" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'xor' 'xor_ln58_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%xor_ln58_232 = xor i1 %xor_ln58_231, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'xor' 'xor_ln58_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%or_ln58_55 = or i1 %and_ln58_113, i1 %xor_ln58_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'or' 'or_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%select_ln58_171 = select i1 %xor_ln58_231, i13 4095, i13 %add_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'select' 'select_ln58_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_172 = select i1 %and_ln58_114, i13 4096, i13 %add_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'select' 'select_ln58_172' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_173 = select i1 %or_ln58_55, i13 %select_ln58_171, i13 %select_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'select' 'select_ln58_173' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln58_115 = sext i13 %select_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'sext' 'sext_ln58_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln58_116 = sext i13 %select_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'sext' 'sext_ln58_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.75ns)   --->   "%add_ln58_77 = add i13 %select_ln42_268, i13 %select_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'add' 'add_ln58_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.75ns)   --->   "%add_ln58_56 = add i14 %sext_ln58_116, i14 %sext_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_21833 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_56, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'bitselect' 'tmp_21833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_21834 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_77, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'bitselect' 'tmp_21834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%xor_ln58_233 = xor i1 %tmp_21833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'xor' 'xor_ln58_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%and_ln58_115 = and i1 %tmp_21834, i1 %xor_ln58_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'and' 'and_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%xor_ln58_234 = xor i1 %tmp_21834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'xor' 'xor_ln58_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%and_ln58_116 = and i1 %tmp_21833, i1 %xor_ln58_234" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'and' 'and_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.12ns)   --->   "%xor_ln58_235 = xor i1 %tmp_21833, i1 %tmp_21834" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'xor' 'xor_ln58_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%xor_ln58_236 = xor i1 %xor_ln58_235, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'xor' 'xor_ln58_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%or_ln58_56 = or i1 %and_ln58_115, i1 %xor_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'or' 'or_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%select_ln58_174 = select i1 %xor_ln58_235, i13 4095, i13 %add_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'select' 'select_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_175 = select i1 %and_ln58_116, i13 4096, i13 %add_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'select' 'select_ln58_175' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_176 = select i1 %or_ln58_56, i13 %select_ln58_174, i13 %select_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'select' 'select_ln58_176' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln58_117 = sext i13 %select_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'sext' 'sext_ln58_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln58_118 = sext i13 %select_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'sext' 'sext_ln58_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.75ns)   --->   "%add_ln58_78 = add i13 %select_ln42_272, i13 %select_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.75ns)   --->   "%add_ln58_57 = add i14 %sext_ln58_118, i14 %sext_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_21835 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_57, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'bitselect' 'tmp_21835' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_21836 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_78, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'bitselect' 'tmp_21836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%xor_ln58_237 = xor i1 %tmp_21835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'xor' 'xor_ln58_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%and_ln58_117 = and i1 %tmp_21836, i1 %xor_ln58_237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'and' 'and_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_178)   --->   "%xor_ln58_238 = xor i1 %tmp_21836, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'xor' 'xor_ln58_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_178)   --->   "%and_ln58_118 = and i1 %tmp_21835, i1 %xor_ln58_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'and' 'and_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.12ns)   --->   "%xor_ln58_239 = xor i1 %tmp_21835, i1 %tmp_21836" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'xor' 'xor_ln58_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%xor_ln58_240 = xor i1 %xor_ln58_239, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'xor' 'xor_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%or_ln58_57 = or i1 %and_ln58_117, i1 %xor_ln58_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'or' 'or_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%select_ln58_177 = select i1 %xor_ln58_239, i13 4095, i13 %add_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'select' 'select_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_178 = select i1 %and_ln58_118, i13 4096, i13 %add_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'select' 'select_ln58_178' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_179 = select i1 %or_ln58_57, i13 %select_ln58_177, i13 %select_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'select' 'select_ln58_179' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln58_119 = sext i13 %select_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'sext' 'sext_ln58_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln58_120 = sext i13 %select_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'sext' 'sext_ln58_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.75ns)   --->   "%add_ln58_79 = add i13 %select_ln42_276, i13 %select_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'add' 'add_ln58_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.75ns)   --->   "%add_ln58_58 = add i14 %sext_ln58_120, i14 %sext_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_21837 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'bitselect' 'tmp_21837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_21838 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_79, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'bitselect' 'tmp_21838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%xor_ln58_241 = xor i1 %tmp_21837, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'xor' 'xor_ln58_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%and_ln58_119 = and i1 %tmp_21838, i1 %xor_ln58_241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'and' 'and_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_181)   --->   "%xor_ln58_242 = xor i1 %tmp_21838, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'xor' 'xor_ln58_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_181)   --->   "%and_ln58_120 = and i1 %tmp_21837, i1 %xor_ln58_242" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'and' 'and_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.12ns)   --->   "%xor_ln58_243 = xor i1 %tmp_21837, i1 %tmp_21838" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'xor' 'xor_ln58_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%xor_ln58_244 = xor i1 %xor_ln58_243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'xor' 'xor_ln58_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%or_ln58_58 = or i1 %and_ln58_119, i1 %xor_ln58_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'or' 'or_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%select_ln58_180 = select i1 %xor_ln58_243, i13 4095, i13 %add_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'select' 'select_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_181 = select i1 %and_ln58_120, i13 4096, i13 %add_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'select' 'select_ln58_181' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_182 = select i1 %or_ln58_58, i13 %select_ln58_180, i13 %select_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'select' 'select_ln58_182' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln58_121 = sext i13 %select_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'sext' 'sext_ln58_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln58_122 = sext i13 %select_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'sext' 'sext_ln58_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.75ns)   --->   "%add_ln58_80 = add i13 %select_ln42_280, i13 %select_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.75ns)   --->   "%add_ln58_59 = add i14 %sext_ln58_122, i14 %sext_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_21839 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_59, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'bitselect' 'tmp_21839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_21840 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_80, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'bitselect' 'tmp_21840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%xor_ln58_245 = xor i1 %tmp_21839, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'xor' 'xor_ln58_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%and_ln58_121 = and i1 %tmp_21840, i1 %xor_ln58_245" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'and' 'and_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_184)   --->   "%xor_ln58_246 = xor i1 %tmp_21840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'xor' 'xor_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_184)   --->   "%and_ln58_122 = and i1 %tmp_21839, i1 %xor_ln58_246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'and' 'and_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/1] (0.12ns)   --->   "%xor_ln58_247 = xor i1 %tmp_21839, i1 %tmp_21840" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'xor' 'xor_ln58_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%xor_ln58_248 = xor i1 %xor_ln58_247, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'xor' 'xor_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%or_ln58_59 = or i1 %and_ln58_121, i1 %xor_ln58_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'or' 'or_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%select_ln58_183 = select i1 %xor_ln58_247, i13 4095, i13 %add_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'select' 'select_ln58_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1049 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_184 = select i1 %and_ln58_122, i13 4096, i13 %add_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'select' 'select_ln58_184' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_185 = select i1 %or_ln58_59, i13 %select_ln58_183, i13 %select_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'select' 'select_ln58_185' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln58_123 = sext i13 %select_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'sext' 'sext_ln58_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln58_124 = sext i13 %select_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'sext' 'sext_ln58_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.75ns)   --->   "%add_ln58_81 = add i13 %select_ln42_284, i13 %select_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.75ns)   --->   "%add_ln58_60 = add i14 %sext_ln58_124, i14 %sext_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_21841 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_60, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'bitselect' 'tmp_21841' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_21842 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_81, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'bitselect' 'tmp_21842' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%xor_ln58_249 = xor i1 %tmp_21841, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'xor' 'xor_ln58_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%and_ln58_123 = and i1 %tmp_21842, i1 %xor_ln58_249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'and' 'and_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_187)   --->   "%xor_ln58_250 = xor i1 %tmp_21842, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'xor' 'xor_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_187)   --->   "%and_ln58_124 = and i1 %tmp_21841, i1 %xor_ln58_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'and' 'and_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.12ns)   --->   "%xor_ln58_251 = xor i1 %tmp_21841, i1 %tmp_21842" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'xor' 'xor_ln58_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%xor_ln58_252 = xor i1 %xor_ln58_251, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'xor' 'xor_ln58_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%or_ln58_60 = or i1 %and_ln58_123, i1 %xor_ln58_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'or' 'or_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%select_ln58_186 = select i1 %xor_ln58_251, i13 4095, i13 %add_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'select' 'select_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_187 = select i1 %and_ln58_124, i13 4096, i13 %add_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'select' 'select_ln58_187' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_188 = select i1 %or_ln58_60, i13 %select_ln58_186, i13 %select_ln58_187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'select' 'select_ln58_188' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln58_125 = sext i13 %select_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'sext' 'sext_ln58_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln58_126 = sext i13 %select_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'sext' 'sext_ln58_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.75ns)   --->   "%add_ln58_82 = add i13 %select_ln42_288, i13 %select_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'add' 'add_ln58_82' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.75ns)   --->   "%add_ln58_61 = add i14 %sext_ln58_126, i14 %sext_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_21843 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_61, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'bitselect' 'tmp_21843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_21844 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_82, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'bitselect' 'tmp_21844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%xor_ln58_253 = xor i1 %tmp_21843, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'xor' 'xor_ln58_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%and_ln58_125 = and i1 %tmp_21844, i1 %xor_ln58_253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'and' 'and_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_190)   --->   "%xor_ln58_254 = xor i1 %tmp_21844, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'xor' 'xor_ln58_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_190)   --->   "%and_ln58_126 = and i1 %tmp_21843, i1 %xor_ln58_254" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'and' 'and_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.12ns)   --->   "%xor_ln58_255 = xor i1 %tmp_21843, i1 %tmp_21844" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'xor' 'xor_ln58_255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%xor_ln58_256 = xor i1 %xor_ln58_255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'xor' 'xor_ln58_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%or_ln58_61 = or i1 %and_ln58_125, i1 %xor_ln58_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'or' 'or_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%select_ln58_189 = select i1 %xor_ln58_255, i13 4095, i13 %add_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'select' 'select_ln58_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_190 = select i1 %and_ln58_126, i13 4096, i13 %add_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'select' 'select_ln58_190' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_191 = select i1 %or_ln58_61, i13 %select_ln58_189, i13 %select_ln58_190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'select' 'select_ln58_191' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln58_127 = sext i13 %select_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'sext' 'sext_ln58_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln58_128 = sext i13 %select_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'sext' 'sext_ln58_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.75ns)   --->   "%add_ln58_83 = add i13 %select_ln42_292, i13 %select_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.75ns)   --->   "%add_ln58_62 = add i14 %sext_ln58_128, i14 %sext_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_21845 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_62, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'bitselect' 'tmp_21845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_21846 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_83, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'bitselect' 'tmp_21846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%xor_ln58_257 = xor i1 %tmp_21845, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'xor' 'xor_ln58_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%and_ln58_127 = and i1 %tmp_21846, i1 %xor_ln58_257" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'and' 'and_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_193)   --->   "%xor_ln58_258 = xor i1 %tmp_21846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'xor' 'xor_ln58_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_193)   --->   "%and_ln58_128 = and i1 %tmp_21845, i1 %xor_ln58_258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'and' 'and_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.12ns)   --->   "%xor_ln58_259 = xor i1 %tmp_21845, i1 %tmp_21846" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'xor' 'xor_ln58_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%xor_ln58_260 = xor i1 %xor_ln58_259, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'xor' 'xor_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%or_ln58_62 = or i1 %and_ln58_127, i1 %xor_ln58_260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'or' 'or_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%select_ln58_192 = select i1 %xor_ln58_259, i13 4095, i13 %add_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'select' 'select_ln58_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_193 = select i1 %and_ln58_128, i13 4096, i13 %add_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'select' 'select_ln58_193' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_194 = select i1 %or_ln58_62, i13 %select_ln58_192, i13 %select_ln58_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'select' 'select_ln58_194' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.18>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1099 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 20, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1100 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln58_129 = sext i13 %select_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'sext' 'sext_ln58_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln58_130 = sext i13 %select_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'sext' 'sext_ln58_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1103 [1/1] (0.75ns)   --->   "%add_ln58_84 = add i13 %select_ln42_296, i13 %select_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [1/1] (0.75ns)   --->   "%add_ln58_63 = add i14 %sext_ln58_130, i14 %sext_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_21847 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_63, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'bitselect' 'tmp_21847' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_21848 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_84, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'bitselect' 'tmp_21848' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%xor_ln58_261 = xor i1 %tmp_21847, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'xor' 'xor_ln58_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%and_ln58_129 = and i1 %tmp_21848, i1 %xor_ln58_261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'and' 'and_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_196)   --->   "%xor_ln58_262 = xor i1 %tmp_21848, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'xor' 'xor_ln58_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_196)   --->   "%and_ln58_130 = and i1 %tmp_21847, i1 %xor_ln58_262" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'and' 'and_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [1/1] (0.12ns)   --->   "%xor_ln58_263 = xor i1 %tmp_21847, i1 %tmp_21848" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'xor' 'xor_ln58_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%xor_ln58_264 = xor i1 %xor_ln58_263, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'xor' 'xor_ln58_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%or_ln58_63 = or i1 %and_ln58_129, i1 %xor_ln58_264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'or' 'or_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%select_ln58_195 = select i1 %xor_ln58_263, i13 4095, i13 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'select' 'select_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_196 = select i1 %and_ln58_130, i13 4096, i13 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'select' 'select_ln58_196' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1116 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_197 = select i1 %or_ln58_63, i13 %select_ln58_195, i13 %select_ln58_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'select' 'select_ln58_197' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln58_131 = sext i13 %select_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'sext' 'sext_ln58_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln58_132 = sext i13 %select_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'sext' 'sext_ln58_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/1] (0.75ns)   --->   "%add_ln58_85 = add i13 %select_ln42_300, i13 %select_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'add' 'add_ln58_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [1/1] (0.75ns)   --->   "%add_ln58_64 = add i14 %sext_ln58_132, i14 %sext_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_21849 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_64, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'bitselect' 'tmp_21849' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_21850 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_85, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'bitselect' 'tmp_21850' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%xor_ln58_265 = xor i1 %tmp_21849, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'xor' 'xor_ln58_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%and_ln58_131 = and i1 %tmp_21850, i1 %xor_ln58_265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'and' 'and_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_199)   --->   "%xor_ln58_266 = xor i1 %tmp_21850, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'xor' 'xor_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_199)   --->   "%and_ln58_132 = and i1 %tmp_21849, i1 %xor_ln58_266" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'and' 'and_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [1/1] (0.12ns)   --->   "%xor_ln58_267 = xor i1 %tmp_21849, i1 %tmp_21850" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'xor' 'xor_ln58_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%xor_ln58_268 = xor i1 %xor_ln58_267, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'xor' 'xor_ln58_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%or_ln58_64 = or i1 %and_ln58_131, i1 %xor_ln58_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'or' 'or_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%select_ln58_198 = select i1 %xor_ln58_267, i13 4095, i13 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'select' 'select_ln58_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1131 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_199 = select i1 %and_ln58_132, i13 4096, i13 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'select' 'select_ln58_199' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1132 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_200 = select i1 %or_ln58_64, i13 %select_ln58_198, i13 %select_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'select' 'select_ln58_200' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln58_133 = sext i13 %select_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'sext' 'sext_ln58_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln58_134 = sext i13 %select_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'sext' 'sext_ln58_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.75ns)   --->   "%add_ln58_86 = add i13 %select_ln42_304, i13 %select_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [1/1] (0.75ns)   --->   "%add_ln58_65 = add i14 %sext_ln58_134, i14 %sext_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_21851 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_65, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'bitselect' 'tmp_21851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_21852 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_86, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'bitselect' 'tmp_21852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%xor_ln58_269 = xor i1 %tmp_21851, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'xor' 'xor_ln58_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%and_ln58_133 = and i1 %tmp_21852, i1 %xor_ln58_269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'and' 'and_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_202)   --->   "%xor_ln58_270 = xor i1 %tmp_21852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'xor' 'xor_ln58_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_202)   --->   "%and_ln58_134 = and i1 %tmp_21851, i1 %xor_ln58_270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'and' 'and_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1143 [1/1] (0.12ns)   --->   "%xor_ln58_271 = xor i1 %tmp_21851, i1 %tmp_21852" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'xor' 'xor_ln58_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%xor_ln58_272 = xor i1 %xor_ln58_271, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'xor' 'xor_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%or_ln58_65 = or i1 %and_ln58_133, i1 %xor_ln58_272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'or' 'or_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%select_ln58_201 = select i1 %xor_ln58_271, i13 4095, i13 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'select' 'select_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1147 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_202 = select i1 %and_ln58_134, i13 4096, i13 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'select' 'select_ln58_202' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_203 = select i1 %or_ln58_65, i13 %select_ln58_201, i13 %select_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'select' 'select_ln58_203' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln58_135 = sext i13 %select_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'sext' 'sext_ln58_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln58_136 = sext i13 %select_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'sext' 'sext_ln58_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.75ns)   --->   "%add_ln58_87 = add i13 %select_ln42_308, i13 %select_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1152 [1/1] (0.75ns)   --->   "%add_ln58_66 = add i14 %sext_ln58_136, i14 %sext_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_21853 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_66, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'bitselect' 'tmp_21853' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_21854 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_87, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'bitselect' 'tmp_21854' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%xor_ln58_273 = xor i1 %tmp_21853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'xor' 'xor_ln58_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%and_ln58_135 = and i1 %tmp_21854, i1 %xor_ln58_273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'and' 'and_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_205)   --->   "%xor_ln58_274 = xor i1 %tmp_21854, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'xor' 'xor_ln58_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_205)   --->   "%and_ln58_136 = and i1 %tmp_21853, i1 %xor_ln58_274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'and' 'and_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1159 [1/1] (0.12ns)   --->   "%xor_ln58_275 = xor i1 %tmp_21853, i1 %tmp_21854" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'xor' 'xor_ln58_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%xor_ln58_276 = xor i1 %xor_ln58_275, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'xor' 'xor_ln58_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%or_ln58_66 = or i1 %and_ln58_135, i1 %xor_ln58_276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'or' 'or_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%select_ln58_204 = select i1 %xor_ln58_275, i13 4095, i13 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'select' 'select_ln58_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_205 = select i1 %and_ln58_136, i13 4096, i13 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'select' 'select_ln58_205' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1164 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_206 = select i1 %or_ln58_66, i13 %select_ln58_204, i13 %select_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'select' 'select_ln58_206' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln58_137 = sext i13 %select_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'sext' 'sext_ln58_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln58_138 = sext i13 %select_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'sext' 'sext_ln58_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/1] (0.75ns)   --->   "%add_ln58_88 = add i13 %select_ln42_312, i13 %select_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1168 [1/1] (0.75ns)   --->   "%add_ln58_67 = add i14 %sext_ln58_138, i14 %sext_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_21855 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_67, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'bitselect' 'tmp_21855' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_21856 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_88, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'bitselect' 'tmp_21856' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%xor_ln58_277 = xor i1 %tmp_21855, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'xor' 'xor_ln58_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%and_ln58_137 = and i1 %tmp_21856, i1 %xor_ln58_277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'and' 'and_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_208)   --->   "%xor_ln58_278 = xor i1 %tmp_21856, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'xor' 'xor_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_208)   --->   "%and_ln58_138 = and i1 %tmp_21855, i1 %xor_ln58_278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'and' 'and_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.12ns)   --->   "%xor_ln58_279 = xor i1 %tmp_21855, i1 %tmp_21856" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'xor' 'xor_ln58_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%xor_ln58_280 = xor i1 %xor_ln58_279, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'xor' 'xor_ln58_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%or_ln58_67 = or i1 %and_ln58_137, i1 %xor_ln58_280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'or' 'or_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%select_ln58_207 = select i1 %xor_ln58_279, i13 4095, i13 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'select' 'select_ln58_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_208 = select i1 %and_ln58_138, i13 4096, i13 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'select' 'select_ln58_208' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1180 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_209 = select i1 %or_ln58_67, i13 %select_ln58_207, i13 %select_ln58_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'select' 'select_ln58_209' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_139 = sext i13 %select_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_140 = sext i13 %select_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_89 = add i13 %select_ln42_316, i13 %select_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_68 = add i14 %sext_ln58_140, i14 %sext_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_21857 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_68, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_21857' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_21858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_89, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_21858' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58_281 = xor i1 %tmp_21857, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'xor' 'xor_ln58_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%and_ln58_139 = and i1 %tmp_21858, i1 %xor_ln58_281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'and' 'and_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%xor_ln58_282 = xor i1 %tmp_21858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'xor' 'xor_ln58_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%and_ln58_140 = and i1 %tmp_21857, i1 %xor_ln58_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'and' 'and_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1191 [1/1] (0.12ns)   --->   "%xor_ln58_283 = xor i1 %tmp_21857, i1 %tmp_21858" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'xor' 'xor_ln58_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58_284 = xor i1 %xor_ln58_283, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'xor' 'xor_ln58_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%or_ln58_68 = or i1 %and_ln58_139, i1 %xor_ln58_284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1193 'or' 'or_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%select_ln58_210 = select i1 %xor_ln58_283, i13 4095, i13 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1194 'select' 'select_ln58_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1195 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_211 = select i1 %and_ln58_140, i13 4096, i13 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'select' 'select_ln58_211' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_212 = select i1 %or_ln58_68, i13 %select_ln58_210, i13 %select_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'select' 'select_ln58_212' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1197 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1197 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1198 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1198 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1199 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.939ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [124]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [245]  (0.939 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [248]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [254]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [256]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [257]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [259]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [261]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_418', firmware/nnet_utils/nnet_dense_latency.h:42) [262]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [268]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_238', firmware/nnet_utils/nnet_dense_latency.h:42) [274]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_178', firmware/nnet_utils/nnet_dense_latency.h:42) [275]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_421', firmware/nnet_utils/nnet_dense_latency.h:42) [277]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_179', firmware/nnet_utils/nnet_dense_latency.h:42) [283]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_240', firmware/nnet_utils/nnet_dense_latency.h:42) [284]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [1028]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_106', firmware/nnet_utils/nnet_dense_latency.h:58) [1034]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_160', firmware/nnet_utils/nnet_dense_latency.h:58) [1039]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_161', firmware/nnet_utils/nnet_dense_latency.h:58) [1040]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_74', firmware/nnet_utils/nnet_dense_latency.h:58) [1059]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_166', firmware/nnet_utils/nnet_dense_latency.h:58) [1071]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_167', firmware/nnet_utils/nnet_dense_latency.h:58) [1072]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_76', firmware/nnet_utils/nnet_dense_latency.h:58) [1091]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_172', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_173', firmware/nnet_utils/nnet_dense_latency.h:58) [1104]  (0.321 ns)

 <State 4>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_57', firmware/nnet_utils/nnet_dense_latency.h:58) [1124]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_118', firmware/nnet_utils/nnet_dense_latency.h:58) [1130]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_178', firmware/nnet_utils/nnet_dense_latency.h:58) [1135]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_179', firmware/nnet_utils/nnet_dense_latency.h:58) [1136]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_80', firmware/nnet_utils/nnet_dense_latency.h:58) [1155]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_184', firmware/nnet_utils/nnet_dense_latency.h:58) [1167]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_185', firmware/nnet_utils/nnet_dense_latency.h:58) [1168]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_82', firmware/nnet_utils/nnet_dense_latency.h:58) [1187]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_190', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_191', firmware/nnet_utils/nnet_dense_latency.h:58) [1200]  (0.321 ns)

 <State 5>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_63', firmware/nnet_utils/nnet_dense_latency.h:58) [1220]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_130', firmware/nnet_utils/nnet_dense_latency.h:58) [1226]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_196', firmware/nnet_utils/nnet_dense_latency.h:58) [1231]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_197', firmware/nnet_utils/nnet_dense_latency.h:58) [1232]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_86', firmware/nnet_utils/nnet_dense_latency.h:58) [1251]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_202', firmware/nnet_utils/nnet_dense_latency.h:58) [1263]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_203', firmware/nnet_utils/nnet_dense_latency.h:58) [1264]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_88', firmware/nnet_utils/nnet_dense_latency.h:58) [1283]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_208', firmware/nnet_utils/nnet_dense_latency.h:58) [1295]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_209', firmware/nnet_utils/nnet_dense_latency.h:58) [1296]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
