// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hlsExample_lengthAdjust (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        macDetect2lengthCut_V_data_V_dout,
        macDetect2lengthCut_V_data_V_empty_n,
        macDetect2lengthCut_V_data_V_read,
        macDetect2lengthCut_V_strb_V_dout,
        macDetect2lengthCut_V_strb_V_empty_n,
        macDetect2lengthCut_V_strb_V_read,
        macDetect2lengthCut_V_user_V_dout,
        macDetect2lengthCut_V_user_V_empty_n,
        macDetect2lengthCut_V_user_V_read,
        macDetect2lengthCut_V_last_V_dout,
        macDetect2lengthCut_V_last_V_empty_n,
        macDetect2lengthCut_V_last_V_read,
        cutLength2ipDetect_V_data_V_din,
        cutLength2ipDetect_V_data_V_full_n,
        cutLength2ipDetect_V_data_V_write,
        cutLength2ipDetect_V_strb_V_din,
        cutLength2ipDetect_V_strb_V_full_n,
        cutLength2ipDetect_V_strb_V_write,
        cutLength2ipDetect_V_user_V_din,
        cutLength2ipDetect_V_user_V_full_n,
        cutLength2ipDetect_V_user_V_write,
        cutLength2ipDetect_V_last_V_din,
        cutLength2ipDetect_V_last_V_full_n,
        cutLength2ipDetect_V_last_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv16_E = 16'b1110;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] macDetect2lengthCut_V_data_V_dout;
input   macDetect2lengthCut_V_data_V_empty_n;
output   macDetect2lengthCut_V_data_V_read;
input  [7:0] macDetect2lengthCut_V_strb_V_dout;
input   macDetect2lengthCut_V_strb_V_empty_n;
output   macDetect2lengthCut_V_strb_V_read;
input  [127:0] macDetect2lengthCut_V_user_V_dout;
input   macDetect2lengthCut_V_user_V_empty_n;
output   macDetect2lengthCut_V_user_V_read;
input  [0:0] macDetect2lengthCut_V_last_V_dout;
input   macDetect2lengthCut_V_last_V_empty_n;
output   macDetect2lengthCut_V_last_V_read;
output  [63:0] cutLength2ipDetect_V_data_V_din;
input   cutLength2ipDetect_V_data_V_full_n;
output   cutLength2ipDetect_V_data_V_write;
output  [7:0] cutLength2ipDetect_V_strb_V_din;
input   cutLength2ipDetect_V_strb_V_full_n;
output   cutLength2ipDetect_V_strb_V_write;
output  [127:0] cutLength2ipDetect_V_user_V_din;
input   cutLength2ipDetect_V_user_V_full_n;
output   cutLength2ipDetect_V_user_V_write;
output  [0:0] cutLength2ipDetect_V_last_V_din;
input   cutLength2ipDetect_V_last_V_full_n;
output   cutLength2ipDetect_V_last_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] cutLength2ipDetect_V_strb_V_din;
reg[0:0] cutLength2ipDetect_V_last_V_din;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire    macDetect2lengthCut_V_data_V0_status;
wire   [0:0] tmp_nbreadreq_fu_76_p6;
reg    ap_sig_bdd_49;
wire    cutLength2ipDetect_V_data_V1_status;
reg   [0:0] tmp_reg_295;
reg   [2:0] cutState_load_reg_322;
reg    ap_sig_bdd_77;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_83;
reg   [2:0] cutState = 3'b000;
reg   [15:0] ih_totalLength_V = 16'b0000000000000000;
reg   [63:0] tmp_data_V_reg_299;
reg   [7:0] tmp_strb_V_8_reg_304;
reg   [127:0] tmp_user_V_reg_311;
wire   [0:0] tmp_last_V_fu_163_p1;
reg   [0:0] tmp_last_V_reg_316;
wire   [2:0] cutState_load_load_fu_167_p1;
wire   [0:0] tmp_4_fu_175_p2;
wire   [7:0] p_Result_1_fu_237_p2;
wire   [0:0] tmp_5_fu_191_p2;
wire   [7:0] ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it1;
reg    macDetect2lengthCut_V_data_V0_update;
reg    cutLength2ipDetect_V_data_V1_update;
wire   [15:0] tmp_s_fu_265_p2;
wire   [3:0] remainingLength_V_fu_187_p1;
wire   [3:0] tmp_11_fu_197_p2;
wire   [7:0] tmp_12_fu_203_p1;
wire   [7:0] tmp_13_fu_207_p2;
wire   [7:0] tmp_14_fu_213_p2;
wire   [0:0] tmp_16_fu_225_p1;
wire   [7:0] tmp_15_fu_219_p2;
wire   [7:0] tmp_17_fu_229_p3;
wire   [7:0] tmp_9_fu_253_p1;
wire   [7:0] p_Result_5_fu_243_p4;
wire   [15:0] p_Result_s_fu_257_p3;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & (ap_const_lv1_0 == tmp_4_fu_175_p2) & (ap_const_lv1_0 == tmp_5_fu_191_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & (ap_const_lv1_0 == tmp_4_fu_175_p2) & ~(ap_const_lv1_0 == tmp_5_fu_191_p2)))) begin
        ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it1 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & ~(ap_const_lv1_0 == tmp_4_fu_175_p2))) begin
        ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it1 <= macDetect2lengthCut_V_last_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it1 <= ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & (ap_const_lv1_0 == tmp_4_fu_175_p2) & (ap_const_lv1_0 == tmp_5_fu_191_p2))) begin
        ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it1 <= p_Result_1_fu_237_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & ~(ap_const_lv1_0 == tmp_4_fu_175_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & (ap_const_lv1_0 == tmp_4_fu_175_p2) & ~(ap_const_lv1_0 == tmp_5_fu_191_p2)))) begin
        ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it1 <= macDetect2lengthCut_V_strb_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it1 <= ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_0 == cutState_load_load_fu_167_p1))) begin
        cutState <= ap_const_lv3_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_1 == cutState_load_load_fu_167_p1))) begin
        cutState <= ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_2 == cutState_load_load_fu_167_p1))) begin
        cutState <= ap_const_lv3_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & (ap_const_lv1_0 == tmp_4_fu_175_p2) & (ap_const_lv1_0 == tmp_last_V_fu_163_p1))) begin
        cutState <= ap_const_lv3_4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (cutState_load_load_fu_167_p1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_last_V_fu_163_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_3 == cutState_load_load_fu_167_p1) & ~(ap_const_lv1_0 == tmp_4_fu_175_p2) & ~(ap_const_lv1_0 == tmp_last_V_fu_163_p1)))) begin
        cutState <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        cutState_load_reg_322 <= cutState;
        tmp_data_V_reg_299 <= macDetect2lengthCut_V_data_V_dout;
        tmp_last_V_reg_316 <= macDetect2lengthCut_V_last_V_dout;
        tmp_strb_V_8_reg_304 <= macDetect2lengthCut_V_strb_V_dout;
        tmp_user_V_reg_311 <= macDetect2lengthCut_V_user_V_dout;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv3_2 == cutState_load_load_fu_167_p1))) begin
        ih_totalLength_V <= tmp_s_fu_265_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_reg_295 <= tmp_nbreadreq_fu_76_p6;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_49 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34) begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_83) begin
    if (ap_sig_bdd_83) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// cutLength2ipDetect_V_data_V1_update assign process. ///
always @ (ap_done_reg or tmp_reg_295 or cutState_load_reg_322 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1) begin
    if (((~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)))) begin
        cutLength2ipDetect_V_data_V1_update = ap_const_logic_1;
    end else begin
        cutLength2ipDetect_V_data_V1_update = ap_const_logic_0;
    end
end

/// cutLength2ipDetect_V_last_V_din assign process. ///
always @ (ap_done_reg or tmp_reg_295 or cutState_load_reg_322 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_last_V_reg_316 or ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it1) begin
    if (((~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)))) begin
        cutLength2ipDetect_V_last_V_din = tmp_last_V_reg_316;
    end else if ((~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77))) begin
        cutLength2ipDetect_V_last_V_din = ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it1;
    end else begin
        cutLength2ipDetect_V_last_V_din = 'bx;
    end
end

/// cutLength2ipDetect_V_strb_V_din assign process. ///
always @ (ap_done_reg or tmp_reg_295 or cutState_load_reg_322 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_strb_V_8_reg_304 or ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it1) begin
    if (((~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)) | (~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77)))) begin
        cutLength2ipDetect_V_strb_V_din = tmp_strb_V_8_reg_304;
    end else if ((~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77))) begin
        cutLength2ipDetect_V_strb_V_din = ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it1;
    end else begin
        cutLength2ipDetect_V_strb_V_din = 'bx;
    end
end

/// macDetect2lengthCut_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_76_p6 or ap_sig_bdd_49 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        macDetect2lengthCut_V_data_V0_update = ap_const_logic_1;
    end else begin
        macDetect2lengthCut_V_data_V0_update = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_49 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1) begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77) & ~ap_sig_bdd_49)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_77) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_49)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_49 | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_49 or ap_sig_bdd_77 or ap_sig_cseq_ST_st2_fsm1_1) begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_tmp_last_V_8_reg_130pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_strb_V_reg_118pp0_it0 = 'bx;

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0) begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1) begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_49 assign process. ///
always @ (ap_start or ap_done_reg or macDetect2lengthCut_V_data_V0_status or tmp_nbreadreq_fu_76_p6) begin
    ap_sig_bdd_49 = (((macDetect2lengthCut_V_data_V0_status == ap_const_logic_0) & ~(tmp_nbreadreq_fu_76_p6 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_77 assign process. ///
always @ (cutLength2ipDetect_V_data_V1_status or tmp_reg_295 or cutState_load_reg_322) begin
    ap_sig_bdd_77 = (((cutLength2ipDetect_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_3)) | ((cutLength2ipDetect_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_2)) | ((cutLength2ipDetect_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_1)) | ((cutLength2ipDetect_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_295) & (cutState_load_reg_322 == ap_const_lv3_0)));
end

/// ap_sig_bdd_83 assign process. ///
always @ (ap_CS_fsm1) begin
    ap_sig_bdd_83 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign cutLength2ipDetect_V_data_V1_status = (cutLength2ipDetect_V_data_V_full_n & cutLength2ipDetect_V_strb_V_full_n & cutLength2ipDetect_V_user_V_full_n & cutLength2ipDetect_V_last_V_full_n);
assign cutLength2ipDetect_V_data_V_din = tmp_data_V_reg_299;
assign cutLength2ipDetect_V_data_V_write = cutLength2ipDetect_V_data_V1_update;
assign cutLength2ipDetect_V_last_V_write = cutLength2ipDetect_V_data_V1_update;
assign cutLength2ipDetect_V_strb_V_write = cutLength2ipDetect_V_data_V1_update;
assign cutLength2ipDetect_V_user_V_din = tmp_user_V_reg_311;
assign cutLength2ipDetect_V_user_V_write = cutLength2ipDetect_V_data_V1_update;
assign cutState_load_load_fu_167_p1 = cutState;
assign macDetect2lengthCut_V_data_V0_status = (macDetect2lengthCut_V_data_V_empty_n & macDetect2lengthCut_V_strb_V_empty_n & macDetect2lengthCut_V_user_V_empty_n & macDetect2lengthCut_V_last_V_empty_n);
assign macDetect2lengthCut_V_data_V_read = macDetect2lengthCut_V_data_V0_update;
assign macDetect2lengthCut_V_last_V_read = macDetect2lengthCut_V_data_V0_update;
assign macDetect2lengthCut_V_strb_V_read = macDetect2lengthCut_V_data_V0_update;
assign macDetect2lengthCut_V_user_V_read = macDetect2lengthCut_V_data_V0_update;
assign p_Result_1_fu_237_p2 = (tmp_15_fu_219_p2 | tmp_17_fu_229_p3);
assign p_Result_5_fu_243_p4 = {{macDetect2lengthCut_V_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_s_fu_257_p3 = {{tmp_9_fu_253_p1}, {p_Result_5_fu_243_p4}};
assign remainingLength_V_fu_187_p1 = ih_totalLength_V[3:0];
assign tmp_11_fu_197_p2 = ($signed(ap_const_lv4_8) - $signed(remainingLength_V_fu_187_p1));
assign tmp_12_fu_203_p1 = tmp_11_fu_197_p2;
assign tmp_13_fu_207_p2 = ap_const_lv8_FF >> tmp_12_fu_203_p1;
assign tmp_14_fu_213_p2 = (tmp_13_fu_207_p2 ^ ap_const_lv8_FF);
assign tmp_15_fu_219_p2 = (macDetect2lengthCut_V_strb_V_dout & tmp_14_fu_213_p2);
assign tmp_16_fu_225_p1 = tmp_13_fu_207_p2[0:0];
assign tmp_17_fu_229_p3 = {{ap_const_lv7_0}, {tmp_16_fu_225_p1}};
assign tmp_4_fu_175_p2 = (ih_totalLength_V > ap_const_lv16_8? 1'b1: 1'b0);
assign tmp_5_fu_191_p2 = (remainingLength_V_fu_187_p1 == ap_const_lv4_0? 1'b1: 1'b0);
assign tmp_9_fu_253_p1 = macDetect2lengthCut_V_data_V_dout[7:0];
assign tmp_last_V_fu_163_p1 = macDetect2lengthCut_V_last_V_dout;
assign tmp_nbreadreq_fu_76_p6 = (macDetect2lengthCut_V_data_V_empty_n & macDetect2lengthCut_V_strb_V_empty_n & macDetect2lengthCut_V_user_V_empty_n & macDetect2lengthCut_V_last_V_empty_n);
assign tmp_s_fu_265_p2 = (ap_const_lv16_E + p_Result_s_fu_257_p3);


endmodule //hlsExample_lengthAdjust

