ARM GAS  /tmp/ccOj8NFT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB133:
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  30:Core/Src/tim.c **** 
ARM GAS  /tmp/ccOj8NFT.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 39 3 view .LVU1
  41              		.loc 1 39 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 40 3 is_stmt 1 view .LVU3
  48              		.loc 1 40 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 45 3 is_stmt 1 view .LVU5
  52              		.loc 1 45 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 168-1;
  56              		.loc 1 46 3 is_stmt 1 view .LVU7
  57              		.loc 1 46 24 is_stmt 0 view .LVU8
  58 0018 A722     		movs	r2, #167
  59 001a 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 47 3 is_stmt 1 view .LVU9
  61              		.loc 1 47 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 40000;
  63              		.loc 1 48 3 is_stmt 1 view .LVU11
  64              		.loc 1 48 21 is_stmt 0 view .LVU12
  65 001e 49F64042 		movw	r2, #40000
  66 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccOj8NFT.s 			page 3


  67              		.loc 1 49 3 is_stmt 1 view .LVU13
  68              		.loc 1 49 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 50 3 is_stmt 1 view .LVU15
  71              		.loc 1 50 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 51 3 is_stmt 1 view .LVU17
  74              		.loc 1 51 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 52 3 is_stmt 1 view .LVU19
  77              		.loc 1 52 7 is_stmt 0 view .LVU20
  78 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 52 6 view .LVU21
  81 002e 90B9     		cbnz	r0, .L6
  82              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 56 3 is_stmt 1 view .LVU22
  84              		.loc 1 56 34 is_stmt 0 view .LVU23
  85 0030 4FF48053 		mov	r3, #4096
  86 0034 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 57 3 is_stmt 1 view .LVU24
  88              		.loc 1 57 7 is_stmt 0 view .LVU25
  89 0036 02A9     		add	r1, sp, #8
  90 0038 0B48     		ldr	r0, .L9
  91 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 57 6 view .LVU26
  94 003e 68B9     		cbnz	r0, .L7
  95              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 61 3 is_stmt 1 view .LVU27
  97              		.loc 1 61 37 is_stmt 0 view .LVU28
  98 0040 0023     		movs	r3, #0
  99 0042 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 62 3 is_stmt 1 view .LVU29
 101              		.loc 1 62 33 is_stmt 0 view .LVU30
 102 0044 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 63 3 is_stmt 1 view .LVU31
 104              		.loc 1 63 7 is_stmt 0 view .LVU32
 105 0046 6946     		mov	r1, sp
 106 0048 0748     		ldr	r0, .L9
 107 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 63 6 view .LVU33
ARM GAS  /tmp/ccOj8NFT.s 			page 4


 110 004e 40B9     		cbnz	r0, .L8
 111              	.L1:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 112              		.loc 1 71 1 view .LVU34
 113 0050 07B0     		add	sp, sp, #28
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 0052 5DF804FB 		ldr	pc, [sp], #4
 119              	.L6:
 120              	.LCFI3:
 121              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 122              		.loc 1 54 5 is_stmt 1 view .LVU35
 123 0056 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 005a E9E7     		b	.L2
 126              	.L7:
  59:Core/Src/tim.c ****   }
 127              		.loc 1 59 5 view .LVU36
 128 005c FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130 0060 EEE7     		b	.L3
 131              	.L8:
  65:Core/Src/tim.c ****   }
 132              		.loc 1 65 5 view .LVU37
 133 0062 FFF7FEFF 		bl	Error_Handler
 134              	.LVL5:
 135              		.loc 1 71 1 is_stmt 0 view .LVU38
 136 0066 F3E7     		b	.L1
 137              	.L10:
 138              		.align	2
 139              	.L9:
 140 0068 00000000 		.word	htim1
 141 006c 00000140 		.word	1073807360
 142              		.cfi_endproc
 143              	.LFE133:
 145              		.section	.text.MX_TIM2_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM2_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	MX_TIM2_Init:
 153              	.LFB134:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
 154              		.loc 1 74 1 is_stmt 1 view -0
ARM GAS  /tmp/ccOj8NFT.s 			page 5


 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 24
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158 0000 00B5     		push	{lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 4
 161              		.cfi_offset 14, -4
 162 0002 87B0     		sub	sp, sp, #28
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 32
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 165              		.loc 1 80 3 view .LVU40
 166              		.loc 1 80 26 is_stmt 0 view .LVU41
 167 0004 0023     		movs	r3, #0
 168 0006 0293     		str	r3, [sp, #8]
 169 0008 0393     		str	r3, [sp, #12]
 170 000a 0493     		str	r3, [sp, #16]
 171 000c 0593     		str	r3, [sp, #20]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 172              		.loc 1 81 3 is_stmt 1 view .LVU42
 173              		.loc 1 81 27 is_stmt 0 view .LVU43
 174 000e 0093     		str	r3, [sp]
 175 0010 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  86:Core/Src/tim.c ****   htim2.Instance = TIM2;
 176              		.loc 1 86 3 is_stmt 1 view .LVU44
 177              		.loc 1 86 18 is_stmt 0 view .LVU45
 178 0012 1548     		ldr	r0, .L19
 179 0014 4FF08042 		mov	r2, #1073741824
 180 0018 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 181              		.loc 1 87 3 is_stmt 1 view .LVU46
 182              		.loc 1 87 24 is_stmt 0 view .LVU47
 183 001a 4360     		str	r3, [r0, #4]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 184              		.loc 1 88 3 is_stmt 1 view .LVU48
 185              		.loc 1 88 26 is_stmt 0 view .LVU49
 186 001c 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 187              		.loc 1 89 3 is_stmt 1 view .LVU50
 188              		.loc 1 89 21 is_stmt 0 view .LVU51
 189 001e 4FF0FF32 		mov	r2, #-1
 190 0022 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191              		.loc 1 90 3 is_stmt 1 view .LVU52
 192              		.loc 1 90 28 is_stmt 0 view .LVU53
 193 0024 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 194              		.loc 1 91 3 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccOj8NFT.s 			page 6


 195              		.loc 1 91 32 is_stmt 0 view .LVU55
 196 0026 8023     		movs	r3, #128
 197 0028 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 198              		.loc 1 92 3 is_stmt 1 view .LVU56
 199              		.loc 1 92 7 is_stmt 0 view .LVU57
 200 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 201              	.LVL6:
 202              		.loc 1 92 6 view .LVU58
 203 002e 90B9     		cbnz	r0, .L16
 204              	.L12:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 205              		.loc 1 96 3 is_stmt 1 view .LVU59
 206              		.loc 1 96 34 is_stmt 0 view .LVU60
 207 0030 4FF48053 		mov	r3, #4096
 208 0034 0293     		str	r3, [sp, #8]
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 209              		.loc 1 97 3 is_stmt 1 view .LVU61
 210              		.loc 1 97 7 is_stmt 0 view .LVU62
 211 0036 02A9     		add	r1, sp, #8
 212 0038 0B48     		ldr	r0, .L19
 213 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 214              	.LVL7:
 215              		.loc 1 97 6 view .LVU63
 216 003e 68B9     		cbnz	r0, .L17
 217              	.L13:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 218              		.loc 1 101 3 is_stmt 1 view .LVU64
 219              		.loc 1 101 37 is_stmt 0 view .LVU65
 220 0040 0023     		movs	r3, #0
 221 0042 0093     		str	r3, [sp]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 222              		.loc 1 102 3 is_stmt 1 view .LVU66
 223              		.loc 1 102 33 is_stmt 0 view .LVU67
 224 0044 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 225              		.loc 1 103 3 is_stmt 1 view .LVU68
 226              		.loc 1 103 7 is_stmt 0 view .LVU69
 227 0046 6946     		mov	r1, sp
 228 0048 0748     		ldr	r0, .L19
 229 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 230              	.LVL8:
 231              		.loc 1 103 6 view .LVU70
 232 004e 40B9     		cbnz	r0, .L18
 233              	.L11:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
ARM GAS  /tmp/ccOj8NFT.s 			page 7


 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
 234              		.loc 1 111 1 view .LVU71
 235 0050 07B0     		add	sp, sp, #28
 236              	.LCFI6:
 237              		.cfi_remember_state
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 0052 5DF804FB 		ldr	pc, [sp], #4
 241              	.L16:
 242              	.LCFI7:
 243              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 244              		.loc 1 94 5 is_stmt 1 view .LVU72
 245 0056 FFF7FEFF 		bl	Error_Handler
 246              	.LVL9:
 247 005a E9E7     		b	.L12
 248              	.L17:
  99:Core/Src/tim.c ****   }
 249              		.loc 1 99 5 view .LVU73
 250 005c FFF7FEFF 		bl	Error_Handler
 251              	.LVL10:
 252 0060 EEE7     		b	.L13
 253              	.L18:
 105:Core/Src/tim.c ****   }
 254              		.loc 1 105 5 view .LVU74
 255 0062 FFF7FEFF 		bl	Error_Handler
 256              	.LVL11:
 257              		.loc 1 111 1 is_stmt 0 view .LVU75
 258 0066 F3E7     		b	.L11
 259              	.L20:
 260              		.align	2
 261              	.L19:
 262 0068 00000000 		.word	htim2
 263              		.cfi_endproc
 264              	.LFE134:
 266              		.section	.text.MX_TIM10_Init,"ax",%progbits
 267              		.align	1
 268              		.global	MX_TIM10_Init
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	MX_TIM10_Init:
 274              	.LFB135:
 112:Core/Src/tim.c **** /* TIM10 init function */
 113:Core/Src/tim.c **** void MX_TIM10_Init(void)
 114:Core/Src/tim.c **** {
 275              		.loc 1 114 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 115:Core/Src/tim.c **** 
ARM GAS  /tmp/ccOj8NFT.s 			page 8


 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 123:Core/Src/tim.c ****   htim10.Instance = TIM10;
 284              		.loc 1 123 3 view .LVU77
 285              		.loc 1 123 19 is_stmt 0 view .LVU78
 286 0002 0A48     		ldr	r0, .L25
 287 0004 0A4B     		ldr	r3, .L25+4
 288 0006 0360     		str	r3, [r0]
 124:Core/Src/tim.c ****   htim10.Init.Prescaler = 84-1;
 289              		.loc 1 124 3 is_stmt 1 view .LVU79
 290              		.loc 1 124 25 is_stmt 0 view .LVU80
 291 0008 5323     		movs	r3, #83
 292 000a 4360     		str	r3, [r0, #4]
 125:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 293              		.loc 1 125 3 is_stmt 1 view .LVU81
 294              		.loc 1 125 27 is_stmt 0 view .LVU82
 295 000c 0023     		movs	r3, #0
 296 000e 8360     		str	r3, [r0, #8]
 126:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 297              		.loc 1 126 3 is_stmt 1 view .LVU83
 298              		.loc 1 126 22 is_stmt 0 view .LVU84
 299 0010 4FF6FF72 		movw	r2, #65535
 300 0014 C260     		str	r2, [r0, #12]
 127:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 301              		.loc 1 127 3 is_stmt 1 view .LVU85
 302              		.loc 1 127 29 is_stmt 0 view .LVU86
 303 0016 0361     		str	r3, [r0, #16]
 128:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 304              		.loc 1 128 3 is_stmt 1 view .LVU87
 305              		.loc 1 128 33 is_stmt 0 view .LVU88
 306 0018 8023     		movs	r3, #128
 307 001a 8361     		str	r3, [r0, #24]
 129:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 308              		.loc 1 129 3 is_stmt 1 view .LVU89
 309              		.loc 1 129 7 is_stmt 0 view .LVU90
 310 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 311              	.LVL12:
 312              		.loc 1 129 6 view .LVU91
 313 0020 00B9     		cbnz	r0, .L24
 314              	.L21:
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c **** }
 315              		.loc 1 137 1 view .LVU92
 316 0022 08BD     		pop	{r3, pc}
 317              	.L24:
 131:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccOj8NFT.s 			page 9


 318              		.loc 1 131 5 is_stmt 1 view .LVU93
 319 0024 FFF7FEFF 		bl	Error_Handler
 320              	.LVL13:
 321              		.loc 1 137 1 is_stmt 0 view .LVU94
 322 0028 FBE7     		b	.L21
 323              	.L26:
 324 002a 00BF     		.align	2
 325              	.L25:
 326 002c 00000000 		.word	htim10
 327 0030 00440140 		.word	1073824768
 328              		.cfi_endproc
 329              	.LFE135:
 331              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 332              		.align	1
 333              		.global	HAL_TIM_Base_MspInit
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	HAL_TIM_Base_MspInit:
 339              	.LVL14:
 340              	.LFB136:
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 140:Core/Src/tim.c **** {
 341              		.loc 1 140 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 16
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		.loc 1 140 1 is_stmt 0 view .LVU96
 346 0000 00B5     		push	{lr}
 347              	.LCFI9:
 348              		.cfi_def_cfa_offset 4
 349              		.cfi_offset 14, -4
 350 0002 85B0     		sub	sp, sp, #20
 351              	.LCFI10:
 352              		.cfi_def_cfa_offset 24
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 353              		.loc 1 142 3 is_stmt 1 view .LVU97
 354              		.loc 1 142 20 is_stmt 0 view .LVU98
 355 0004 0368     		ldr	r3, [r0]
 356              		.loc 1 142 5 view .LVU99
 357 0006 204A     		ldr	r2, .L35
 358 0008 9342     		cmp	r3, r2
 359 000a 08D0     		beq	.L32
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 147:Core/Src/tim.c ****     /* TIM1 clock enable */
 148:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 151:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 152:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 154:Core/Src/tim.c **** 
ARM GAS  /tmp/ccOj8NFT.s 			page 10


 155:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 156:Core/Src/tim.c ****   }
 157:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 360              		.loc 1 157 8 is_stmt 1 view .LVU100
 361              		.loc 1 157 10 is_stmt 0 view .LVU101
 362 000c B3F1804F 		cmp	r3, #1073741824
 363 0010 19D0     		beq	.L33
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 162:Core/Src/tim.c ****     /* TIM2 clock enable */
 163:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 167:Core/Src/tim.c ****   }
 168:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 364              		.loc 1 168 8 is_stmt 1 view .LVU102
 365              		.loc 1 168 10 is_stmt 0 view .LVU103
 366 0012 1E4A     		ldr	r2, .L35+4
 367 0014 9342     		cmp	r3, r2
 368 0016 23D0     		beq	.L34
 369              	.LVL15:
 370              	.L27:
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 173:Core/Src/tim.c ****     /* TIM10 clock enable */
 174:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****     /* TIM10 interrupt Init */
 177:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 178:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c **** }
 371              		.loc 1 183 1 view .LVU104
 372 0018 05B0     		add	sp, sp, #20
 373              	.LCFI11:
 374              		.cfi_remember_state
 375              		.cfi_def_cfa_offset 4
 376              		@ sp needed
 377 001a 5DF804FB 		ldr	pc, [sp], #4
 378              	.LVL16:
 379              	.L32:
 380              	.LCFI12:
 381              		.cfi_restore_state
 148:Core/Src/tim.c **** 
 382              		.loc 1 148 5 is_stmt 1 view .LVU105
 383              	.LBB2:
 148:Core/Src/tim.c **** 
 384              		.loc 1 148 5 view .LVU106
 385 001e 0021     		movs	r1, #0
ARM GAS  /tmp/ccOj8NFT.s 			page 11


 386 0020 0191     		str	r1, [sp, #4]
 148:Core/Src/tim.c **** 
 387              		.loc 1 148 5 view .LVU107
 388 0022 1B4B     		ldr	r3, .L35+8
 389 0024 5A6C     		ldr	r2, [r3, #68]
 390 0026 42F00102 		orr	r2, r2, #1
 391 002a 5A64     		str	r2, [r3, #68]
 148:Core/Src/tim.c **** 
 392              		.loc 1 148 5 view .LVU108
 393 002c 5B6C     		ldr	r3, [r3, #68]
 394 002e 03F00103 		and	r3, r3, #1
 395 0032 0193     		str	r3, [sp, #4]
 148:Core/Src/tim.c **** 
 396              		.loc 1 148 5 view .LVU109
 397 0034 019B     		ldr	r3, [sp, #4]
 398              	.LBE2:
 148:Core/Src/tim.c **** 
 399              		.loc 1 148 5 view .LVU110
 151:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 400              		.loc 1 151 5 view .LVU111
 401 0036 0A46     		mov	r2, r1
 402 0038 1920     		movs	r0, #25
 403              	.LVL17:
 151:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 404              		.loc 1 151 5 is_stmt 0 view .LVU112
 405 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL18:
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 407              		.loc 1 152 5 is_stmt 1 view .LVU113
 408 003e 1920     		movs	r0, #25
 409 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL19:
 411 0044 E8E7     		b	.L27
 412              	.LVL20:
 413              	.L33:
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 414              		.loc 1 163 5 view .LVU114
 415              	.LBB3:
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 416              		.loc 1 163 5 view .LVU115
 417 0046 0023     		movs	r3, #0
 418 0048 0293     		str	r3, [sp, #8]
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 419              		.loc 1 163 5 view .LVU116
 420 004a 114B     		ldr	r3, .L35+8
 421 004c 1A6C     		ldr	r2, [r3, #64]
 422 004e 42F00102 		orr	r2, r2, #1
 423 0052 1A64     		str	r2, [r3, #64]
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 424              		.loc 1 163 5 view .LVU117
 425 0054 1B6C     		ldr	r3, [r3, #64]
 426 0056 03F00103 		and	r3, r3, #1
 427 005a 0293     		str	r3, [sp, #8]
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 428              		.loc 1 163 5 view .LVU118
 429 005c 029B     		ldr	r3, [sp, #8]
 430              	.LBE3:
ARM GAS  /tmp/ccOj8NFT.s 			page 12


 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 431              		.loc 1 163 5 view .LVU119
 432 005e DBE7     		b	.L27
 433              	.L34:
 174:Core/Src/tim.c **** 
 434              		.loc 1 174 5 view .LVU120
 435              	.LBB4:
 174:Core/Src/tim.c **** 
 436              		.loc 1 174 5 view .LVU121
 437 0060 0021     		movs	r1, #0
 438 0062 0391     		str	r1, [sp, #12]
 174:Core/Src/tim.c **** 
 439              		.loc 1 174 5 view .LVU122
 440 0064 0A4B     		ldr	r3, .L35+8
 441 0066 5A6C     		ldr	r2, [r3, #68]
 442 0068 42F40032 		orr	r2, r2, #131072
 443 006c 5A64     		str	r2, [r3, #68]
 174:Core/Src/tim.c **** 
 444              		.loc 1 174 5 view .LVU123
 445 006e 5B6C     		ldr	r3, [r3, #68]
 446 0070 03F40033 		and	r3, r3, #131072
 447 0074 0393     		str	r3, [sp, #12]
 174:Core/Src/tim.c **** 
 448              		.loc 1 174 5 view .LVU124
 449 0076 039B     		ldr	r3, [sp, #12]
 450              	.LBE4:
 174:Core/Src/tim.c **** 
 451              		.loc 1 174 5 view .LVU125
 177:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 452              		.loc 1 177 5 view .LVU126
 453 0078 0A46     		mov	r2, r1
 454 007a 1920     		movs	r0, #25
 455              	.LVL21:
 177:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 456              		.loc 1 177 5 is_stmt 0 view .LVU127
 457 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 458              	.LVL22:
 178:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 459              		.loc 1 178 5 is_stmt 1 view .LVU128
 460 0080 1920     		movs	r0, #25
 461 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 462              	.LVL23:
 463              		.loc 1 183 1 is_stmt 0 view .LVU129
 464 0086 C7E7     		b	.L27
 465              	.L36:
 466              		.align	2
 467              	.L35:
 468 0088 00000140 		.word	1073807360
 469 008c 00440140 		.word	1073824768
 470 0090 00380240 		.word	1073887232
 471              		.cfi_endproc
 472              	.LFE136:
 474              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 475              		.align	1
 476              		.global	HAL_TIM_Base_MspDeInit
 477              		.syntax unified
 478              		.thumb
ARM GAS  /tmp/ccOj8NFT.s 			page 13


 479              		.thumb_func
 481              	HAL_TIM_Base_MspDeInit:
 482              	.LVL24:
 483              	.LFB137:
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 186:Core/Src/tim.c **** {
 484              		.loc 1 186 1 is_stmt 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		@ link register save eliminated.
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 489              		.loc 1 188 3 view .LVU131
 490              		.loc 1 188 20 is_stmt 0 view .LVU132
 491 0000 0368     		ldr	r3, [r0]
 492              		.loc 1 188 5 view .LVU133
 493 0002 0F4A     		ldr	r2, .L44
 494 0004 9342     		cmp	r3, r2
 495 0006 06D0     		beq	.L41
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 193:Core/Src/tim.c ****     /* Peripheral clock disable */
 194:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM10_IRQn disable */
 198:Core/Src/tim.c ****         /**
 199:Core/Src/tim.c ****          * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 200:Core/Src/tim.c ****          * Be aware, disabling shared interrupt may affect other IPs
 201:Core/Src/tim.c ****          */
 202:Core/Src/tim.c ****         /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 203:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_UP_TIM10_IRQn disable */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 496              		.loc 1 209 8 is_stmt 1 view .LVU134
 497              		.loc 1 209 10 is_stmt 0 view .LVU135
 498 0008 B3F1804F 		cmp	r3, #1073741824
 499 000c 0AD0     		beq	.L42
 210:Core/Src/tim.c ****   {
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 214:Core/Src/tim.c ****     /* Peripheral clock disable */
 215:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
ARM GAS  /tmp/ccOj8NFT.s 			page 14


 500              		.loc 1 220 8 is_stmt 1 view .LVU136
 501              		.loc 1 220 10 is_stmt 0 view .LVU137
 502 000e 0D4A     		ldr	r2, .L44+4
 503 0010 9342     		cmp	r3, r2
 504 0012 0DD0     		beq	.L43
 505              	.L37:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 225:Core/Src/tim.c ****     /* Peripheral clock disable */
 226:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10:TIM1_UP_TIM10_IRQn disable */
 230:Core/Src/tim.c ****         /**
 231:Core/Src/tim.c ****          * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 232:Core/Src/tim.c ****          * Be aware, disabling shared interrupt may affect other IPs
 233:Core/Src/tim.c ****          */
 234:Core/Src/tim.c ****         /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 235:Core/Src/tim.c ****   /* USER CODE END TIM10:TIM1_UP_TIM10_IRQn disable */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** }
 506              		.loc 1 241 1 view .LVU138
 507 0014 7047     		bx	lr
 508              	.L41:
 194:Core/Src/tim.c **** 
 509              		.loc 1 194 5 is_stmt 1 view .LVU139
 510 0016 02F59C32 		add	r2, r2, #79872
 511 001a 536C     		ldr	r3, [r2, #68]
 512 001c 23F00103 		bic	r3, r3, #1
 513 0020 5364     		str	r3, [r2, #68]
 514 0022 7047     		bx	lr
 515              	.L42:
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 516              		.loc 1 215 5 view .LVU140
 517 0024 084A     		ldr	r2, .L44+8
 518 0026 136C     		ldr	r3, [r2, #64]
 519 0028 23F00103 		bic	r3, r3, #1
 520 002c 1364     		str	r3, [r2, #64]
 521 002e 7047     		bx	lr
 522              	.L43:
 226:Core/Src/tim.c **** 
 523              		.loc 1 226 5 view .LVU141
 524 0030 02F57442 		add	r2, r2, #62464
 525 0034 536C     		ldr	r3, [r2, #68]
 526 0036 23F40033 		bic	r3, r3, #131072
 527 003a 5364     		str	r3, [r2, #68]
 528              		.loc 1 241 1 is_stmt 0 view .LVU142
 529 003c EAE7     		b	.L37
 530              	.L45:
 531 003e 00BF     		.align	2
 532              	.L44:
ARM GAS  /tmp/ccOj8NFT.s 			page 15


 533 0040 00000140 		.word	1073807360
 534 0044 00440140 		.word	1073824768
 535 0048 00380240 		.word	1073887232
 536              		.cfi_endproc
 537              	.LFE137:
 539              		.global	htim10
 540              		.section	.bss.htim10,"aw",%nobits
 541              		.align	2
 544              	htim10:
 545 0000 00000000 		.space	72
 545      00000000 
 545      00000000 
 545      00000000 
 545      00000000 
 546              		.global	htim2
 547              		.section	.bss.htim2,"aw",%nobits
 548              		.align	2
 551              	htim2:
 552 0000 00000000 		.space	72
 552      00000000 
 552      00000000 
 552      00000000 
 552      00000000 
 553              		.global	htim1
 554              		.section	.bss.htim1,"aw",%nobits
 555              		.align	2
 558              	htim1:
 559 0000 00000000 		.space	72
 559      00000000 
 559      00000000 
 559      00000000 
 559      00000000 
 560              		.text
 561              	.Letext0:
 562              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 563              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 564              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 565              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 566              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 567              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 568              		.file 8 "Core/Inc/tim.h"
 569              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 570              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 571              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccOj8NFT.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccOj8NFT.s:21     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccOj8NFT.s:27     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccOj8NFT.s:140    .text.MX_TIM1_Init:0000000000000068 $d
     /tmp/ccOj8NFT.s:558    .bss.htim1:0000000000000000 htim1
     /tmp/ccOj8NFT.s:146    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccOj8NFT.s:152    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccOj8NFT.s:262    .text.MX_TIM2_Init:0000000000000068 $d
     /tmp/ccOj8NFT.s:551    .bss.htim2:0000000000000000 htim2
     /tmp/ccOj8NFT.s:267    .text.MX_TIM10_Init:0000000000000000 $t
     /tmp/ccOj8NFT.s:273    .text.MX_TIM10_Init:0000000000000000 MX_TIM10_Init
     /tmp/ccOj8NFT.s:326    .text.MX_TIM10_Init:000000000000002c $d
     /tmp/ccOj8NFT.s:544    .bss.htim10:0000000000000000 htim10
     /tmp/ccOj8NFT.s:332    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccOj8NFT.s:338    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccOj8NFT.s:468    .text.HAL_TIM_Base_MspInit:0000000000000088 $d
     /tmp/ccOj8NFT.s:475    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccOj8NFT.s:481    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccOj8NFT.s:533    .text.HAL_TIM_Base_MspDeInit:0000000000000040 $d
     /tmp/ccOj8NFT.s:541    .bss.htim10:0000000000000000 $d
     /tmp/ccOj8NFT.s:548    .bss.htim2:0000000000000000 $d
     /tmp/ccOj8NFT.s:555    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
