<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="1">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
   <name preferredWidth="188" />
   <inputclock preferredWidth="136" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation path="qsys" simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
