[{
    "offset": 0,
    "name": "ADV7619_VIDEO_STANDARD",
    "data": [{
            "name": "uReserved7_6",
            "size": 2,
            "description": ["Reserved"]
        },
        {
            "name": "uVidStd",
            "size": 6,
            "description": ["Sets the input video standard mode. Configuration is dependant on ",
                "PRIM_MODE[3:0]. Setting appropriate mode is important to get Free Run mode ",
                "working."
            ],
            "values": [{
                "value": 2,
                "description": "Default value"
            }]
        }
    ]
}, {
    "offset": 1,
    "name": "ADV7619_PRIMARY_MODE",
    "data": [{
            "name": "uReserved7",
            "size": 1,
            "description": ["Reserved"]
        },
        {
            "name": "uVFreq",
            "size": 3,
            "description": ["A control to set vertical frequency."],
            "values": [{
                    "value": 0,
                    "description": "60 Hz"
                },
                {
                    "value": 1,
                    "description": "50 Hz"
                },
                {
                    "value": 2,
                    "description": "30 Hz"
                },
                {
                    "value": 3,
                    "description": "25 Hz"
                },
                {
                    "value": 4,
                    "description": "24 Hz"
                }
            ]
        },
        {
            "name": "uPrimMode",
            "size": 4,
            "description": ["A control to selects the primary mode of operation of the decoder. Setting ",
                "appropriate HDMI mode is important to get FreeRun mode working. To be used ",
                "with VID_STD[5:0]"
            ],
            "values": [{
                    "value": 5,
                    "description": "HDMI-Comp"
                },
                {
                    "value": 6,
                    "description": "HDMI-GR"
                }
            ]
        }
    ]
}, {
    "offset": 2,
    "name": "ADV7619_IO_REG_02",
    "data": [{
            "name": "uInpColorSpace",
            "size": 4,
            "description": ["A control to set the colorspace of the input video. To be used in conjunction",
                "with ALT_GAMMA and RGB_OUT to configure the color space converter. A value of ",
                "4'b1111 selects automatic setting of the input color space base on the primary",
                "mode and video standard settings. Settings 1000 to 1110 are undefined."
            ],
            "values": [{
                    "value": 0,
                    "description": "Forces RGB (range 16 to 235) input."
                },
                {
                    "value": 1,
                    "description": "Forces RGB (range 0 to 255) input."
                },
                {
                    "value": 2,
                    "description": "Forces YCrCb input (601 color space) (range 16 to 235)."
                },
                {
                    "value": 3,
                    "description": "Forces YCrCb input (709 color space) (range 16 to 235)."
                },
                {
                    "value": 4,
                    "description": "Forces XVYCC 601."
                },
                {
                    "value": 5,
                    "description": "Forces XVYCC 709."
                },
                {
                    "value": 5,
                    "description": "Forces YCrCb input (601 color space) (range 0 to 255)."
                },
                {
                    "value": 6,
                    "description": "Forces YCrCb input (601 color space) (range 0 to 255)."
                },
                {
                    "value": 7,
                    "description": "Forces YCrCb input (709 color space) (range 0 to 255)."
                },
                {
                    "value": 15,
                    "description": "Input color space depends on color space reported by HDMI block."
                }
            ]
        },
        {
            "name": "uAltGamma",
            "size": 1,
            "description": ["A control to set the colorspace of the input video. To be used in conjunction",
                "with ALT_GAMMA and RGB_OUT to configure the color space converter. A value of",
                "4'b1111 selects automatic setting of the input color space base on the primary",
                "mode and video standard settings. Settings 1000 to 1110 are undefined."
            ],
            "values": [{
                    "value": 0,
                    "description": "No conversion."
                },
                {
                    "value": 1,
                    "description": "YUV601 to YUV709 conversion applied if input is YUV601. YUV709 to YUV601 conversion applied if input is YUV709."
                }
            ]
        },
        {
            "name": "uOp656Range",
            "size": 1,
            "description": ["A control to set the output range of the digital data. It also automatically",
                "the data saturator setting."
            ],
            "values": [{
                    "value": 0,
                    "description": "Enables full output range (0 to 255)."
                },
                {
                    "value": 1,
                    "description": "Enables limited output range (16 to 235)."
                }
            ]
        },
        {
            "name": "uRgbOut",
            "size": 1,
            "description": ["A control to select output color space and the correct digital blank level and ",
                "offsets on the RGB or YPrPb outputs. It is used in conjunction with the ",
                "INP_COLOR_SPACE[3:0] and ALT_GAMMA bits to select the applied CSC."
            ],
            "values": [{
                    "value": 0,
                    "description": "YPbPr color space output."
                },
                {
                    "value": 1,
                    "description": "RGB color space output."
                }
            ]
        },
        {
            "name": "uAltDataSat",
            "size": 1,
            "description": ["A control to disable the data saturator that limits the output range ",
                "independently of OP_656_RANGE. This bit is used to support extended data range ",
                "modes."
            ],
            "values": [{
                    "value": 0,
                    "description": "Data saturator enabled or disabled according to OP_656_RANGE setting."
                },
                {
                    "value": 1,
                    "description": "Reverses OP_656_RANGE decision to enable or disable the data saturator."
                }
            ]
        }
    ]
}, {
    "offset": 3,
    "name": "ADV7619_IO_REG_03",
    "data": [{
        "name": "uOpFormatSel",
        "size": 8,
        "description": [
            "A control to select the data format and pixel bus configuration. Refer to the pixel port ",
            "configuration for full information on pixel port modes and configuration settings"
        ],
        "values": [{
                "value": 0,
                "description": "8-bit SDR ITU-656 mode."
            },
            {
                "value": 1,
                "description": "10-bit SDR ITU-656 mode."
            },
            {
                "value": 2,
                "description": "12-bit SDR ITU-656 mode 0."
            },
            {
                "value": 6,
                "description": "12-bit SDR ITU-656 mode 1."
            },
            {
                "value": 10,
                "description": "12-bit SDR ITU mode 2."
            },
            {
                "value": 32,
                "description": "8-bit 4:2:2 DDR mode."
            },
            {
                "value": 33,
                "description": "10-bit 4:2:2 DDR mode."
            },
            {
                "value": 34,
                "description": "12-bit 4:2:2 DDR mode 0."
            },
            {
                "value": 35,
                "description": "12-bit 4:2:2 DDR mode 1."
            },
            {
                "value": 36,
                "description": "12-bit 4:2:2 DDR mode 2."
            },
            {
                "value": 64,
                "description": "24-bit 4:4:4 SDR mode."
            },
            {
                "value": 65,
                "description": "30-bit 4:4:4 SDR mode."
            },
            {
                "value": 66,
                "description": "36-bit 4:4:4 SDR mode 0."
            },
            {
                "value": 70,
                "description": "36-bit SDR 4:4:4 mode 1."
            },
            {
                "value": 76,
                "description": "24-bit SDR 4:4:4 mode 3."
            },
            {
                "value": 80,
                "description": "24-bit SDR 4:4:4 mode 4."
            },
            {
                "value": 81,
                "description": "30-bit SDR 4:4:4 mode 4."
            },
            {
                "value": 82,
                "description": "36-bit SDR 4:4:4 mode 4."
            },
            {
                "value": 84,
                "description": "2 x 24-bit SDR 4:4:4 interleaved mode 0."
            },
            {
                "value": 96,
                "description": "24-bit 4:4:4 DDR mode."
            },
            {
                "value": 97,
                "description": "30-bit 4:4:4 DDR mode."
            },
            {
                "value": 98,
                "description": "36-bit 4:4:4 DDR mode."
            },
            {
                "value": 28,
                "description": "16-bit ITU-656 SDR mode."
            },
            {
                "value": 29,
                "description": "20-bit ITU-656 SDR mode."
            },
            {
                "value": 30,
                "description": "24-bit ITU-656 SDR mode 0."
            },
            {
                "value": 34,
                "description": "24-bit ITU-656 SDR mode 1."
            },
            {
                "value": 38,
                "description": "24-bit ITU-656 SDR mode 2."
            },
            {
                "value": 41,
                "description": "20-bit SDR 4:2:2 mode 3."
            },
            {
                "value": 44,
                "description": "16-bit SDR 4:2:2 mode 4."
            },
            {
                "value": 45,
                "description": "20-bit SDR 4:2:2 mode 4."
            },
            {
                "value": 46,
                "description": "24-bit SDR 4:2:2 mode 4."
            },
            {
                "value": 48,
                "description": "2 x 16-bit SDR 4:2:2 interleaved mode 0."
            },
            {
                "value": 49,
                "description": "2 x 20-bit SDR 4:2:2 interleaved mode 0."
            },
            {
                "value": 50,
                "description": "2 x 24-bit SDR 4:2:2 interleaved mode 0."
            },
            {
                "value": 92,
                "description": "8-bit PAR mode 0."
            },
            {
                "value": 93,
                "description": "10-bit PAR mode 0."
            },
            {
                "value": 94,
                "description": "12-bit PAR mode 0."
            }
        ]
    }]
}, {
    "offset": 4,
    "name": "ADV7619_IO_REG_04",
    "data": [{
            "name": "uOpChSel",
            "size": 3,
            "description": [
                "A control to select the configuration of the pixel data bus on the pixel pins. Refer to ",
                "the pixel port configuration for full information on pixel port modes and configuration",
                "settings.."
            ],
            "values": [{
                    "value": 0,
                    "description": "P[35:24] Y/G, P[23:12] U/CrCb/B, P[11:0] V/R."
                },
                {
                    "value": 1,
                    "description": "P[35:24] Y/G, P[23:12] V/R, P[11:0] U/CrCb/B."
                },
                {
                    "value": 2,
                    "description": "P[35:24] U/CrCb/B, P[23:12] Y/G, P[11:0] V/R."
                },
                {
                    "value": 3,
                    "description": "P[35:24] V/R, P[23:12] Y/G, P[11:0] U/CrCb/B."
                },
                {
                    "value": 4,
                    "description": "P[35:24] U/CrCb/B, P[23:12] V/R, P[11:0]Y/G."
                },
                {
                    "value": 5,
                    "description": "P[35:24] V/R, P[23:12] U/CrCb/B, P[11:0] Y/G."
                }
            ]
        },
        {
            "name": "uReserved4_3",
            "size": 2,
            "description": ["Reserved"]
        },
        {
            "name": "uXtalFreqSel",
            "size": 2,
            "description": [
                "A control to set the XTAL frequency used"
            ],
            "values": [{
                    "value": 0,
                    "description": "27 MHz."
                },
                {
                    "value": 1,
                    "description": "28.63636 MHz."
                },
                {
                    "value": 2,
                    "description": "24.567 MHz."
                },
                {
                    "value": 3,
                    "description": "24 MHz."
                }
            ]
        },
        {
            "name": "uReserved0",
            "size": 1,
            "description": ["Reserved"]
        }
    ]
}, {
    "offset": 5,
    "name": "ADV7619_IO_REG_05",
    "data": [{
            "name": "uReserved7_5",
            "size": 3,
            "description": [
                "Reserved."
            ]
        },
		{
            "name": "uFOutSel",
            "size": 1,
            "description": [
                "A control to select DE signal or Field signal to be output on the FIELD/DE pin."
            ],
            "values": [{
                    "value": 0,
                    "description": "DE output selected."
                },
                {
                    "value": 1,
                    "description": "Field output selected."
                }
            ]
        },
		{
			"name": "uDataBlankEn",
			"size": 1,
			"description": [
				"A control to blank data during video blanking sections."
			],
			"values": [{
					"value": 0,
					"description": "Do not blank data during horizontal and vertical blanking periods."
				},
				{
					"value": 1,
					"description": "Blank data during horizontal and vertical blanking periods."
				}
			]
		},
		{
			"name": "uAvcodeInsertEn",
			"size": 1,
			"description": [
				"A control to select AV code insertion into the data stream."
			],
			"values": [{
					"value": 0,
					"description": "Does not insert AV codes into data stream."
				},
				{
					"value": 1,
					"description": "Inserts AV codes into data stream."
				}
			]
		},
		{
			"name": "uReplAvCode",
			"size": 1,
			"description": [
				"A control to select the duplication of the AV codes and insertion on all data channels of ",
				"the output data stream."
			],
			"values": [{
					"value": 0,
					"description": [
						"Outputs complete SAV/EAV codes on all Channels, Channel A, Channel B and Channel C."
					]
				},
				{
					"value": 1,
					"description": [
						"Spreads AV code across the three channels. Channel B and Channel C contain the ",
						"first two ten bit words, 0x3FF and 0x000. Channel A contains the final two ten bit",
						"words 0x00 and 0xXYZ."
					]
				}
			]
		},
		{
			"name": "uOpSwapCbCr",
			"size": 1,
			"description": [
				"A controls the swapping of Cr and Cb data on the pixel buses."
			],
			"values": [{
					"value": 0,
					"description": [
						"Outputs Cr and Cb as per OP_FORMAT_SEL."
					]
				},
				{
					"value": 1,
					"description": [
						"Inverts the order of Cb and Cr in the interleaved data stream."
					]
				}
			]
		}
	]
}, {
    "offset": 6,
    "name": "ADV7619_IO_REG_06",
    "data": [
		{
			"name": "uVsOutSel",
			"size": 1,
			"description": [
				"A control to select VSync signal or Field signal to be output on VS/Field pin."
			],
			"values": [{
					"value": 0,
					"description": "Field output on VS/FIELD pin."
				},
				{
					"value": 1,
					"description": "VSync output on VS/FIELD pin."
				}
			]
		},
		{
            "name": "uReserved6_4",
            "size": 3,
            "description": [
                "Reserved."
            ]
        },
		{
			"name": "uInvFPol",
			"size": 1,
			"description": [
				"A control to select the polarity of FIELD/DE signal."
			],
			"values": [{
					"value": 0,
					"description": "Negative FIELD/DE polarity."
				},
				{
					"value": 1,
					"description": "Positive FIELD/DE polarity."
				}
			]
		},
		{
			"name": "uInvVsPol",
			"size": 1,
			"description": [
				"A control to select the polarity of VS/FIELD signal."
			],
			"values": [{
					"value": 0,
					"description": "Negative polarity VS/FIELD."
				},
				{
					"value": 1,
					"description": "Positive polarity VS/FIELD."
				}
			]
		},
		{
			"name": "uInvHsPol",
			"size": 1,
			"description": [
				"A control to select the polarity of HS signal."
			],
			"values": [{
					"value": 0,
					"description": "Negative polarity HS."
				},
				{
					"value": 1,
					"description": "Positive polarity HS."
				}
			]
		},
		{
			"name": "uInvLlcPol",
			"size": 1,
			"description": [
				"A control to select the polarity of the LLC."
			],
			"values": [{
					"value": 0,
					"description": "Does not invert LLC."
				},
				{
					"value": 1,
					"description": "Inverts LLC."
				}
			]
		}
	]
}, {
    "offset": 11,
    "name": "ADV7619_IO_REG_0B",
    "data": [
		{
			"name": "uReserved7_2",
			"size": 6,
			"description": [
				"Reserved."
			]
		},
		{
			"name": "uCorePdn",
			"size": 1,
			"description": [
				"A power-down control for the DPP, CP core and digital sections of the HDMI core."
			],
			"values": [{
					"value": 0,
					"description": "Powers up CP and digital sections of HDMI block."
				},
				{
					"value": 1,
					"description": "Powers down the CP and digital section of HDMI block."
				}
			]
		},
		{
			"name": "uXtalPdn",
			"size": 1,
			"description": [
				"A power-down control for the XTAL in the digital blocks."
			],
			"values": [{
					"value": 0,
					"description": "Powers up XTAL buffer to the digital core."
				},
				{
					"value": 1,
					"description": "Powers down XTAL buffer to the digital core."
				}
			]
		}
	]
}, {
    "offset": 12,
    "name": "ADV7619_IO_REG_0C",
    "data": [
		{
			"name": "uReserved7_6",
			"size": 2,
			"description": [
				"Reserved."
			]
		},
		{
			"name": "uPowerDown",
			"size": 1,
			"description": [
				"A control to enable power-down mode. This is the main I2C power-down control."
			],
			"values": [{
					"value": 0,
					"description": "Chip is operational."
				},
				{
					"value": 1,
					"description": "Enables chip power down."
				}
			]
		},
		{
			"name": "uReserved4_3",
			"size": 2,
			"description": [
				"Reserved."
			]
		},
		{
			"name": "uCpPwrdn",
			"size": 1,
			"description": [
				"A power-down control for the CP core."
			],
			"values": [{
					"value": 0,
					"description": "Powers up the clock to the CP core."
				},
				{
					"value": 1,
					"description": "Powers down the clock to the CP core. HDMI block will not be affected by this bit."
				}
			]
		},
		{
			"name": "uReserved1",
			"size": 1,
			"description": [
				"Reserved."
			]
		},
		{
			"name": "uPadsPdn",
			"size": 1,
			"description": [
				"A power down control for pads of the digital output pins. When enabled pads are tristated ",
				"and the input path is disabled. This control applies to the DE, HS, VS, INT, LLC pads and ",
				"the pixel pads P0 to P47."
			],
			"values": [{
					"value": 0,
					"description": "Powers up the pads of the digital output pins."
				},
				{
					"value": 1,
					"description": "Powers down the pads of the digital output pins."
				}
			]
		}
	]
}, {
    "offset": 18,
    "name": "ADV7619_IO_REG_12",
    "data": [
		{
			"name": "uReserved7_5",
			"size": 3,
			"description": [
				"Reserved."
			]
		},
		{
			"name": "uCpStdiInterlaced",
			"size": 1,
			"description": [
				"A readback to indicate the interlaced status of the currently selected STDI block applied ",
				"to the CP core."
			],
			"values": [{
					"value": 0,
					"description": "Selected STDI has detected a progressive input."
				},
				{
					"value": 1,
					"description": "Selected STDI has detected a interlaced input."
				}
			]
		},
		{
			"name": "uCpInterlaced",
			"size": 1,
			"description": [
				"A readback to indicate the interlaced status of the CP core based on configuration of ",
				"Video standard and INTERLACED bit in the CP map."
			],
			"values": [{
					"value": 0,
					"description": "CP core is processing the input as a progressive input."
				},
				{
					"value": 1,
					"description": "CP core is processing the input as a interlaced input."
				}
			]
		},
		{
			"name": "uCpProgParmForInt",
			"size": 1,
			"description": [
				"A readback to indicate the if the CP core is processing for progressive standard while are ",
				"the Video standard and the INTERLACED bit in the CP Map are configured for an interlaced ",
				"standard."
			],
			"values": [{
					"value": 0,
					"description": [
						"CP core processing for a progressive standard while Video standard and the ",
						"INTERLACED bits are configured for an interlaced standard."
					]
				},
				{
					"value": 1,
					"description": [
						"CP core processing for a progressive standard while Video standard and the ",
						"INTERLACED bits are configured for an progressive standard"
					]
				}
			]
		},
		{
			"name": "uCpForceInterlaced",
			"size": 1,
			"description": [
				"A readback to indicate forced-interlaced status of the CP core based on configuration of ",
				"Video standard and INTERLACED bit in the CP Map.."
			],
			"values": [{
					"value": 0,
					"description": [
						"Input is detected as interlaced and the CP is programmed in an interlaced mode via ",
						"VID_STD[5:0]."
					]
				},
				{
					"value": 1,
					"description": [
						"Input is detected as progressive and the CP is programmed in an interlaced mode"
					]
				}
			]
		},
		{
			"name": "uCpNonStdVideo",
			"size": 1,
			"description": [
				"A control to indicate that the CP core has detected a non standard number of lines on the ",
				"incoming video compared to the standard specified by VID_STD[5:0]"
			],
			"values": [{
					"value": 0,
					"description": [
						"Input has same number of lines as that of the format programmed."
					]
				},
				{
					"value": 1,
					"description": [
						"Input has different number of lines to that of format programmed"
					]
				}
			]
		}
	]
}, {
    "offset": 20,
    "name": "ADV7619_IO_REG_14",
    "data": []
}, {
    "offset": 21,
    "name": "ADV7619_IO_REG_15",
    "data": []
}, {
    "offset": 22,
    "name": "ADV7619_IO_REG_16",
    "data": []
}, {
    "offset": 23,
    "name": "ADV7619_IO_REG_17",
    "data": []
}, {
    "offset": 25,
    "name": "ADV7619_LLC_DLL",
    "data": []
}, {
    "offset": 27,
    "name": "ADV7619_ALSB_CONTROL",
    "data": []
}, {
    "offset": 32,
    "name": "ADV7619_HPA_REG1",
    "data": []
}, {
    "offset": 33,
    "name": "ADV7619_HPA_REG2",
    "data": []
}, {
    "offset": 48,
    "name": "ADV7619_IO_REG_30",
    "data": []
}, {
    "offset": 51,
    "name": "ADV7619_IO_REG_33",
    "data": []
}, {
    "offset": 63,
    "name": "ADV7619_INT_STATUS",
    "data": []
}, {
    "offset": 64,
    "name": "ADV7619_INT1_CONFIGURATION",
    "data": []
}, {
    "offset": 65,
    "name": "ADV7619_INT2_CONFIGURATION",
    "data": []
}, {
    "offset": 66,
    "name": "ADV7619_IO_REG_42",
    "data": []
}, {
    "offset": 67,
    "name": "ADV7619_IO_REG_43",
    "data": []
}, {
    "offset": 68,
    "name": "ADV7619_IO_REG_44",
    "data": []
}, {
    "offset": 69,
    "name": "ADV7619_IO_REG_45",
    "data": []
}, {
    "offset": 70,
    "name": "ADV7619_IO_REG_46",
    "data": []
}, {
    "offset": 71,
    "name": "ADV7619_IO_REG_47",
    "data": []
}, {
    "offset": 72,
    "name": "ADV7619_IO_REG_48",
    "data": []
}, {
    "offset": 73,
    "name": "ADV7619_IO_REG_49",
    "data": []
}, {
    "offset": 74,
    "name": "ADV7619_IO_REG_4A",
    "data": []
}, {
    "offset": 75,
    "name": "ADV7619_IO_REG_4B",
    "data": []
}, {
    "offset": 91,
    "name": "ADV7619_IO_REG_5B",
    "data": []
}, {
    "offset": 92,
    "name": "ADV7619_IO_REG_5C",
    "data": []
}, {
    "offset": 93,
    "name": "ADV7619_IO_REG_5D",
    "data": []
}, {
    "offset": 94,
    "name": "ADV7619_IO_REG_5E",
    "data": []
}, {
    "offset": 95,
    "name": "ADV7619_IO_REG_5F",
    "data": []
}, {
    "offset": 96,
    "name": "ADV7619_HDMI_LVL_RAWSTATUS1",
    "data": []
}, {
    "offset": 97,
    "name": "ADV7619_HDMI_LVL_INTSTATUS1",
    "data": []
}, {
    "offset": 98,
    "name": "ADV7619_HDMI_LVL_INTCLR1",
    "data": []
}, {
    "offset": 99,
    "name": "ADV7619_HDMI_LVL_INT2MASKB1",
    "data": []
}, {
    "offset": 100,
    "name": "ADV7619_HDMI_LVL_INTMASKB1",
    "data": []
}, {
    "offset": 101,
    "name": "ADV7619_HDMI_LVL_RAWSTATUS2",
    "data": []
}, {
    "offset": 102,
    "name": "ADV7619_HDMI_LVL_INTSTATUS2",
    "data": []
}, {
    "offset": 103,
    "name": "ADV7619_HDMI_LVL_INTCLR2",
    "data": []
}, {
    "offset": 104,
    "name": "ADV7619_HDMI_LVL_INT2MASKB2",
    "data": []
}, {
    "offset": 105,
    "name": "ADV7619_HDMI_LVL_INTMASKB2",
    "data": []
}, {
    "offset": 106,
    "name": "ADV7619_HDMI_LVL_RAWSTATUS3",
    "data": []
}, {
    "offset": 107,
    "name": "ADV7619_HDMI_LVL_INTSTATUS3",
    "data": []
}, {
    "offset": 108,
    "name": "ADV7619_HDMI_LVL_INTCLR3",
    "data": []
}, {
    "offset": 109,
    "name": "ADV7619_HDMI_LVL_INT2MASKB3",
    "data": []
}, {
    "offset": 110,
    "name": "ADV7619_HDMI_LVL_INTMASKB3",
    "data": []
}, {
    "offset": 111,
    "name": "ADV7619_HDMI_LVL_RAWSTATUS4",
    "data": []
}, {
    "offset": 112,
    "name": "ADV7619_HDMI_LVL_INTSTATUS4",
    "data": []
}, {
    "offset": 113,
    "name": "ADV7619_HDMI_LVL_INTCLR4",
    "data": []
}, {
    "offset": 114,
    "name": "ADV7619_HDMI_LVL_INT2MASKB4",
    "data": []
}, {
    "offset": 115,
    "name": "ADV7619_HDMI_LVL_INTMASKB4",
    "data": []
}, {
    "offset": 121,
    "name": "ADV7619_HDMI_EDG_RAWSTATUS1",
    "data": []
}, {
    "offset": 122,
    "name": "ADV7619_HDMI_EDG_INTSTATUS1",
    "data": []
}, {
    "offset": 123,
    "name": "ADV7619_HDMI_EDG_INT_CLR1",
    "data": []
}, {
    "offset": 124,
    "name": "ADV7619_HDMI_EDG_INT2MASKB1",
    "data": []
}, {
    "offset": 125,
    "name": "ADV7619_HDMI_EDG_INTMASKB1",
    "data": []
}, {
    "offset": 126,
    "name": "ADV7619_HDMI_EDG_RAWSTATUS2",
    "data": []
}, {
    "offset": 127,
    "name": "ADV7619_HDMI_EDG_INTSTATUS2",
    "data": []
}, {
    "offset": 128,
    "name": "ADV7619_HDMI_EDG_INTCLR2",
    "data": []
}, {
    "offset": 129,
    "name": "ADV7619_HDMI_EDG_INT2MASKB2",
    "data": []
}, {
    "offset": 130,
    "name": "ADV7619_HDMI_EDG_INTMASKB2",
    "data": []
}, {
    "offset": 131,
    "name": "ADV7619_HDMI_EDG_RAWSTATUS3",
    "data": []
}, {
    "offset": 132,
    "name": "ADV7619_HDMI_EDG_STATUS3",
    "data": []
}, {
    "offset": 133,
    "name": "ADV7619_HDMI_EDG_INTCLR3",
    "data": []
}, {
    "offset": 134,
    "name": "ADV7619_HDMI_EDG_INT2MASKB3",
    "data": []
}, {
    "offset": 135,
    "name": "ADV7619_HDMI_EDG_INTMASKB3",
    "data": []
}, {
    "offset": 136,
    "name": "ADV7619_HDMI_EDG_RAWSTATUS4",
    "data": []
}, {
    "offset": 137,
    "name": "ADV7619_HDMI_EDG_STATUS4",
    "data": []
}, {
    "offset": 138,
    "name": "ADV7619_HDMI_EDG_INTCLR4",
    "data": []
}, {
    "offset": 139,
    "name": "ADV7619_HDMI_EDG_INT2MASKB4",
    "data": []
}, {
    "offset": 140,
    "name": "ADV7619_HDMI_EDG_INTMASKB4",
    "data": []
}, {
    "offset": 141,
    "name": "ADV7619_HDMI_EDG_RAWSTATUS5",
    "data": []
}, {
    "offset": 142,
    "name": "ADV7619_HDMI_EDG_STATUS5",
    "data": []
}, {
    "offset": 143,
    "name": "ADV7619_HDMI_EDG_INTCLR5",
    "data": []
}, {
    "offset": 144,
    "name": "ADV7619_HDMI_EDG_INT2MASKB5",
    "data": []
}, {
    "offset": 145,
    "name": "ADV7619_HDMI_EDG_INTMASKB5",
    "data": []
}, {
    "offset": 146,
    "name": "ADV7619_CEC_STATUS1RAW",
    "data": []
}, {
    "offset": 147,
    "name": "ADV7619_CEC_STATUS1INTSTATUS",
    "data": []
}, {
    "offset": 148,
    "name": "ADV7619_CEC_STATUS1INTCLEAR",
    "data": []
}, {
    "offset": 149,
    "name": "ADV7619_CEC_STATUS1INT2MASKB",
    "data": []
}, {
    "offset": 150,
    "name": "ADV7619_CEC_STATUS1INT1MASKB",
    "data": []
}, {
    "offset": 151,
    "name": "ADV7619_CEC_RAW_STATUS2",
    "data": []
}, {
    "offset": 152,
    "name": "ADV7619_CEC_INTERRUPT_STATUS2",
    "data": []
}, {
    "offset": 153,
    "name": "ADV7619_CEC_INTERRUPT_CLEAR2",
    "data": []
}, {
    "offset": 154,
    "name": "ADV7619_CEC_INTERRUPT2_MASKB",
    "data": []
}, {
    "offset": 155,
    "name": "ADV7619_CEC_INTERRUPT_MASKB",
    "data": []
}, {
    "offset": 191,
    "name": "ADV7619_CP_CORE_BYPASSING",
    "data": []
}, {
    "offset": 224,
    "name": "ADV7619_IO_REG_E0",
    "data": []
}, {
    "offset": 231,
    "name": "ADV7619_IO_REG_E7",
    "data": []
}, {
    "offset": 234,
    "name": "ADV7619_IO_REG_EA",
    "data": []
}, {
    "offset": 235,
    "name": "ADV7619_IO_REB_EB",
    "data": []
}, {
    "offset": 244,
    "name": "ADV7619_CEC_SLAVE_ADDR",
    "data": []
}, {
    "offset": 245,
    "name": "ADV7619_INFOFRAME_SLAVE_ADDR",
    "data": []
}, {
    "offset": 248,
    "name": "ADV7619_AFE_SLAVE_ADDR",
    "data": []
}, {
    "offset": 249,
    "name": "ADV7619_KSV_SLAVE_ADDR",
    "data": []
}, {
    "offset": 250,
    "name": "ADV7619_EDID_SLAVE_ADDR",
    "data": []
}, {
    "offset": 251,
    "name": "ADV7619_HDMI_SLAVE_ADDR",
    "data": []
}, {
    "offset": 253,
    "name": "ADV7619_CP_SLAVE_ADDR",
    "data": []
}, {
    "offset": 255,
    "name": "ADV7619_IO_REG_FF",
    "data": []
}]
