\hypertarget{qspi__dma_8h}{}\section{bsps/arm/atsam/include/libchip/include/qspi\+\_\+dma.h File Reference}
\label{qspi__dma_8h}\index{bsps/arm/atsam/include/libchip/include/qspi\_dma.h@{bsps/arm/atsam/include/libchip/include/qspi\_dma.h}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}../../../../utils/utility.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__Qspid}{\+\_\+\+Qspid}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{qspi__dma_8h_addb931f494465ccc17098cfcc7b1fbd8}{Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR}}~1
\item 
\#define \mbox{\hyperlink{qspi__dma_8h_aac3c9a11512495dae5aa0a59c4d5ee70}{Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK}}~2
\item 
\mbox{\Hypertarget{qspi__dma_8h_a76ceae4a58d661fb81e65f3b3c35a937}\label{qspi__dma_8h_a76ceae4a58d661fb81e65f3b3c35a937}} 
\#define {\bfseries Q\+S\+P\+I\+D\+\_\+\+C\+H\+\_\+\+N\+O\+T\+\_\+\+E\+N\+A\+B\+L\+ED}~0x\+FF
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$ \mbox{\hyperlink{qspi__dma_8h_a2a5d16cbf2dd35a280cda3a7221b07da}{Qspid\+Callback}}) (uint8\+\_\+t, void $\ast$)
\item 
typedef struct \mbox{\hyperlink{struct__Qspid}{\+\_\+\+Qspid}} \mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a4b35fe7901e8a7d1bbb8769e761f0e3e}{Q\+S\+P\+I\+D\+\_\+\+Configure}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma, \mbox{\hyperlink{qspi_8h_aca4d7775cab4dd1c0cd15e3049c00d11}{Qspi\+Mode\+\_\+t}} Mode, uint32\+\_\+t dw\+Configuration, \mbox{\hyperlink{group__dmad__structs_gaf2c13151514615a6beb35c0d868a5053}{s\+Xdmad}} $\ast$p\+Xdmad)
\begin{DoxyCompactList}\small\item\em Initializes the p\+Qspidma structure and the corresponding Q\+S\+PI \& D\+MA . hardware select value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a0d664a2d9fdc7a5b276553ef98ebb085}{Q\+S\+P\+I\+D\+\_\+\+Enable\+Qspi\+Rx\+Channel}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma)
\begin{DoxyCompactList}\small\item\em Enables a Q\+S\+PI Rx channel. This function will allocate a dma Rx channel for Q\+S\+PI. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a98964de2ac702a42bac23703636aa744}{Q\+S\+P\+I\+D\+\_\+\+Enable\+Qspi\+Tx\+Channel}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma)
\begin{DoxyCompactList}\small\item\em Enables a Q\+S\+PI Tx channel. This function will allocate a dma Tx channel for Q\+S\+PI. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a3f74a9c30f8d87121341efbe86f7b992}{Q\+S\+P\+I\+D\+\_\+\+Disable\+Qspi\+Rx\+Channel}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma)
\begin{DoxyCompactList}\small\item\em Disables a Q\+S\+PI Rx channel. This function will de-\/allocate previous allocated dma Rx channel for Q\+S\+PI. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a475ae8a5f6c8d35f9942611d5512144a}{Q\+S\+P\+I\+D\+\_\+\+Disable\+Qspi\+Tx\+Channel}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma)
\begin{DoxyCompactList}\small\item\em Disables a Q\+S\+PI Tx channel. This function will de-\/allocate previous allocated dma Tx channel for Q\+S\+PI. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a3bb12a4d22e8c71f840710b19c769067}{Q\+S\+P\+I\+D\+\_\+\+Disable\+Spi\+Channel}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma)
\begin{DoxyCompactList}\small\item\em Disables a Q\+S\+PI S\+PI Rx and Tx channels. This function will de-\/allocate privious allocated dma Rx, Txchannel for Q\+S\+PI in S\+PI mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_aa4c44dd6ea57f7d345dc1cea9e764b33}{Q\+S\+P\+I\+D\+\_\+\+Enable\+Spi\+Channel}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma)
\begin{DoxyCompactList}\small\item\em Enables a Q\+S\+PI S\+PI Rx channel. This function will allocate a dma Rx channel for Q\+S\+PI S\+PI mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a16f401ef0f29ab14079e0355d7a48005}{Q\+S\+P\+I\+D\+\_\+\+Read\+Write\+Q\+S\+PI}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma, \mbox{\hyperlink{qspi_8h_adf94e21942d0dff736d1e65a129be37f}{Access\+\_\+t}} const Read\+Write)
\begin{DoxyCompactList}\small\item\em Starts a Q\+S\+PI read or write operation. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_ad1458b726cb714996c845b482425a10d}{Q\+S\+P\+I\+D\+\_\+\+Read\+Write\+S\+PI}} (\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$p\+Qspidma, \mbox{\hyperlink{qspi_8h_adf94e21942d0dff736d1e65a129be37f}{Access\+\_\+t}} const Read\+Write)
\begin{DoxyCompactList}\small\item\em Starts a S\+PI master transfer. This is a non blocking function. It will return as soon as the transfer is started. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{qspi__dma_8h_a4dd4aa5fce406ddb2b215df6397142b8}{Q\+S\+P\+I\+D\+\_\+\+Is\+Busy}} (volatile uint8\+\_\+t $\ast$Qspi\+Semaphore)
\begin{DoxyCompactList}\small\item\em Check if the Q\+S\+PI driver is busy. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Implementation of S\+PI driver, transfer data through D\+MA. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{qspi__dma_8h_addb931f494465ccc17098cfcc7b1fbd8}\label{qspi__dma_8h_addb931f494465ccc17098cfcc7b1fbd8}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_ERROR@{QSPID\_ERROR}}
\index{QSPID\_ERROR@{QSPID\_ERROR}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_ERROR}{QSPID\_ERROR}}
{\footnotesize\ttfamily \#define Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR~1}

An unspecified error has occurred. \mbox{\Hypertarget{qspi__dma_8h_aac3c9a11512495dae5aa0a59c4d5ee70}\label{qspi__dma_8h_aac3c9a11512495dae5aa0a59c4d5ee70}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_ERROR\_LOCK@{QSPID\_ERROR\_LOCK}}
\index{QSPID\_ERROR\_LOCK@{QSPID\_ERROR\_LOCK}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_ERROR\_LOCK}{QSPID\_ERROR\_LOCK}}
{\footnotesize\ttfamily \#define Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK~2}

S\+PI driver is currently in use. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{qspi__dma_8h_a2a5d16cbf2dd35a280cda3a7221b07da}\label{qspi__dma_8h_a2a5d16cbf2dd35a280cda3a7221b07da}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QspidCallback@{QspidCallback}}
\index{QspidCallback@{QspidCallback}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QspidCallback}{QspidCallback}}
{\footnotesize\ttfamily typedef void($\ast$ Qspid\+Callback) (uint8\+\_\+t, void $\ast$)}

S\+PI transfer complete callback. \mbox{\Hypertarget{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}\label{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QspiDma\_t@{QspiDma\_t}}
\index{QspiDma\_t@{QspiDma\_t}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QspiDma\_t}{QspiDma\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct__Qspid}{\+\_\+\+Qspid}}  \mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}}}

Constant structure associated with S\+PI port. This structure prevents client applications to have access in the same time. 

\subsection{Function Documentation}
\mbox{\Hypertarget{qspi__dma_8h_a4b35fe7901e8a7d1bbb8769e761f0e3e}\label{qspi__dma_8h_a4b35fe7901e8a7d1bbb8769e761f0e3e}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_Configure@{QSPID\_Configure}}
\index{QSPID\_Configure@{QSPID\_Configure}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_Configure()}{QSPID\_Configure()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Configure (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma,  }\item[{\mbox{\hyperlink{qspi_8h_aca4d7775cab4dd1c0cd15e3049c00d11}{Qspi\+Mode\+\_\+t}}}]{Mode,  }\item[{uint32\+\_\+t}]{dw\+Conf,  }\item[{\mbox{\hyperlink{group__dmad__structs_gaf2c13151514615a6beb35c0d868a5053}{s\+Xdmad}} $\ast$}]{p\+Xdmad }\end{DoxyParamCaption})}



Initializes the p\+Qspidma structure and the corresponding Q\+S\+PI \& D\+MA . hardware select value. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Qspi\+Dma\+\_\+t instance. \\
\hline
{\em Mode} & Associated S\+PI peripheral. \\
\hline
{\em dw\+Conf} & Q\+S\+PI peripheral configuration. \\
\hline
{\em p\+Xdmad} & Pointer to a Xdmad instance. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{qspi__dma_8h_a3f74a9c30f8d87121341efbe86f7b992}\label{qspi__dma_8h_a3f74a9c30f8d87121341efbe86f7b992}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_DisableQspiRxChannel@{QSPID\_DisableQspiRxChannel}}
\index{QSPID\_DisableQspiRxChannel@{QSPID\_DisableQspiRxChannel}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_DisableQspiRxChannel()}{QSPID\_DisableQspiRxChannel()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Disable\+Qspi\+Rx\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma }\end{DoxyParamCaption})}



Disables a Q\+S\+PI Rx channel. This function will de-\/allocate previous allocated dma Rx channel for Q\+S\+PI. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Spid instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_a475ae8a5f6c8d35f9942611d5512144a}\label{qspi__dma_8h_a475ae8a5f6c8d35f9942611d5512144a}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_DisableQspiTxChannel@{QSPID\_DisableQspiTxChannel}}
\index{QSPID\_DisableQspiTxChannel@{QSPID\_DisableQspiTxChannel}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_DisableQspiTxChannel()}{QSPID\_DisableQspiTxChannel()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Disable\+Qspi\+Tx\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma }\end{DoxyParamCaption})}



Disables a Q\+S\+PI Tx channel. This function will de-\/allocate previous allocated dma Tx channel for Q\+S\+PI. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Spid instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_a3bb12a4d22e8c71f840710b19c769067}\label{qspi__dma_8h_a3bb12a4d22e8c71f840710b19c769067}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_DisableSpiChannel@{QSPID\_DisableSpiChannel}}
\index{QSPID\_DisableSpiChannel@{QSPID\_DisableSpiChannel}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_DisableSpiChannel()}{QSPID\_DisableSpiChannel()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Disable\+Spi\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma }\end{DoxyParamCaption})}



Disables a Q\+S\+PI S\+PI Rx and Tx channels. This function will de-\/allocate privious allocated dma Rx, Txchannel for Q\+S\+PI in S\+PI mode. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Spid instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_a0d664a2d9fdc7a5b276553ef98ebb085}\label{qspi__dma_8h_a0d664a2d9fdc7a5b276553ef98ebb085}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_EnableQspiRxChannel@{QSPID\_EnableQspiRxChannel}}
\index{QSPID\_EnableQspiRxChannel@{QSPID\_EnableQspiRxChannel}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_EnableQspiRxChannel()}{QSPID\_EnableQspiRxChannel()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Enable\+Qspi\+Rx\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma }\end{DoxyParamCaption})}



Enables a Q\+S\+PI Rx channel. This function will allocate a dma Rx channel for Q\+S\+PI. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Spid instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_a98964de2ac702a42bac23703636aa744}\label{qspi__dma_8h_a98964de2ac702a42bac23703636aa744}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_EnableQspiTxChannel@{QSPID\_EnableQspiTxChannel}}
\index{QSPID\_EnableQspiTxChannel@{QSPID\_EnableQspiTxChannel}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_EnableQspiTxChannel()}{QSPID\_EnableQspiTxChannel()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Enable\+Qspi\+Tx\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma }\end{DoxyParamCaption})}



Enables a Q\+S\+PI Tx channel. This function will allocate a dma Tx channel for Q\+S\+PI. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Spid instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_aa4c44dd6ea57f7d345dc1cea9e764b33}\label{qspi__dma_8h_aa4c44dd6ea57f7d345dc1cea9e764b33}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_EnableSpiChannel@{QSPID\_EnableSpiChannel}}
\index{QSPID\_EnableSpiChannel@{QSPID\_EnableSpiChannel}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_EnableSpiChannel()}{QSPID\_EnableSpiChannel()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Enable\+Spi\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma }\end{DoxyParamCaption})}



Enables a Q\+S\+PI S\+PI Rx channel. This function will allocate a dma Rx channel for Q\+S\+PI S\+PI mode. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Spid instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_a4dd4aa5fce406ddb2b215df6397142b8}\label{qspi__dma_8h_a4dd4aa5fce406ddb2b215df6397142b8}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_IsBusy@{QSPID\_IsBusy}}
\index{QSPID\_IsBusy@{QSPID\_IsBusy}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_IsBusy()}{QSPID\_IsBusy()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Is\+Busy (\begin{DoxyParamCaption}\item[{volatile uint8\+\_\+t $\ast$}]{Qspi\+Semaphore }\end{DoxyParamCaption})}



Check if the Q\+S\+PI driver is busy. 


\begin{DoxyParams}{Parameters}
{\em p\+Spid} & Pointer to a Spid instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
1 if the S\+PI driver is currently busy executing a command; otherwise 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_a16f401ef0f29ab14079e0355d7a48005}\label{qspi__dma_8h_a16f401ef0f29ab14079e0355d7a48005}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_ReadWriteQSPI@{QSPID\_ReadWriteQSPI}}
\index{QSPID\_ReadWriteQSPI@{QSPID\_ReadWriteQSPI}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_ReadWriteQSPI()}{QSPID\_ReadWriteQSPI()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Read\+Write\+Q\+S\+PI (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma,  }\item[{\mbox{\hyperlink{qspi_8h_adf94e21942d0dff736d1e65a129be37f}{Access\+\_\+t}} const}]{Read\+Write }\end{DoxyParamCaption})}



Starts a Q\+S\+PI read or write operation. 


\begin{DoxyParams}{Parameters}
{\em p\+Qspidma} & Pointer to a Qspid instance. \\
\hline
{\em Read\+Write} & Defines the memory access type \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or Q\+S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
\mbox{\Hypertarget{qspi__dma_8h_ad1458b726cb714996c845b482425a10d}\label{qspi__dma_8h_ad1458b726cb714996c845b482425a10d}} 
\index{qspi\_dma.h@{qspi\_dma.h}!QSPID\_ReadWriteSPI@{QSPID\_ReadWriteSPI}}
\index{QSPID\_ReadWriteSPI@{QSPID\_ReadWriteSPI}!qspi\_dma.h@{qspi\_dma.h}}
\subsubsection{\texorpdfstring{QSPID\_ReadWriteSPI()}{QSPID\_ReadWriteSPI()}}
{\footnotesize\ttfamily uint32\+\_\+t Q\+S\+P\+I\+D\+\_\+\+Read\+Write\+S\+PI (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{qspi__dma_8h_a9aa7e61b843305f2512831d1ede5090c}{Qspi\+Dma\+\_\+t}} $\ast$}]{p\+Qspidma,  }\item[{\mbox{\hyperlink{qspi_8h_adf94e21942d0dff736d1e65a129be37f}{Access\+\_\+t}} const}]{Read\+Write }\end{DoxyParamCaption})}



Starts a S\+PI master transfer. This is a non blocking function. It will return as soon as the transfer is started. 


\begin{DoxyParams}{Parameters}
{\em p\+Spid} & Pointer to a Spid instance. \\
\hline
{\em p\+Command} & Pointer to the S\+PI command to execute. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if the transfer has been started successfully; otherwise returns S\+P\+I\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+CK is the driver is in use, or S\+P\+I\+D\+\_\+\+E\+R\+R\+OR if the command is not valid. 
\end{DoxyReturn}
