-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Fri Dec 22 16:17:37 2023
-- Host        : DESKTOP-Q8QIOJU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_incrust_0_1_sim_netlist.vhdl
-- Design      : system_incrust_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust_AXILiteS_s_axi is
  port (
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_start_x_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust_AXILiteS_s_axi is
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_1\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln28_1_reg_545[4]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545[8]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_1_reg_545_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540[4]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540[4]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540[8]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln28_reg_540_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal int_start_x : STD_LOGIC;
  signal \^int_start_x_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_start_y : STD_LOGIC;
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata_data : STD_LOGIC;
  signal \rdata_data[0]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[10]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[11]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[12]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[13]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[14]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[15]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[16]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[17]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[18]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[19]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[1]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[20]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[21]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[22]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[23]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[24]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[25]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[26]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[27]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[28]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[29]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[2]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[30]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[31]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_1\ : STD_LOGIC;
  signal \rdata_data[3]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[4]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[5]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[6]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[7]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[8]_i_1_n_1\ : STD_LOGIC;
  signal \rdata_data[9]_i_1_n_1\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal \w_hs__0\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_1_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[4]\ : STD_LOGIC;
  signal \NLW_add_ln28_1_reg_545_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln28_1_reg_545_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln28_reg_540_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln28_reg_540_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[2]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_1_reg_545_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln28_reg_540_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \int_start_x[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_start_x[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_start_x[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_start_x[12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_start_x[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_start_x[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_start_x[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_start_x[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_start_x[17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_start_x[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_start_x[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_start_x[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_start_x[20]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_start_x[21]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_start_x[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_start_x[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_start_x[24]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_start_x[25]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_start_x[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_start_x[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_start_x[28]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_start_x[29]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_start_x[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_start_x[30]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_start_x[31]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_start_x[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_start_x[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_start_x[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_start_x[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_start_x[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_start_x[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_start_x[9]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_start_y[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_start_y[10]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_start_y[11]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_start_y[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_start_y[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_start_y[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_start_y[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_start_y[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_start_y[17]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_start_y[18]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_start_y[19]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_start_y[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_start_y[20]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_start_y[21]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_start_y[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_start_y[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_start_y[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_start_y[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_start_y[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_start_y[27]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_start_y[28]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_start_y[29]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_start_y[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_start_y[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_start_y[31]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_start_y[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_start_y[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_start_y[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_start_y[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_start_y[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_start_y[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_start_y[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_start_y[9]_i_1\ : label is "soft_lutpair11";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  \int_start_x_reg[31]_0\(31 downto 0) <= \^int_start_x_reg[31]_0\(31 downto 0);
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_axilites_rvalid\,
      I3 => s_axi_AXILiteS_RREADY,
      O => rnext(1)
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => rnext(2)
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \^s_axi_axilites_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_AXILiteS_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_1\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_1\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_1\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_1\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_1\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_1\,
      Q => \^s_axi_axilites_bvalid\,
      R => SR(0)
    );
\add_ln28_1_reg_545[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \add_ln28_1_reg_545[4]_i_2_n_1\
    );
\add_ln28_1_reg_545[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \add_ln28_1_reg_545[8]_i_2_n_1\
    );
\add_ln28_1_reg_545[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \add_ln28_1_reg_545[8]_i_3_n_1\
    );
\add_ln28_1_reg_545_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[8]_i_1_n_1\,
      CO(3) => \add_ln28_1_reg_545_reg[12]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[12]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[12]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O15(11 downto 8),
      S(3 downto 0) => \^q\(12 downto 9)
    );
\add_ln28_1_reg_545_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[12]_i_1_n_1\,
      CO(3) => \add_ln28_1_reg_545_reg[16]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[16]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[16]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O15(15 downto 12),
      S(3 downto 0) => \^q\(16 downto 13)
    );
\add_ln28_1_reg_545_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[16]_i_1_n_1\,
      CO(3) => \add_ln28_1_reg_545_reg[20]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[20]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[20]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O15(19 downto 16),
      S(3 downto 0) => \^q\(20 downto 17)
    );
\add_ln28_1_reg_545_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[20]_i_1_n_1\,
      CO(3) => \add_ln28_1_reg_545_reg[24]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[24]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[24]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O15(23 downto 20),
      S(3 downto 0) => \^q\(24 downto 21)
    );
\add_ln28_1_reg_545_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[24]_i_1_n_1\,
      CO(3) => \add_ln28_1_reg_545_reg[28]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[28]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[28]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O15(27 downto 24),
      S(3 downto 0) => \^q\(28 downto 25)
    );
\add_ln28_1_reg_545_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[28]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln28_1_reg_545_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln28_1_reg_545_reg[31]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln28_1_reg_545_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => O15(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => \^q\(31 downto 29)
    );
\add_ln28_1_reg_545_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln28_1_reg_545_reg[4]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[4]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[4]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(2),
      DI(0) => '0',
      O(3 downto 0) => O15(3 downto 0),
      S(3 downto 2) => \^q\(4 downto 3),
      S(1) => \add_ln28_1_reg_545[4]_i_2_n_1\,
      S(0) => \^q\(1)
    );
\add_ln28_1_reg_545_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_545_reg[4]_i_1_n_1\,
      CO(3) => \add_ln28_1_reg_545_reg[8]_i_1_n_1\,
      CO(2) => \add_ln28_1_reg_545_reg[8]_i_1_n_2\,
      CO(1) => \add_ln28_1_reg_545_reg[8]_i_1_n_3\,
      CO(0) => \add_ln28_1_reg_545_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(6 downto 5),
      O(3 downto 0) => O15(7 downto 4),
      S(3 downto 2) => \^q\(8 downto 7),
      S(1) => \add_ln28_1_reg_545[8]_i_2_n_1\,
      S(0) => \add_ln28_1_reg_545[8]_i_3_n_1\
    );
\add_ln28_reg_540[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(3),
      O => \add_ln28_reg_540[4]_i_2_n_1\
    );
\add_ln28_reg_540[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(2),
      O => \add_ln28_reg_540[4]_i_3_n_1\
    );
\add_ln28_reg_540[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(8),
      O => \add_ln28_reg_540[8]_i_2_n_1\
    );
\add_ln28_reg_540[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(5),
      O => \add_ln28_reg_540[8]_i_3_n_1\
    );
\add_ln28_reg_540_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[8]_i_1_n_1\,
      CO(3) => \add_ln28_reg_540_reg[12]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[12]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[12]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O14(11 downto 8),
      S(3 downto 0) => \^int_start_x_reg[31]_0\(12 downto 9)
    );
\add_ln28_reg_540_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[12]_i_1_n_1\,
      CO(3) => \add_ln28_reg_540_reg[16]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[16]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[16]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O14(15 downto 12),
      S(3 downto 0) => \^int_start_x_reg[31]_0\(16 downto 13)
    );
\add_ln28_reg_540_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[16]_i_1_n_1\,
      CO(3) => \add_ln28_reg_540_reg[20]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[20]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[20]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O14(19 downto 16),
      S(3 downto 0) => \^int_start_x_reg[31]_0\(20 downto 17)
    );
\add_ln28_reg_540_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[20]_i_1_n_1\,
      CO(3) => \add_ln28_reg_540_reg[24]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[24]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[24]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O14(23 downto 20),
      S(3 downto 0) => \^int_start_x_reg[31]_0\(24 downto 21)
    );
\add_ln28_reg_540_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[24]_i_1_n_1\,
      CO(3) => \add_ln28_reg_540_reg[28]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[28]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[28]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O14(27 downto 24),
      S(3 downto 0) => \^int_start_x_reg[31]_0\(28 downto 25)
    );
\add_ln28_reg_540_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[28]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln28_reg_540_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln28_reg_540_reg[31]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln28_reg_540_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => O14(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => \^int_start_x_reg[31]_0\(31 downto 29)
    );
\add_ln28_reg_540_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln28_reg_540_reg[4]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[4]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[4]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^int_start_x_reg[31]_0\(3 downto 2),
      DI(0) => '0',
      O(3 downto 0) => O14(3 downto 0),
      S(3) => \^int_start_x_reg[31]_0\(4),
      S(2) => \add_ln28_reg_540[4]_i_2_n_1\,
      S(1) => \add_ln28_reg_540[4]_i_3_n_1\,
      S(0) => \^int_start_x_reg[31]_0\(1)
    );
\add_ln28_reg_540_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_reg_540_reg[4]_i_1_n_1\,
      CO(3) => \add_ln28_reg_540_reg[8]_i_1_n_1\,
      CO(2) => \add_ln28_reg_540_reg[8]_i_1_n_2\,
      CO(1) => \add_ln28_reg_540_reg[8]_i_1_n_3\,
      CO(0) => \add_ln28_reg_540_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \^int_start_x_reg[31]_0\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \^int_start_x_reg[31]_0\(5),
      O(3 downto 0) => O14(7 downto 4),
      S(3) => \add_ln28_reg_540[8]_i_2_n_1\,
      S(2 downto 1) => \^int_start_x_reg[31]_0\(7 downto 6),
      S(0) => \add_ln28_reg_540[8]_i_3_n_1\
    );
\int_start_x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(0),
      O => or0_out(0)
    );
\int_start_x[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(10),
      O => or0_out(10)
    );
\int_start_x[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(11),
      O => or0_out(11)
    );
\int_start_x[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(12),
      O => or0_out(12)
    );
\int_start_x[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(13),
      O => or0_out(13)
    );
\int_start_x[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(14),
      O => or0_out(14)
    );
\int_start_x[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(15),
      O => or0_out(15)
    );
\int_start_x[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(16),
      O => or0_out(16)
    );
\int_start_x[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(17),
      O => or0_out(17)
    );
\int_start_x[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(18),
      O => or0_out(18)
    );
\int_start_x[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(19),
      O => or0_out(19)
    );
\int_start_x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(1),
      O => or0_out(1)
    );
\int_start_x[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(20),
      O => or0_out(20)
    );
\int_start_x[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(21),
      O => or0_out(21)
    );
\int_start_x[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(22),
      O => or0_out(22)
    );
\int_start_x[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_start_x_reg[31]_0\(23),
      O => or0_out(23)
    );
\int_start_x[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(24),
      O => or0_out(24)
    );
\int_start_x[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(25),
      O => or0_out(25)
    );
\int_start_x[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(26),
      O => or0_out(26)
    );
\int_start_x[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(27),
      O => or0_out(27)
    );
\int_start_x[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(28),
      O => or0_out(28)
    );
\int_start_x[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(29),
      O => or0_out(29)
    );
\int_start_x[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(2),
      O => or0_out(2)
    );
\int_start_x[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(30),
      O => or0_out(30)
    );
\int_start_x[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \w_hs__0\,
      I1 => \waddr_reg_n_1_[0]\,
      I2 => \waddr_reg_n_1_[3]\,
      I3 => \waddr_reg_n_1_[1]\,
      I4 => \waddr_reg_n_1_[2]\,
      I5 => \waddr_reg_n_1_[4]\,
      O => int_start_x
    );
\int_start_x[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_start_x_reg[31]_0\(31),
      O => or0_out(31)
    );
\int_start_x[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(3),
      O => or0_out(3)
    );
\int_start_x[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(4),
      O => or0_out(4)
    );
\int_start_x[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(5),
      O => or0_out(5)
    );
\int_start_x[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(6),
      O => or0_out(6)
    );
\int_start_x[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_start_x_reg[31]_0\(7),
      O => or0_out(7)
    );
\int_start_x[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(8),
      O => or0_out(8)
    );
\int_start_x[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_start_x_reg[31]_0\(9),
      O => or0_out(9)
    );
\int_start_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(0),
      Q => \^int_start_x_reg[31]_0\(0),
      R => '0'
    );
\int_start_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(10),
      Q => \^int_start_x_reg[31]_0\(10),
      R => '0'
    );
\int_start_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(11),
      Q => \^int_start_x_reg[31]_0\(11),
      R => '0'
    );
\int_start_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(12),
      Q => \^int_start_x_reg[31]_0\(12),
      R => '0'
    );
\int_start_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(13),
      Q => \^int_start_x_reg[31]_0\(13),
      R => '0'
    );
\int_start_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(14),
      Q => \^int_start_x_reg[31]_0\(14),
      R => '0'
    );
\int_start_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(15),
      Q => \^int_start_x_reg[31]_0\(15),
      R => '0'
    );
\int_start_x_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(16),
      Q => \^int_start_x_reg[31]_0\(16),
      R => '0'
    );
\int_start_x_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(17),
      Q => \^int_start_x_reg[31]_0\(17),
      R => '0'
    );
\int_start_x_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(18),
      Q => \^int_start_x_reg[31]_0\(18),
      R => '0'
    );
\int_start_x_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(19),
      Q => \^int_start_x_reg[31]_0\(19),
      R => '0'
    );
\int_start_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(1),
      Q => \^int_start_x_reg[31]_0\(1),
      R => '0'
    );
\int_start_x_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(20),
      Q => \^int_start_x_reg[31]_0\(20),
      R => '0'
    );
\int_start_x_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(21),
      Q => \^int_start_x_reg[31]_0\(21),
      R => '0'
    );
\int_start_x_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(22),
      Q => \^int_start_x_reg[31]_0\(22),
      R => '0'
    );
\int_start_x_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(23),
      Q => \^int_start_x_reg[31]_0\(23),
      R => '0'
    );
\int_start_x_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(24),
      Q => \^int_start_x_reg[31]_0\(24),
      R => '0'
    );
\int_start_x_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(25),
      Q => \^int_start_x_reg[31]_0\(25),
      R => '0'
    );
\int_start_x_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(26),
      Q => \^int_start_x_reg[31]_0\(26),
      R => '0'
    );
\int_start_x_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(27),
      Q => \^int_start_x_reg[31]_0\(27),
      R => '0'
    );
\int_start_x_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(28),
      Q => \^int_start_x_reg[31]_0\(28),
      R => '0'
    );
\int_start_x_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(29),
      Q => \^int_start_x_reg[31]_0\(29),
      R => '0'
    );
\int_start_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(2),
      Q => \^int_start_x_reg[31]_0\(2),
      R => '0'
    );
\int_start_x_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(30),
      Q => \^int_start_x_reg[31]_0\(30),
      R => '0'
    );
\int_start_x_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(31),
      Q => \^int_start_x_reg[31]_0\(31),
      R => '0'
    );
\int_start_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(3),
      Q => \^int_start_x_reg[31]_0\(3),
      R => '0'
    );
\int_start_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(4),
      Q => \^int_start_x_reg[31]_0\(4),
      R => '0'
    );
\int_start_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(5),
      Q => \^int_start_x_reg[31]_0\(5),
      R => '0'
    );
\int_start_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(6),
      Q => \^int_start_x_reg[31]_0\(6),
      R => '0'
    );
\int_start_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(7),
      Q => \^int_start_x_reg[31]_0\(7),
      R => '0'
    );
\int_start_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(8),
      Q => \^int_start_x_reg[31]_0\(8),
      R => '0'
    );
\int_start_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_x,
      D => or0_out(9),
      Q => \^int_start_x_reg[31]_0\(9),
      R => '0'
    );
\int_start_y[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(0),
      O => \or\(0)
    );
\int_start_y[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(10),
      O => \or\(10)
    );
\int_start_y[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(11),
      O => \or\(11)
    );
\int_start_y[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(12),
      O => \or\(12)
    );
\int_start_y[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(13),
      O => \or\(13)
    );
\int_start_y[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(14),
      O => \or\(14)
    );
\int_start_y[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(15),
      O => \or\(15)
    );
\int_start_y[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(16),
      O => \or\(16)
    );
\int_start_y[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(17),
      O => \or\(17)
    );
\int_start_y[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(18),
      O => \or\(18)
    );
\int_start_y[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(19),
      O => \or\(19)
    );
\int_start_y[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(1),
      O => \or\(1)
    );
\int_start_y[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(20),
      O => \or\(20)
    );
\int_start_y[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(21),
      O => \or\(21)
    );
\int_start_y[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(22),
      O => \or\(22)
    );
\int_start_y[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(23),
      O => \or\(23)
    );
\int_start_y[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(24),
      O => \or\(24)
    );
\int_start_y[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(25),
      O => \or\(25)
    );
\int_start_y[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(26),
      O => \or\(26)
    );
\int_start_y[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(27),
      O => \or\(27)
    );
\int_start_y[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(28),
      O => \or\(28)
    );
\int_start_y[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(29),
      O => \or\(29)
    );
\int_start_y[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(2),
      O => \or\(2)
    );
\int_start_y[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(30),
      O => \or\(30)
    );
\int_start_y[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \w_hs__0\,
      I1 => \waddr_reg_n_1_[0]\,
      I2 => \waddr_reg_n_1_[1]\,
      I3 => \waddr_reg_n_1_[3]\,
      I4 => \waddr_reg_n_1_[2]\,
      I5 => \waddr_reg_n_1_[4]\,
      O => int_start_y
    );
\int_start_y[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(31),
      O => \or\(31)
    );
\int_start_y[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \w_hs__0\
    );
\int_start_y[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(3),
      O => \or\(3)
    );
\int_start_y[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(4),
      O => \or\(4)
    );
\int_start_y[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(5),
      O => \or\(5)
    );
\int_start_y[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(6),
      O => \or\(6)
    );
\int_start_y[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(7),
      O => \or\(7)
    );
\int_start_y[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(8),
      O => \or\(8)
    );
\int_start_y[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(9),
      O => \or\(9)
    );
\int_start_y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(0),
      Q => \^q\(0),
      R => '0'
    );
\int_start_y_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(10),
      Q => \^q\(10),
      R => '0'
    );
\int_start_y_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(11),
      Q => \^q\(11),
      R => '0'
    );
\int_start_y_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(12),
      Q => \^q\(12),
      R => '0'
    );
\int_start_y_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(13),
      Q => \^q\(13),
      R => '0'
    );
\int_start_y_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(14),
      Q => \^q\(14),
      R => '0'
    );
\int_start_y_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(15),
      Q => \^q\(15),
      R => '0'
    );
\int_start_y_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(16),
      Q => \^q\(16),
      R => '0'
    );
\int_start_y_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(17),
      Q => \^q\(17),
      R => '0'
    );
\int_start_y_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(18),
      Q => \^q\(18),
      R => '0'
    );
\int_start_y_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(19),
      Q => \^q\(19),
      R => '0'
    );
\int_start_y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(1),
      Q => \^q\(1),
      R => '0'
    );
\int_start_y_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(20),
      Q => \^q\(20),
      R => '0'
    );
\int_start_y_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(21),
      Q => \^q\(21),
      R => '0'
    );
\int_start_y_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(22),
      Q => \^q\(22),
      R => '0'
    );
\int_start_y_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(23),
      Q => \^q\(23),
      R => '0'
    );
\int_start_y_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(24),
      Q => \^q\(24),
      R => '0'
    );
\int_start_y_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(25),
      Q => \^q\(25),
      R => '0'
    );
\int_start_y_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(26),
      Q => \^q\(26),
      R => '0'
    );
\int_start_y_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(27),
      Q => \^q\(27),
      R => '0'
    );
\int_start_y_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(28),
      Q => \^q\(28),
      R => '0'
    );
\int_start_y_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(29),
      Q => \^q\(29),
      R => '0'
    );
\int_start_y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(2),
      Q => \^q\(2),
      R => '0'
    );
\int_start_y_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(30),
      Q => \^q\(30),
      R => '0'
    );
\int_start_y_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(31),
      Q => \^q\(31),
      R => '0'
    );
\int_start_y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(3),
      Q => \^q\(3),
      R => '0'
    );
\int_start_y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(4),
      Q => \^q\(4),
      R => '0'
    );
\int_start_y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(5),
      Q => \^q\(5),
      R => '0'
    );
\int_start_y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(6),
      Q => \^q\(6),
      R => '0'
    );
\int_start_y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(7),
      Q => \^q\(7),
      R => '0'
    );
\int_start_y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(8),
      Q => \^q\(8),
      R => '0'
    );
\int_start_y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_start_y,
      D => \or\(9),
      Q => \^q\(9),
      R => '0'
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[0]_i_1_n_1\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(10),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(10),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[10]_i_1_n_1\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(11),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(11),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[11]_i_1_n_1\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(12),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(12),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[12]_i_1_n_1\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(13),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(13),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[13]_i_1_n_1\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(14),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(14),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[14]_i_1_n_1\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(15),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(15),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[15]_i_1_n_1\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(16),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(16),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[16]_i_1_n_1\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(17),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(17),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[17]_i_1_n_1\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(18),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(18),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[18]_i_1_n_1\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(19),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(19),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[19]_i_1_n_1\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(1),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(1),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[1]_i_1_n_1\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(20),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(20),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[20]_i_1_n_1\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(21),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(21),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[21]_i_1_n_1\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(22),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(22),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[22]_i_1_n_1\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(23),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(23),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[23]_i_1_n_1\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(24),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(24),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[24]_i_1_n_1\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(25),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(25),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[25]_i_1_n_1\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(26),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(26),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[26]_i_1_n_1\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(27),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(27),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[27]_i_1_n_1\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(28),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(28),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[28]_i_1_n_1\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(29),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(29),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[29]_i_1_n_1\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(2),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[2]_i_1_n_1\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(30),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(30),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[30]_i_1_n_1\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata_data[31]_i_1_n_1\
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => rdata_data
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(31),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(31),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[31]_i_3_n_1\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(3),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(3),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[3]_i_1_n_1\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(4),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[4]_i_1_n_1\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(5),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(5),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[5]_i_1_n_1\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(6),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(6),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[6]_i_1_n_1\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(7),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(7),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[7]_i_1_n_1\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(8),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(8),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[8]_i_1_n_1\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^int_start_x_reg[31]_0\(9),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(9),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[9]_i_1_n_1\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[0]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[10]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(10),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[11]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(11),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[12]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(12),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[13]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(13),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[14]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(14),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[15]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(15),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[16]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(16),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[17]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(17),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[18]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(18),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[19]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(19),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[1]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[20]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(20),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[21]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(21),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[22]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(22),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[23]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(23),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[24]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(24),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[25]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(25),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[26]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(26),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[27]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(27),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[28]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(28),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[29]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(29),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[2]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[30]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(30),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[31]_i_3_n_1\,
      Q => s_axi_AXILiteS_RDATA(31),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[3]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[4]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[5]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[6]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[7]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[8]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata_data[31]_i_1_n_1\
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata_data,
      D => \rdata_data[9]_i_1_n_1\,
      Q => s_axi_AXILiteS_RDATA(9),
      R => \rdata_data[31]_i_1_n_1\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_1_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_1_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_1_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_1_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_1_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TVALID : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \ireg_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \ireg_reg[24]_i_5_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    indvar_flatten_reg_187_reg : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \ireg[24]_i_10_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_11_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_12_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_13_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_15_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_16_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_17_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_18_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_20_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_21_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_22_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_23_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_25_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_26_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_27_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_28_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_29_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_30_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_31_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_32_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[24]_i_8_n_1\ : STD_LOGIC;
  signal \ireg_reg[24]_i_14_n_1\ : STD_LOGIC;
  signal \ireg_reg[24]_i_14_n_2\ : STD_LOGIC;
  signal \ireg_reg[24]_i_14_n_3\ : STD_LOGIC;
  signal \ireg_reg[24]_i_14_n_4\ : STD_LOGIC;
  signal \ireg_reg[24]_i_19_n_1\ : STD_LOGIC;
  signal \ireg_reg[24]_i_19_n_2\ : STD_LOGIC;
  signal \ireg_reg[24]_i_19_n_3\ : STD_LOGIC;
  signal \ireg_reg[24]_i_19_n_4\ : STD_LOGIC;
  signal \ireg_reg[24]_i_24_n_1\ : STD_LOGIC;
  signal \ireg_reg[24]_i_24_n_2\ : STD_LOGIC;
  signal \ireg_reg[24]_i_24_n_3\ : STD_LOGIC;
  signal \ireg_reg[24]_i_24_n_4\ : STD_LOGIC;
  signal \ireg_reg[24]_i_5_n_4\ : STD_LOGIC;
  signal \ireg_reg[24]_i_6_n_1\ : STD_LOGIC;
  signal \ireg_reg[24]_i_6_n_2\ : STD_LOGIC;
  signal \ireg_reg[24]_i_6_n_3\ : STD_LOGIC;
  signal \ireg_reg[24]_i_6_n_4\ : STD_LOGIC;
  signal \ireg_reg[24]_i_9_n_1\ : STD_LOGIC;
  signal \ireg_reg[24]_i_9_n_2\ : STD_LOGIC;
  signal \ireg_reg[24]_i_9_n_3\ : STD_LOGIC;
  signal \ireg_reg[24]_i_9_n_4\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_ireg_reg[24]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ireg_reg[24]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ireg_reg[24]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ireg_reg[24]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[24]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ireg_reg[24]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ireg_reg[24]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata_int[10]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata_int[11]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata_int[12]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata_int[13]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata_int[14]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata_int[15]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata_int[16]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata_int[17]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata_int[18]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata_int[19]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata_int[20]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata_int[21]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata_int[22]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata_int[23]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata_int[24]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata_int[2]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata_int[3]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata_int[4]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata_int[5]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata_int[6]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata_int[7]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata_int[8]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata_int[9]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of s_axis_video_TREADY_INST_0 : label is "soft_lutpair59";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
\ireg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[0]_0\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^co\(0),
      I4 => \ireg_reg[0]_1\(0),
      I5 => ap_rst_n,
      O => \ireg[24]_i_1_n_1\
    );
\ireg[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(58),
      I1 => indvar_flatten_reg_187_reg(58),
      I2 => \ireg_reg[24]_i_5_0\(59),
      I3 => indvar_flatten_reg_187_reg(59),
      I4 => indvar_flatten_reg_187_reg(57),
      I5 => \ireg_reg[24]_i_5_0\(57),
      O => \ireg[24]_i_10_n_1\
    );
\ireg[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(55),
      I1 => indvar_flatten_reg_187_reg(55),
      I2 => \ireg_reg[24]_i_5_0\(56),
      I3 => indvar_flatten_reg_187_reg(56),
      I4 => indvar_flatten_reg_187_reg(54),
      I5 => \ireg_reg[24]_i_5_0\(54),
      O => \ireg[24]_i_11_n_1\
    );
\ireg[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(52),
      I1 => indvar_flatten_reg_187_reg(52),
      I2 => \ireg_reg[24]_i_5_0\(53),
      I3 => indvar_flatten_reg_187_reg(53),
      I4 => indvar_flatten_reg_187_reg(51),
      I5 => \ireg_reg[24]_i_5_0\(51),
      O => \ireg[24]_i_12_n_1\
    );
\ireg[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(49),
      I1 => indvar_flatten_reg_187_reg(49),
      I2 => \ireg_reg[24]_i_5_0\(50),
      I3 => indvar_flatten_reg_187_reg(50),
      I4 => indvar_flatten_reg_187_reg(48),
      I5 => \ireg_reg[24]_i_5_0\(48),
      O => \ireg[24]_i_13_n_1\
    );
\ireg[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(46),
      I1 => indvar_flatten_reg_187_reg(46),
      I2 => \ireg_reg[24]_i_5_0\(47),
      I3 => indvar_flatten_reg_187_reg(47),
      I4 => indvar_flatten_reg_187_reg(45),
      I5 => \ireg_reg[24]_i_5_0\(45),
      O => \ireg[24]_i_15_n_1\
    );
\ireg[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(43),
      I1 => indvar_flatten_reg_187_reg(43),
      I2 => \ireg_reg[24]_i_5_0\(44),
      I3 => indvar_flatten_reg_187_reg(44),
      I4 => indvar_flatten_reg_187_reg(42),
      I5 => \ireg_reg[24]_i_5_0\(42),
      O => \ireg[24]_i_16_n_1\
    );
\ireg[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(40),
      I1 => indvar_flatten_reg_187_reg(40),
      I2 => \ireg_reg[24]_i_5_0\(41),
      I3 => indvar_flatten_reg_187_reg(41),
      I4 => indvar_flatten_reg_187_reg(39),
      I5 => \ireg_reg[24]_i_5_0\(39),
      O => \ireg[24]_i_17_n_1\
    );
\ireg[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(37),
      I1 => indvar_flatten_reg_187_reg(37),
      I2 => \ireg_reg[24]_i_5_0\(38),
      I3 => indvar_flatten_reg_187_reg(38),
      I4 => indvar_flatten_reg_187_reg(36),
      I5 => \ireg_reg[24]_i_5_0\(36),
      O => \ireg[24]_i_18_n_1\
    );
\ireg[24]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(34),
      I1 => indvar_flatten_reg_187_reg(34),
      I2 => \ireg_reg[24]_i_5_0\(35),
      I3 => indvar_flatten_reg_187_reg(35),
      I4 => indvar_flatten_reg_187_reg(33),
      I5 => \ireg_reg[24]_i_5_0\(33),
      O => \ireg[24]_i_20_n_1\
    );
\ireg[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(31),
      I1 => indvar_flatten_reg_187_reg(31),
      I2 => \ireg_reg[24]_i_5_0\(32),
      I3 => indvar_flatten_reg_187_reg(32),
      I4 => indvar_flatten_reg_187_reg(30),
      I5 => \ireg_reg[24]_i_5_0\(30),
      O => \ireg[24]_i_21_n_1\
    );
\ireg[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(28),
      I1 => indvar_flatten_reg_187_reg(28),
      I2 => \ireg_reg[24]_i_5_0\(29),
      I3 => indvar_flatten_reg_187_reg(29),
      I4 => indvar_flatten_reg_187_reg(27),
      I5 => \ireg_reg[24]_i_5_0\(27),
      O => \ireg[24]_i_22_n_1\
    );
\ireg[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(25),
      I1 => indvar_flatten_reg_187_reg(25),
      I2 => \ireg_reg[24]_i_5_0\(26),
      I3 => indvar_flatten_reg_187_reg(26),
      I4 => indvar_flatten_reg_187_reg(24),
      I5 => \ireg_reg[24]_i_5_0\(24),
      O => \ireg[24]_i_23_n_1\
    );
\ireg[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(22),
      I1 => indvar_flatten_reg_187_reg(22),
      I2 => \ireg_reg[24]_i_5_0\(23),
      I3 => indvar_flatten_reg_187_reg(23),
      I4 => indvar_flatten_reg_187_reg(21),
      I5 => \ireg_reg[24]_i_5_0\(21),
      O => \ireg[24]_i_25_n_1\
    );
\ireg[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(19),
      I1 => indvar_flatten_reg_187_reg(19),
      I2 => \ireg_reg[24]_i_5_0\(20),
      I3 => indvar_flatten_reg_187_reg(20),
      I4 => indvar_flatten_reg_187_reg(18),
      I5 => \ireg_reg[24]_i_5_0\(18),
      O => \ireg[24]_i_26_n_1\
    );
\ireg[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(16),
      I1 => indvar_flatten_reg_187_reg(16),
      I2 => \ireg_reg[24]_i_5_0\(17),
      I3 => indvar_flatten_reg_187_reg(17),
      I4 => indvar_flatten_reg_187_reg(15),
      I5 => \ireg_reg[24]_i_5_0\(15),
      O => \ireg[24]_i_27_n_1\
    );
\ireg[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(13),
      I1 => indvar_flatten_reg_187_reg(13),
      I2 => \ireg_reg[24]_i_5_0\(14),
      I3 => indvar_flatten_reg_187_reg(14),
      I4 => indvar_flatten_reg_187_reg(12),
      I5 => \ireg_reg[24]_i_5_0\(12),
      O => \ireg[24]_i_28_n_1\
    );
\ireg[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(10),
      I1 => indvar_flatten_reg_187_reg(10),
      I2 => \ireg_reg[24]_i_5_0\(11),
      I3 => indvar_flatten_reg_187_reg(11),
      I4 => indvar_flatten_reg_187_reg(9),
      I5 => \ireg_reg[24]_i_5_0\(9),
      O => \ireg[24]_i_29_n_1\
    );
\ireg[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(7),
      I1 => indvar_flatten_reg_187_reg(7),
      I2 => \ireg_reg[24]_i_5_0\(8),
      I3 => indvar_flatten_reg_187_reg(8),
      I4 => indvar_flatten_reg_187_reg(6),
      I5 => \ireg_reg[24]_i_5_0\(6),
      O => \ireg[24]_i_30_n_1\
    );
\ireg[24]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(4),
      I1 => indvar_flatten_reg_187_reg(4),
      I2 => \ireg_reg[24]_i_5_0\(5),
      I3 => indvar_flatten_reg_187_reg(5),
      I4 => indvar_flatten_reg_187_reg(3),
      I5 => \ireg_reg[24]_i_5_0\(3),
      O => \ireg[24]_i_31_n_1\
    );
\ireg[24]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(0),
      I1 => indvar_flatten_reg_187_reg(0),
      I2 => \ireg_reg[24]_i_5_0\(1),
      I3 => indvar_flatten_reg_187_reg(1),
      I4 => indvar_flatten_reg_187_reg(2),
      I5 => \ireg_reg[24]_i_5_0\(2),
      O => \ireg[24]_i_32_n_1\
    );
\ireg[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ireg_reg[0]_2\(0),
      I1 => ap_enable_reg_pp0_iter0,
      O => \^ap_cs_fsm_reg[1]\
    );
\ireg[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(63),
      I1 => indvar_flatten_reg_187_reg(63),
      O => \ireg[24]_i_7_n_1\
    );
\ireg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ireg_reg[24]_i_5_0\(61),
      I1 => indvar_flatten_reg_187_reg(61),
      I2 => \ireg_reg[24]_i_5_0\(62),
      I3 => indvar_flatten_reg_187_reg(62),
      I4 => indvar_flatten_reg_187_reg(60),
      I5 => \ireg_reg[24]_i_5_0\(60),
      O => \ireg[24]_i_8_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \^q\(0),
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[24]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[24]_i_19_n_1\,
      CO(3) => \ireg_reg[24]_i_14_n_1\,
      CO(2) => \ireg_reg[24]_i_14_n_2\,
      CO(1) => \ireg_reg[24]_i_14_n_3\,
      CO(0) => \ireg_reg[24]_i_14_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ireg_reg[24]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \ireg[24]_i_20_n_1\,
      S(2) => \ireg[24]_i_21_n_1\,
      S(1) => \ireg[24]_i_22_n_1\,
      S(0) => \ireg[24]_i_23_n_1\
    );
\ireg_reg[24]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[24]_i_24_n_1\,
      CO(3) => \ireg_reg[24]_i_19_n_1\,
      CO(2) => \ireg_reg[24]_i_19_n_2\,
      CO(1) => \ireg_reg[24]_i_19_n_3\,
      CO(0) => \ireg_reg[24]_i_19_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ireg_reg[24]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \ireg[24]_i_25_n_1\,
      S(2) => \ireg[24]_i_26_n_1\,
      S(1) => \ireg[24]_i_27_n_1\,
      S(0) => \ireg[24]_i_28_n_1\
    );
\ireg_reg[24]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[24]_i_24_n_1\,
      CO(2) => \ireg_reg[24]_i_24_n_2\,
      CO(1) => \ireg_reg[24]_i_24_n_3\,
      CO(0) => \ireg_reg[24]_i_24_n_4\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ireg_reg[24]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \ireg[24]_i_29_n_1\,
      S(2) => \ireg[24]_i_30_n_1\,
      S(1) => \ireg[24]_i_31_n_1\,
      S(0) => \ireg[24]_i_32_n_1\
    );
\ireg_reg[24]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[24]_i_6_n_1\,
      CO(3 downto 2) => \NLW_ireg_reg[24]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \ireg_reg[24]_i_5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ireg_reg[24]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ireg[24]_i_7_n_1\,
      S(0) => \ireg[24]_i_8_n_1\
    );
\ireg_reg[24]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[24]_i_9_n_1\,
      CO(3) => \ireg_reg[24]_i_6_n_1\,
      CO(2) => \ireg_reg[24]_i_6_n_2\,
      CO(1) => \ireg_reg[24]_i_6_n_3\,
      CO(0) => \ireg_reg[24]_i_6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ireg_reg[24]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \ireg[24]_i_10_n_1\,
      S(2) => \ireg[24]_i_11_n_1\,
      S(1) => \ireg[24]_i_12_n_1\,
      S(0) => \ireg[24]_i_13_n_1\
    );
\ireg_reg[24]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[24]_i_14_n_1\,
      CO(3) => \ireg_reg[24]_i_9_n_1\,
      CO(2) => \ireg_reg[24]_i_9_n_2\,
      CO(1) => \ireg_reg[24]_i_9_n_3\,
      CO(0) => \ireg_reg[24]_i_9_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ireg_reg[24]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \ireg[24]_i_15_n_1\,
      S(2) => \ireg[24]_i_16_n_1\,
      S(1) => \ireg[24]_i_17_n_1\,
      S(0) => \ireg[24]_i_18_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => \ireg[24]_i_1_n_1\
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => \ireg[24]_i_1_n_1\
    );
\odata_int[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => s_axis_video_TVALID(0)
    );
\odata_int[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \^q\(0),
      I2 => D(10),
      O => s_axis_video_TVALID(10)
    );
\odata_int[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \^q\(0),
      I2 => D(11),
      O => s_axis_video_TVALID(11)
    );
\odata_int[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \^q\(0),
      I2 => D(12),
      O => s_axis_video_TVALID(12)
    );
\odata_int[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \^q\(0),
      I2 => D(13),
      O => s_axis_video_TVALID(13)
    );
\odata_int[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \^q\(0),
      I2 => D(14),
      O => s_axis_video_TVALID(14)
    );
\odata_int[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \^q\(0),
      I2 => D(15),
      O => s_axis_video_TVALID(15)
    );
\odata_int[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \^q\(0),
      I2 => D(16),
      O => s_axis_video_TVALID(16)
    );
\odata_int[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \^q\(0),
      I2 => D(17),
      O => s_axis_video_TVALID(17)
    );
\odata_int[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \^q\(0),
      I2 => D(18),
      O => s_axis_video_TVALID(18)
    );
\odata_int[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \^q\(0),
      I2 => D(19),
      O => s_axis_video_TVALID(19)
    );
\odata_int[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => s_axis_video_TVALID(1)
    );
\odata_int[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \^q\(0),
      I2 => D(20),
      O => s_axis_video_TVALID(20)
    );
\odata_int[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \^q\(0),
      I2 => D(21),
      O => s_axis_video_TVALID(21)
    );
\odata_int[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \^q\(0),
      I2 => D(22),
      O => s_axis_video_TVALID(22)
    );
\odata_int[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \^q\(0),
      I2 => D(23),
      O => s_axis_video_TVALID(23)
    );
\odata_int[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(24),
      I1 => \^q\(0),
      O => s_axis_video_TVALID(24)
    );
\odata_int[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => s_axis_video_TVALID(2)
    );
\odata_int[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => s_axis_video_TVALID(3)
    );
\odata_int[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \^q\(0),
      I2 => D(4),
      O => s_axis_video_TVALID(4)
    );
\odata_int[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \^q\(0),
      I2 => D(5),
      O => s_axis_video_TVALID(5)
    );
\odata_int[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \^q\(0),
      I2 => D(6),
      O => s_axis_video_TVALID(6)
    );
\odata_int[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \^q\(0),
      I2 => D(7),
      O => s_axis_video_TVALID(7)
    );
\odata_int[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \^q\(0),
      I2 => D(8),
      O => s_axis_video_TVALID(8)
    );
\odata_int[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \^q\(0),
      I2 => D(9),
      O => s_axis_video_TVALID(9)
    );
s_axis_video_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(24),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => s_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_31 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln28_reg_540_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_x_read_reg_530_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_0_reg_220_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[24]\ : out STD_LOGIC;
    \icmp_ln20_reg_561_reg[0]\ : out STD_LOGIC;
    j_0_reg_220 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    pixel_1_reg_209 : out STD_LOGIC;
    pixel_1_reg_209_reg_rep_0_0_i_46_0 : out STD_LOGIC;
    \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[24]_1\ : out STD_LOGIC;
    \ireg_reg[24]_2\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \pixel_1_reg_209_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln20_reg_561_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \pixel_1_reg_209_reg[14]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \pixel_1_reg_209_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pixel_1_reg_209_reg_rep_0_23 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \j_0_reg_220_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \odata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln20_reg_561_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : in STD_LOGIC;
    icmp_ln20_reg_561 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ireg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ireg_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    icmp_ln29_reg_615 : in STD_LOGIC;
    and_ln28_reg_610 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    hsize_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \j_0_reg_220_reg[30]_i_24_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_6\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_6\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_7\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_6\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_7\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_6\ : in STD_LOGIC;
    pixel_1_reg_209_reg_rep_0_0_i_18_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    add_ln28_reg_540 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start_y_read_reg_524 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pixel_1_reg_209_reg_rep_0_0_i_45_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \odata_int_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    \ireg_reg[24]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[24]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_31 : entity is "xil_defaultlib_ibuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_31 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^add_ln28_reg_540_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln20_reg_561_reg[0]\ : STD_LOGIC;
  signal icmp_ln28_1_fu_322_p2 : STD_LOGIC;
  signal icmp_ln28_3_fu_357_p2 : STD_LOGIC;
  signal icmp_ln28_4_fu_370_p2 : STD_LOGIC;
  signal icmp_ln28_fu_317_p2 : STD_LOGIC;
  signal \ireg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \^ireg_reg[24]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ireg_reg[24]_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_10_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_11_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_12_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_13_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_14_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_16_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_17_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_18_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_19_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_20_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_21_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_22_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_23_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_25_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_26_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_27_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_28_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_29_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_30_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_31_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_32_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_33_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_34_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_35_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_36_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_37_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_38_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_39_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_40_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_7_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_8_n_1\ : STD_LOGIC;
  signal \j_0_reg_220[30]_i_9_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_15_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_15_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_15_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_15_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_24_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_24_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_24_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_24_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_4_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_4_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_4_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_6_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_6_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_6_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_6_n_4\ : STD_LOGIC;
  signal \odata_int[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \odata_int[10]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[11]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[12]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[13]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[14]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[15]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[16]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[17]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[18]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[19]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[20]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[21]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[22]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[23]_i_4_n_1\ : STD_LOGIC;
  signal \odata_int[2]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[3]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[4]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[5]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[6]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[7]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[8]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[9]_i_2_n_1\ : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_100_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_101_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_101_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_101_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_101_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_102_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_103_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_104_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_105_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_106_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_107_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_108_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_109_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_110_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_110_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_110_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_110_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_111_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_112_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_113_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_114_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_115_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_116_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_117_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_118_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_119_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_119_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_119_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_119_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_120_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_121_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_122_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_123_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_124_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_125_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_126_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_127_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_128_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_129_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_129_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_129_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_129_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_130_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_130_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_130_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_130_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_131_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_131_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_131_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_131_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_132_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_133_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_134_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_135_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_136_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_137_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_138_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_139_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_140_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_140_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_140_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_140_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_141_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_142_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_143_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_144_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_145_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_146_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_147_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_148_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_149_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_149_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_149_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_149_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_150_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_151_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_152_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_153_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_154_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_155_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_156_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_157_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_158_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_159_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_160_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_161_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_162_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_163_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_164_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_165_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_166_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_167_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_168_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_169_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_170_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_171_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_172_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_173_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_174_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_174_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_174_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_174_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_175_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_176_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_177_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_178_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_179_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_180_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_181_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_182_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_183_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_183_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_183_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_183_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_184_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_184_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_184_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_184_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_185_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_185_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_185_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_185_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_186_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_187_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_188_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_189_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_18_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_18_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_18_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_190_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_191_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_192_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_193_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_194_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_194_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_194_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_194_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_195_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_196_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_197_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_198_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_199_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_19_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_19_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_19_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_200_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_201_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_202_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_203_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_203_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_203_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_203_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_204_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_205_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_206_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_207_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_208_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_209_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_210_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_211_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_212_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_213_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_214_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_215_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_216_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_217_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_218_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_219_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_21_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_220_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_220_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_220_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_220_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_221_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_221_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_221_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_221_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_222_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_223_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_224_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_225_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_226_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_227_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_228_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_229_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_22_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_22_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_22_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_22_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_230_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_231_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_232_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_233_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_234_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_235_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_236_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_237_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_238_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_239_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_23_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_23_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_23_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_23_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_240_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_241_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_242_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_243_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_244_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_245_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_246_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_246_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_246_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_246_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_24_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_24_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_24_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_24_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_25_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_25_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_25_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_25_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_26_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_27_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_28_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_29_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_30_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_31_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_32_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_33_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_34_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_34_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_34_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_34_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_35_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_36_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_37_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_38_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_39_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_40_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_41_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_42_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_43_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_43_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_43_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_44_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_44_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_44_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_45_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_45_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_45_n_4 : STD_LOGIC;
  signal \^pixel_1_reg_209_reg_rep_0_0_i_46_0\ : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_46_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_46_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_46_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_47_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_47_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_47_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_47_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_48_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_49_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_50_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_51_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_52_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_53_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_54_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_55_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_56_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_56_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_56_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_56_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_57_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_58_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_59_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_60_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_61_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_62_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_63_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_64_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_65_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_65_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_65_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_65_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_66_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_67_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_68_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_69_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_70_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_71_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_72_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_73_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_74_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_74_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_74_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_74_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_75_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_76_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_77_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_78_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_79_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_80_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_81_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_82_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_83_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_83_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_83_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_83_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_84_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_85_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_86_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_87_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_88_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_89_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_90_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_91_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_92_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_92_n_2 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_92_n_3 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_92_n_4 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_93_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_94_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_95_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_96_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_97_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_98_n_1 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_i_99_n_1 : STD_LOGIC;
  signal pixel_fu_478_p2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \^start_x_read_reg_530_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln20_fu_353_p1 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \NLW_j_0_reg_220_reg[30]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_0_reg_220_reg[30]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_0_reg_220_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_0_reg_220_reg[30]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_101_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_110_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_119_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_128_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_128_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_131_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_140_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_149_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_174_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_185_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_194_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_203_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_21_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_34_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_45_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_56_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_65_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_74_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_83_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_i_92_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_0_reg_198[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ireg[24]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \j_0_reg_220[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \j_0_reg_220[30]_i_1\ : label is "soft_lutpair37";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \j_0_reg_220_reg[30]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_0_reg_220_reg[30]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_0_reg_220_reg[30]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_0_reg_220_reg[30]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \odata_int[24]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata_int[3]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pixel_1_reg_209[0]_i_1\ : label is "soft_lutpair36";
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_101 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_110 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_119 : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_128 : label is 35;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_129 : label is 35;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_130 : label is 35;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_131 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_140 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_149 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_174 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_18 : label is 11;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_183 : label is 35;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_184 : label is 35;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_185 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_19 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_194 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_203 : label is 11;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_220 : label is 35;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_221 : label is 35;
  attribute ADDER_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_246 : label is 35;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_25 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_34 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_43 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_44 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_45 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_46 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_47 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_56 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_65 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_74 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_83 : label is 11;
  attribute COMPARATOR_THRESHOLD of pixel_1_reg_209_reg_rep_0_0_i_92 : label is 11;
begin
  CO(0) <= \^co\(0);
  \add_ln28_reg_540_reg[31]\(0) <= \^add_ln28_reg_540_reg[31]\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\ <= \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\;
  \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\;
  \icmp_ln20_reg_561_reg[0]\ <= \^icmp_ln20_reg_561_reg[0]\;
  \ireg_reg[24]_0\(0) <= \^ireg_reg[24]_0\(0);
  \ireg_reg[24]_1\ <= \^ireg_reg[24]_1\;
  pixel_1_reg_209_reg_rep_0_0_i_46_0 <= \^pixel_1_reg_209_reg_rep_0_0_i_46_0\;
  \start_x_read_reg_530_reg[31]\(0) <= \^start_x_read_reg_530_reg[31]\(0);
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22232222"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_1\,
      I1 => Q(2),
      I2 => \odata_int_reg[0]\(0),
      I3 => \odata_int_reg[0]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ap_CS_fsm[1]_i_2_n_1\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0007"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \odata_int_reg[0]\(0),
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[1]_5\,
      I4 => Q(0),
      O => \ap_CS_fsm[1]_i_2_n_1\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_1\,
      I1 => \ap_CS_fsm[2]_i_3_n_1\,
      I2 => Q(0),
      I3 => \odata_int_reg[0]\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0B0FFB0"
    )
        port map (
      I0 => icmp_ln20_reg_561_pp0_iter1_reg,
      I1 => \^ireg_reg[24]_1\,
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => \ap_CS_fsm_reg[2]_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \^ireg_reg[24]_0\(0),
      I2 => ap_rst_n,
      I3 => icmp_ln20_reg_561_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[1]_5\,
      O => \ap_CS_fsm[2]_i_3_n_1\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8A8A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      I4 => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\,
      I5 => \odata_int_reg[0]\(0),
      O => ap_rst_n_0
    );
\i_0_reg_198[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \^co\(0),
      O => sel
    );
\icmp_ln20_reg_561[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77F788880000"
    )
        port map (
      I0 => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \odata_int_reg[0]_0\(0),
      I4 => \odata_int_reg[0]\(0),
      I5 => icmp_ln20_reg_561,
      O => \ap_CS_fsm_reg[1]_2\
    );
\icmp_ln20_reg_561_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => icmp_ln20_reg_561,
      I1 => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\,
      I2 => Q(1),
      I3 => \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_1\,
      I4 => icmp_ln20_reg_561_pp0_iter1_reg,
      O => \icmp_ln20_reg_561_reg[0]_0\
    );
\indvar_flatten_reg_187[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\,
      I1 => \odata_int_reg[0]\(0),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \odata_int_reg[0]_0\(0),
      I5 => Q(0),
      O => \^ap_cs_fsm_reg[1]\
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(0),
      I2 => \ireg_reg[23]_0\(0),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(0),
      O => data_in(0)
    );
\ireg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(10),
      I2 => \ireg_reg[23]_0\(10),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(10),
      O => data_in(10)
    );
\ireg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(11),
      I2 => \ireg_reg[23]_0\(11),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(11),
      O => data_in(11)
    );
\ireg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(12),
      I2 => \ireg_reg[23]_0\(12),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(12),
      O => data_in(12)
    );
\ireg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(13),
      I2 => \ireg_reg[23]_0\(13),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(13),
      O => data_in(13)
    );
\ireg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(14),
      I2 => \ireg_reg[23]_0\(14),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(14),
      O => data_in(14)
    );
\ireg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(15),
      I2 => \ireg_reg[23]_0\(15),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(15),
      O => data_in(15)
    );
\ireg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(16),
      I2 => \ireg_reg[23]_0\(16),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(16),
      O => data_in(16)
    );
\ireg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(17),
      I2 => \ireg_reg[23]_0\(17),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(17),
      O => data_in(17)
    );
\ireg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(18),
      I2 => \ireg_reg[23]_0\(18),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(18),
      O => data_in(18)
    );
\ireg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(19),
      I2 => \ireg_reg[23]_0\(19),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(19),
      O => data_in(19)
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(1),
      I2 => \ireg_reg[23]_0\(1),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(1),
      O => data_in(1)
    );
\ireg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(20),
      I2 => \ireg_reg[23]_0\(20),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(20),
      O => data_in(20)
    );
\ireg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(21),
      I2 => \ireg_reg[23]_0\(21),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(21),
      O => data_in(21)
    );
\ireg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(22),
      I2 => \ireg_reg[23]_0\(22),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(22),
      O => data_in(22)
    );
\ireg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(23),
      I2 => \ireg_reg[23]_0\(23),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(23),
      O => data_in(23)
    );
\ireg[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => m_axis_video_TREADY,
      I2 => \ireg_reg[0]_0\(0),
      I3 => ap_rst_n,
      O => \ireg[24]_i_1__0_n_1\
    );
\ireg[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBFFFF"
    )
        port map (
      I0 => icmp_ln20_reg_561_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg[1]_5\,
      I2 => icmp_ln20_reg_561,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \^ireg_reg[24]_0\(0),
      O => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\
    );
\ireg[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => ap_rst_n,
      O => \^ireg_reg[24]_1\
    );
\ireg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(2),
      I2 => \ireg_reg[23]_0\(2),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(2),
      O => data_in(2)
    );
\ireg[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(3),
      I2 => \ireg_reg[23]_0\(3),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(3),
      O => data_in(3)
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(4),
      I2 => \ireg_reg[23]_0\(4),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(4),
      O => data_in(4)
    );
\ireg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(5),
      I2 => \ireg_reg[23]_0\(5),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(5),
      O => data_in(5)
    );
\ireg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(6),
      I2 => \ireg_reg[23]_0\(6),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(6),
      O => data_in(6)
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(7),
      I2 => \ireg_reg[23]_0\(7),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(7),
      O => data_in(7)
    );
\ireg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(8),
      I2 => \ireg_reg[23]_0\(8),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(8),
      O => data_in(8)
    );
\ireg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => icmp_ln29_reg_615,
      I1 => \ireg_reg[23]_1\(9),
      I2 => \ireg_reg[23]_0\(9),
      I3 => and_ln28_reg_610,
      I4 => \odata_int_reg[23]\(9),
      O => data_in(9)
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(10),
      Q => \ireg_reg_n_1_[10]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(11),
      Q => \ireg_reg_n_1_[11]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(12),
      Q => \ireg_reg_n_1_[12]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(13),
      Q => \ireg_reg_n_1_[13]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(14),
      Q => \ireg_reg_n_1_[14]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(15),
      Q => \ireg_reg_n_1_[15]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(16),
      Q => \ireg_reg_n_1_[16]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(17),
      Q => \ireg_reg_n_1_[17]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(18),
      Q => \ireg_reg_n_1_[18]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(19),
      Q => \ireg_reg_n_1_[19]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(20),
      Q => \ireg_reg_n_1_[20]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(21),
      Q => \ireg_reg_n_1_[21]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(22),
      Q => \ireg_reg_n_1_[22]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(23),
      Q => \ireg_reg_n_1_[23]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => \ireg_reg[24]_4\(0),
      Q => \^ireg_reg[24]_0\(0),
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(3),
      Q => \ireg_reg_n_1_[3]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(4),
      Q => \ireg_reg_n_1_[4]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(5),
      Q => \ireg_reg_n_1_[5]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(6),
      Q => \ireg_reg_n_1_[6]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(7),
      Q => \ireg_reg_n_1_[7]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(8),
      Q => \ireg_reg_n_1_[8]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[24]_3\(0),
      D => data_in(9),
      Q => \ireg_reg_n_1_[9]\,
      R => \ireg[24]_i_1__0_n_1\
    );
\j_0_reg_220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"570C"
    )
        port map (
      I0 => \^co\(0),
      I1 => \j_0_reg_220_reg[0]_0\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      O => \j_0_reg_220_reg[0]\
    );
\j_0_reg_220[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^co\(0),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      O => j_0_reg_220(0)
    );
\j_0_reg_220[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(24),
      I1 => \j_0_reg_220_reg[30]_i_4_5\,
      I2 => \j_0_reg_220_reg[30]_i_4_6\,
      I3 => hsize_in(25),
      O => \j_0_reg_220[30]_i_10_n_1\
    );
\j_0_reg_220[30]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => hsize_in(30),
      I1 => hsize_in(31),
      I2 => \j_0_reg_220_reg[30]_i_4_0\,
      O => \j_0_reg_220[30]_i_11_n_1\
    );
\j_0_reg_220[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_4_2\,
      I1 => hsize_in(29),
      I2 => hsize_in(28),
      I3 => \j_0_reg_220_reg[30]_i_4_1\,
      O => \j_0_reg_220[30]_i_12_n_1\
    );
\j_0_reg_220[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_4_4\,
      I1 => hsize_in(27),
      I2 => hsize_in(26),
      I3 => \j_0_reg_220_reg[30]_i_4_3\,
      O => \j_0_reg_220[30]_i_13_n_1\
    );
\j_0_reg_220[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_4_6\,
      I1 => hsize_in(25),
      I2 => hsize_in(24),
      I3 => \j_0_reg_220_reg[30]_i_4_5\,
      O => \j_0_reg_220[30]_i_14_n_1\
    );
\j_0_reg_220[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(22),
      I1 => \j_0_reg_220_reg[30]_i_6_0\,
      I2 => \j_0_reg_220_reg[30]_i_6_1\,
      I3 => hsize_in(23),
      O => \j_0_reg_220[30]_i_16_n_1\
    );
\j_0_reg_220[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(20),
      I1 => \j_0_reg_220_reg[30]_i_6_2\,
      I2 => \j_0_reg_220_reg[30]_i_6_3\,
      I3 => hsize_in(21),
      O => \j_0_reg_220[30]_i_17_n_1\
    );
\j_0_reg_220[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(18),
      I1 => \j_0_reg_220_reg[30]_i_6_4\,
      I2 => \j_0_reg_220_reg[30]_i_6_5\,
      I3 => hsize_in(19),
      O => \j_0_reg_220[30]_i_18_n_1\
    );
\j_0_reg_220[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(16),
      I1 => \j_0_reg_220_reg[30]_i_6_6\,
      I2 => \j_0_reg_220_reg[30]_i_6_7\,
      I3 => hsize_in(17),
      O => \j_0_reg_220[30]_i_19_n_1\
    );
\j_0_reg_220[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\,
      I1 => \odata_int_reg[0]\(0),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \odata_int_reg[0]_0\(0),
      O => \^ap_cs_fsm_reg[1]_0\
    );
\j_0_reg_220[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_6_1\,
      I1 => hsize_in(23),
      I2 => hsize_in(22),
      I3 => \j_0_reg_220_reg[30]_i_6_0\,
      O => \j_0_reg_220[30]_i_20_n_1\
    );
\j_0_reg_220[30]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_6_3\,
      I1 => hsize_in(21),
      I2 => hsize_in(20),
      I3 => \j_0_reg_220_reg[30]_i_6_2\,
      O => \j_0_reg_220[30]_i_21_n_1\
    );
\j_0_reg_220[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_6_5\,
      I1 => hsize_in(19),
      I2 => hsize_in(18),
      I3 => \j_0_reg_220_reg[30]_i_6_4\,
      O => \j_0_reg_220[30]_i_22_n_1\
    );
\j_0_reg_220[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_6_7\,
      I1 => hsize_in(17),
      I2 => hsize_in(16),
      I3 => \j_0_reg_220_reg[30]_i_6_6\,
      O => \j_0_reg_220[30]_i_23_n_1\
    );
\j_0_reg_220[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(14),
      I1 => \j_0_reg_220_reg[30]_i_15_0\,
      I2 => \j_0_reg_220_reg[30]_i_15_1\,
      I3 => hsize_in(15),
      O => \j_0_reg_220[30]_i_25_n_1\
    );
\j_0_reg_220[30]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(12),
      I1 => \j_0_reg_220_reg[30]_i_15_2\,
      I2 => \j_0_reg_220_reg[30]_i_15_3\,
      I3 => hsize_in(13),
      O => \j_0_reg_220[30]_i_26_n_1\
    );
\j_0_reg_220[30]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(10),
      I1 => \j_0_reg_220_reg[30]_i_15_4\,
      I2 => \j_0_reg_220_reg[30]_i_15_5\,
      I3 => hsize_in(11),
      O => \j_0_reg_220[30]_i_27_n_1\
    );
\j_0_reg_220[30]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(8),
      I1 => \j_0_reg_220_reg[30]_i_15_6\,
      I2 => \j_0_reg_220_reg[30]_i_15_7\,
      I3 => hsize_in(9),
      O => \j_0_reg_220[30]_i_28_n_1\
    );
\j_0_reg_220[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_15_1\,
      I1 => hsize_in(15),
      I2 => hsize_in(14),
      I3 => \j_0_reg_220_reg[30]_i_15_0\,
      O => \j_0_reg_220[30]_i_29_n_1\
    );
\j_0_reg_220[30]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_15_3\,
      I1 => hsize_in(13),
      I2 => hsize_in(12),
      I3 => \j_0_reg_220_reg[30]_i_15_2\,
      O => \j_0_reg_220[30]_i_30_n_1\
    );
\j_0_reg_220[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_15_5\,
      I1 => hsize_in(11),
      I2 => hsize_in(10),
      I3 => \j_0_reg_220_reg[30]_i_15_4\,
      O => \j_0_reg_220[30]_i_31_n_1\
    );
\j_0_reg_220[30]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_15_7\,
      I1 => hsize_in(9),
      I2 => hsize_in(8),
      I3 => \j_0_reg_220_reg[30]_i_15_6\,
      O => \j_0_reg_220[30]_i_32_n_1\
    );
\j_0_reg_220[30]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(6),
      I1 => \j_0_reg_220_reg[30]_i_24_0\,
      I2 => \j_0_reg_220_reg[30]_i_24_1\,
      I3 => hsize_in(7),
      O => \j_0_reg_220[30]_i_33_n_1\
    );
\j_0_reg_220[30]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(4),
      I1 => \j_0_reg_220_reg[30]_i_24_2\,
      I2 => \j_0_reg_220_reg[30]_i_24_3\,
      I3 => hsize_in(5),
      O => \j_0_reg_220[30]_i_34_n_1\
    );
\j_0_reg_220[30]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(2),
      I1 => \j_0_reg_220_reg[30]_i_24_4\,
      I2 => \j_0_reg_220_reg[30]_i_24_5\,
      I3 => hsize_in(3),
      O => \j_0_reg_220[30]_i_35_n_1\
    );
\j_0_reg_220[30]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(0),
      I1 => \j_0_reg_220_reg[0]_0\,
      I2 => \j_0_reg_220_reg[30]_i_24_6\,
      I3 => hsize_in(1),
      O => \j_0_reg_220[30]_i_36_n_1\
    );
\j_0_reg_220[30]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_24_1\,
      I1 => hsize_in(7),
      I2 => hsize_in(6),
      I3 => \j_0_reg_220_reg[30]_i_24_0\,
      O => \j_0_reg_220[30]_i_37_n_1\
    );
\j_0_reg_220[30]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_24_3\,
      I1 => hsize_in(5),
      I2 => hsize_in(4),
      I3 => \j_0_reg_220_reg[30]_i_24_2\,
      O => \j_0_reg_220[30]_i_38_n_1\
    );
\j_0_reg_220[30]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_24_5\,
      I1 => hsize_in(3),
      I2 => hsize_in(2),
      I3 => \j_0_reg_220_reg[30]_i_24_4\,
      O => \j_0_reg_220[30]_i_39_n_1\
    );
\j_0_reg_220[30]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_24_6\,
      I1 => hsize_in(1),
      I2 => hsize_in(0),
      I3 => \j_0_reg_220_reg[0]_0\,
      O => \j_0_reg_220[30]_i_40_n_1\
    );
\j_0_reg_220[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BBFFFFB0BB"
    )
        port map (
      I0 => icmp_ln20_reg_561_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg[1]_5\,
      I2 => icmp_ln20_reg_561,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \^icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\
    );
\j_0_reg_220[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_4_0\,
      I1 => hsize_in(31),
      I2 => hsize_in(30),
      O => \j_0_reg_220[30]_i_7_n_1\
    );
\j_0_reg_220[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(28),
      I1 => \j_0_reg_220_reg[30]_i_4_1\,
      I2 => \j_0_reg_220_reg[30]_i_4_2\,
      I3 => hsize_in(29),
      O => \j_0_reg_220[30]_i_8_n_1\
    );
\j_0_reg_220[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hsize_in(26),
      I1 => \j_0_reg_220_reg[30]_i_4_3\,
      I2 => \j_0_reg_220_reg[30]_i_4_4\,
      I3 => hsize_in(27),
      O => \j_0_reg_220[30]_i_9_n_1\
    );
\j_0_reg_220_reg[30]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[30]_i_24_n_1\,
      CO(3) => \j_0_reg_220_reg[30]_i_15_n_1\,
      CO(2) => \j_0_reg_220_reg[30]_i_15_n_2\,
      CO(1) => \j_0_reg_220_reg[30]_i_15_n_3\,
      CO(0) => \j_0_reg_220_reg[30]_i_15_n_4\,
      CYINIT => '0',
      DI(3) => \j_0_reg_220[30]_i_25_n_1\,
      DI(2) => \j_0_reg_220[30]_i_26_n_1\,
      DI(1) => \j_0_reg_220[30]_i_27_n_1\,
      DI(0) => \j_0_reg_220[30]_i_28_n_1\,
      O(3 downto 0) => \NLW_j_0_reg_220_reg[30]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_0_reg_220[30]_i_29_n_1\,
      S(2) => \j_0_reg_220[30]_i_30_n_1\,
      S(1) => \j_0_reg_220[30]_i_31_n_1\,
      S(0) => \j_0_reg_220[30]_i_32_n_1\
    );
\j_0_reg_220_reg[30]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_0_reg_220_reg[30]_i_24_n_1\,
      CO(2) => \j_0_reg_220_reg[30]_i_24_n_2\,
      CO(1) => \j_0_reg_220_reg[30]_i_24_n_3\,
      CO(0) => \j_0_reg_220_reg[30]_i_24_n_4\,
      CYINIT => '0',
      DI(3) => \j_0_reg_220[30]_i_33_n_1\,
      DI(2) => \j_0_reg_220[30]_i_34_n_1\,
      DI(1) => \j_0_reg_220[30]_i_35_n_1\,
      DI(0) => \j_0_reg_220[30]_i_36_n_1\,
      O(3 downto 0) => \NLW_j_0_reg_220_reg[30]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_0_reg_220[30]_i_37_n_1\,
      S(2) => \j_0_reg_220[30]_i_38_n_1\,
      S(1) => \j_0_reg_220[30]_i_39_n_1\,
      S(0) => \j_0_reg_220[30]_i_40_n_1\
    );
\j_0_reg_220_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[30]_i_6_n_1\,
      CO(3) => \^co\(0),
      CO(2) => \j_0_reg_220_reg[30]_i_4_n_2\,
      CO(1) => \j_0_reg_220_reg[30]_i_4_n_3\,
      CO(0) => \j_0_reg_220_reg[30]_i_4_n_4\,
      CYINIT => '0',
      DI(3) => \j_0_reg_220[30]_i_7_n_1\,
      DI(2) => \j_0_reg_220[30]_i_8_n_1\,
      DI(1) => \j_0_reg_220[30]_i_9_n_1\,
      DI(0) => \j_0_reg_220[30]_i_10_n_1\,
      O(3 downto 0) => \NLW_j_0_reg_220_reg[30]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_0_reg_220[30]_i_11_n_1\,
      S(2) => \j_0_reg_220[30]_i_12_n_1\,
      S(1) => \j_0_reg_220[30]_i_13_n_1\,
      S(0) => \j_0_reg_220[30]_i_14_n_1\
    );
\j_0_reg_220_reg[30]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[30]_i_15_n_1\,
      CO(3) => \j_0_reg_220_reg[30]_i_6_n_1\,
      CO(2) => \j_0_reg_220_reg[30]_i_6_n_2\,
      CO(1) => \j_0_reg_220_reg[30]_i_6_n_3\,
      CO(0) => \j_0_reg_220_reg[30]_i_6_n_4\,
      CYINIT => '0',
      DI(3) => \j_0_reg_220[30]_i_16_n_1\,
      DI(2) => \j_0_reg_220[30]_i_17_n_1\,
      DI(1) => \j_0_reg_220[30]_i_18_n_1\,
      DI(0) => \j_0_reg_220[30]_i_19_n_1\,
      O(3 downto 0) => \NLW_j_0_reg_220_reg[30]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_0_reg_220[30]_i_20_n_1\,
      S(2) => \j_0_reg_220[30]_i_21_n_1\,
      S(1) => \j_0_reg_220[30]_i_22_n_1\,
      S(0) => \j_0_reg_220[30]_i_23_n_1\
    );
\odata_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(0),
      I3 => \ireg_reg_n_1_[0]\,
      I4 => \odata_int[0]_i_2__3_n_1\,
      O => \ireg_reg[24]_2\(0)
    );
\odata_int[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(0),
      I1 => \ireg_reg[23]_1\(0),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[0]_i_2__3_n_1\
    );
\odata_int[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(10),
      I3 => \ireg_reg_n_1_[10]\,
      I4 => \odata_int[10]_i_2_n_1\,
      O => \ireg_reg[24]_2\(10)
    );
\odata_int[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(10),
      I1 => \ireg_reg[23]_1\(10),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[10]_i_2_n_1\
    );
\odata_int[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(11),
      I3 => \ireg_reg_n_1_[11]\,
      I4 => \odata_int[11]_i_2_n_1\,
      O => \ireg_reg[24]_2\(11)
    );
\odata_int[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(11),
      I1 => \ireg_reg[23]_1\(11),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[11]_i_2_n_1\
    );
\odata_int[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(12),
      I3 => \ireg_reg_n_1_[12]\,
      I4 => \odata_int[12]_i_2_n_1\,
      O => \ireg_reg[24]_2\(12)
    );
\odata_int[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(12),
      I1 => \ireg_reg[23]_1\(12),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[12]_i_2_n_1\
    );
\odata_int[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(13),
      I3 => \ireg_reg_n_1_[13]\,
      I4 => \odata_int[13]_i_2_n_1\,
      O => \ireg_reg[24]_2\(13)
    );
\odata_int[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(13),
      I1 => \ireg_reg[23]_1\(13),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[13]_i_2_n_1\
    );
\odata_int[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(14),
      I3 => \ireg_reg_n_1_[14]\,
      I4 => \odata_int[14]_i_2_n_1\,
      O => \ireg_reg[24]_2\(14)
    );
\odata_int[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(14),
      I1 => \ireg_reg[23]_1\(14),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[14]_i_2_n_1\
    );
\odata_int[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(15),
      I3 => \ireg_reg_n_1_[15]\,
      I4 => \odata_int[15]_i_2_n_1\,
      O => \ireg_reg[24]_2\(15)
    );
\odata_int[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(15),
      I1 => \ireg_reg[23]_1\(15),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[15]_i_2_n_1\
    );
\odata_int[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(16),
      I3 => \ireg_reg_n_1_[16]\,
      I4 => \odata_int[16]_i_2_n_1\,
      O => \ireg_reg[24]_2\(16)
    );
\odata_int[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(16),
      I1 => \ireg_reg[23]_1\(16),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[16]_i_2_n_1\
    );
\odata_int[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(17),
      I3 => \ireg_reg_n_1_[17]\,
      I4 => \odata_int[17]_i_2_n_1\,
      O => \ireg_reg[24]_2\(17)
    );
\odata_int[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(17),
      I1 => \ireg_reg[23]_1\(17),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[17]_i_2_n_1\
    );
\odata_int[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(18),
      I3 => \ireg_reg_n_1_[18]\,
      I4 => \odata_int[18]_i_2_n_1\,
      O => \ireg_reg[24]_2\(18)
    );
\odata_int[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(18),
      I1 => \ireg_reg[23]_1\(18),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[18]_i_2_n_1\
    );
\odata_int[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(19),
      I3 => \ireg_reg_n_1_[19]\,
      I4 => \odata_int[19]_i_2_n_1\,
      O => \ireg_reg[24]_2\(19)
    );
\odata_int[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(19),
      I1 => \ireg_reg[23]_1\(19),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[19]_i_2_n_1\
    );
\odata_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(1),
      I3 => \ireg_reg_n_1_[1]\,
      I4 => \odata_int[1]_i_2_n_1\,
      O => \ireg_reg[24]_2\(1)
    );
\odata_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(1),
      I1 => \ireg_reg[23]_1\(1),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[1]_i_2_n_1\
    );
\odata_int[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(20),
      I3 => \ireg_reg_n_1_[20]\,
      I4 => \odata_int[20]_i_2_n_1\,
      O => \ireg_reg[24]_2\(20)
    );
\odata_int[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(20),
      I1 => \ireg_reg[23]_1\(20),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[20]_i_2_n_1\
    );
\odata_int[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(21),
      I3 => \ireg_reg_n_1_[21]\,
      I4 => \odata_int[21]_i_2_n_1\,
      O => \ireg_reg[24]_2\(21)
    );
\odata_int[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(21),
      I1 => \ireg_reg[23]_1\(21),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[21]_i_2_n_1\
    );
\odata_int[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(22),
      I3 => \ireg_reg_n_1_[22]\,
      I4 => \odata_int[22]_i_2_n_1\,
      O => \ireg_reg[24]_2\(22)
    );
\odata_int[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(22),
      I1 => \ireg_reg[23]_1\(22),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[22]_i_2_n_1\
    );
\odata_int[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(23),
      I3 => \ireg_reg_n_1_[23]\,
      I4 => \odata_int[23]_i_4_n_1\,
      O => \ireg_reg[24]_2\(23)
    );
\odata_int[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(23),
      I1 => \ireg_reg[23]_1\(23),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[23]_i_4_n_1\
    );
\odata_int[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => \odata_int_reg[0]\(0),
      I3 => \^icmp_ln20_reg_561_reg[0]\,
      I4 => \odata_int_reg[0]_0\(0),
      O => E(0)
    );
\odata_int[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B0000FFFF0000"
    )
        port map (
      I0 => icmp_ln20_reg_561,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg[1]_5\,
      I3 => icmp_ln20_reg_561_pp0_iter1_reg,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \^icmp_ln20_reg_561_reg[0]\
    );
\odata_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(2),
      I3 => \ireg_reg_n_1_[2]\,
      I4 => \odata_int[2]_i_2_n_1\,
      O => \ireg_reg[24]_2\(2)
    );
\odata_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(2),
      I1 => \ireg_reg[23]_1\(2),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[2]_i_2_n_1\
    );
\odata_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(3),
      I3 => \ireg_reg_n_1_[3]\,
      I4 => \odata_int[3]_i_2_n_1\,
      O => \ireg_reg[24]_2\(3)
    );
\odata_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(3),
      I1 => \ireg_reg[23]_1\(3),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[3]_i_2_n_1\
    );
\odata_int[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^icmp_ln20_reg_561_reg[0]\,
      I1 => \odata_int_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      I4 => \odata_int_reg[0]\(0),
      O => \odata_int_reg[24]\
    );
\odata_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(4),
      I3 => \ireg_reg_n_1_[4]\,
      I4 => \odata_int[4]_i_2_n_1\,
      O => \ireg_reg[24]_2\(4)
    );
\odata_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(4),
      I1 => \ireg_reg[23]_1\(4),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[4]_i_2_n_1\
    );
\odata_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(5),
      I3 => \ireg_reg_n_1_[5]\,
      I4 => \odata_int[5]_i_2_n_1\,
      O => \ireg_reg[24]_2\(5)
    );
\odata_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(5),
      I1 => \ireg_reg[23]_1\(5),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[5]_i_2_n_1\
    );
\odata_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(6),
      I3 => \ireg_reg_n_1_[6]\,
      I4 => \odata_int[6]_i_2_n_1\,
      O => \ireg_reg[24]_2\(6)
    );
\odata_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(6),
      I1 => \ireg_reg[23]_1\(6),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[6]_i_2_n_1\
    );
\odata_int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(7),
      I3 => \ireg_reg_n_1_[7]\,
      I4 => \odata_int[7]_i_2_n_1\,
      O => \ireg_reg[24]_2\(7)
    );
\odata_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(7),
      I1 => \ireg_reg[23]_1\(7),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[7]_i_2_n_1\
    );
\odata_int[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(8),
      I3 => \ireg_reg_n_1_[8]\,
      I4 => \odata_int[8]_i_2_n_1\,
      O => \ireg_reg[24]_2\(8)
    );
\odata_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(8),
      I1 => \ireg_reg[23]_1\(8),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[8]_i_2_n_1\
    );
\odata_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA10"
    )
        port map (
      I0 => \^ireg_reg[24]_0\(0),
      I1 => and_ln28_reg_610,
      I2 => \odata_int_reg[23]\(9),
      I3 => \ireg_reg_n_1_[9]\,
      I4 => \odata_int[9]_i_2_n_1\,
      O => \ireg_reg[24]_2\(9)
    );
\odata_int[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \ireg_reg[23]_0\(9),
      I1 => \ireg_reg[23]_1\(9),
      I2 => icmp_ln29_reg_615,
      I3 => and_ln28_reg_610,
      I4 => ap_rst_n,
      I5 => \^ireg_reg[24]_0\(0),
      O => \odata_int[9]_i_2_n_1\
    );
\pixel_1_reg_209[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^pixel_1_reg_209_reg_rep_0_0_i_46_0\,
      I1 => \^add_ln28_reg_540_reg[31]\(0),
      I2 => \^start_x_read_reg_530_reg[31]\(0),
      I3 => \^ap_cs_fsm_reg[1]_0\,
      O => pixel_1_reg_209
    );
pixel_1_reg_209_reg_rep_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \^start_x_read_reg_530_reg[31]\(0),
      I3 => \^add_ln28_reg_540_reg[31]\(0),
      I4 => \^pixel_1_reg_209_reg_rep_0_0_i_46_0\,
      O => \ap_CS_fsm_reg[1]_4\
    );
pixel_1_reg_209_reg_rep_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(7),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(7)
    );
pixel_1_reg_209_reg_rep_0_0_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(25),
      I1 => start_y_read_reg_524(25),
      I2 => \out\(24),
      I3 => start_y_read_reg_524(24),
      O => pixel_1_reg_209_reg_rep_0_0_i_100_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_101: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_101_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_101_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_101_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_101_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_158_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_159_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_160_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_161_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_101_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_162_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_163_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_164_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_165_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(14),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(13),
      I2 => \j_0_reg_220_reg[30]_i_15_1\,
      I3 => \j_0_reg_220_reg[30]_i_15_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_102_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(12),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(11),
      I2 => \j_0_reg_220_reg[30]_i_15_3\,
      I3 => \j_0_reg_220_reg[30]_i_15_2\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_103_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(10),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(9),
      I2 => \j_0_reg_220_reg[30]_i_15_5\,
      I3 => \j_0_reg_220_reg[30]_i_15_4\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_104_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(8),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(7),
      I2 => \j_0_reg_220_reg[30]_i_15_7\,
      I3 => \j_0_reg_220_reg[30]_i_15_6\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_105_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(13),
      I1 => \j_0_reg_220_reg[30]_i_15_0\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(14),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_1\,
      O => pixel_1_reg_209_reg_rep_0_0_i_106_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(11),
      I1 => \j_0_reg_220_reg[30]_i_15_2\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(12),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_3\,
      O => pixel_1_reg_209_reg_rep_0_0_i_107_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(9),
      I1 => \j_0_reg_220_reg[30]_i_15_4\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(10),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_5\,
      O => pixel_1_reg_209_reg_rep_0_0_i_108_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(7),
      I1 => \j_0_reg_220_reg[30]_i_15_6\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(8),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_7\,
      O => pixel_1_reg_209_reg_rep_0_0_i_109_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(6),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(6)
    );
pixel_1_reg_209_reg_rep_0_0_i_110: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_110_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_110_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_110_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_110_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_166_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_167_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_168_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_169_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_110_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_170_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_171_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_172_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_173_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(15),
      I1 => add_ln28_reg_540(14),
      I2 => \j_0_reg_220_reg[30]_i_15_1\,
      I3 => \j_0_reg_220_reg[30]_i_15_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_111_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(13),
      I1 => add_ln28_reg_540(12),
      I2 => \j_0_reg_220_reg[30]_i_15_3\,
      I3 => \j_0_reg_220_reg[30]_i_15_2\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_112_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(11),
      I1 => add_ln28_reg_540(10),
      I2 => \j_0_reg_220_reg[30]_i_15_5\,
      I3 => \j_0_reg_220_reg[30]_i_15_4\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_113_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(9),
      I1 => add_ln28_reg_540(8),
      I2 => \j_0_reg_220_reg[30]_i_15_7\,
      I3 => \j_0_reg_220_reg[30]_i_15_6\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_114_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(14),
      I1 => \j_0_reg_220_reg[30]_i_15_0\,
      I2 => add_ln28_reg_540(15),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_1\,
      O => pixel_1_reg_209_reg_rep_0_0_i_115_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(12),
      I1 => \j_0_reg_220_reg[30]_i_15_2\,
      I2 => add_ln28_reg_540(13),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_3\,
      O => pixel_1_reg_209_reg_rep_0_0_i_116_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(10),
      I1 => \j_0_reg_220_reg[30]_i_15_4\,
      I2 => add_ln28_reg_540(11),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_5\,
      O => pixel_1_reg_209_reg_rep_0_0_i_117_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(8),
      I1 => \j_0_reg_220_reg[30]_i_15_6\,
      I2 => add_ln28_reg_540(9),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_15_7\,
      O => pixel_1_reg_209_reg_rep_0_0_i_118_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_174_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_119_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_119_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_119_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_119_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_175_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_176_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_177_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_178_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_119_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_179_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_180_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_181_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_182_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(5),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(5)
    );
pixel_1_reg_209_reg_rep_0_0_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(21),
      I1 => zext_ln20_fu_353_p1(22),
      I2 => zext_ln20_fu_353_p1(23),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(22),
      O => pixel_1_reg_209_reg_rep_0_0_i_120_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(19),
      I1 => zext_ln20_fu_353_p1(20),
      I2 => zext_ln20_fu_353_p1(21),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(20),
      O => pixel_1_reg_209_reg_rep_0_0_i_121_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(17),
      I1 => zext_ln20_fu_353_p1(18),
      I2 => zext_ln20_fu_353_p1(19),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(18),
      O => pixel_1_reg_209_reg_rep_0_0_i_122_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(15),
      I1 => zext_ln20_fu_353_p1(16),
      I2 => zext_ln20_fu_353_p1(17),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(16),
      O => pixel_1_reg_209_reg_rep_0_0_i_123_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(22),
      I1 => zext_ln20_fu_353_p1(23),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(21),
      I3 => zext_ln20_fu_353_p1(22),
      O => pixel_1_reg_209_reg_rep_0_0_i_124_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(20),
      I1 => zext_ln20_fu_353_p1(21),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(19),
      I3 => zext_ln20_fu_353_p1(20),
      O => pixel_1_reg_209_reg_rep_0_0_i_125_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(18),
      I1 => zext_ln20_fu_353_p1(19),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(17),
      I3 => zext_ln20_fu_353_p1(18),
      O => pixel_1_reg_209_reg_rep_0_0_i_126_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(16),
      I1 => zext_ln20_fu_353_p1(17),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(15),
      I3 => zext_ln20_fu_353_p1(16),
      O => pixel_1_reg_209_reg_rep_0_0_i_127_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_128: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_129_n_1,
      CO(3 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_0_i_128_CO_UNCONNECTED(3 downto 1),
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_128_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_pixel_1_reg_209_reg_rep_0_0_i_128_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => zext_ln20_fu_353_p1(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out\(30 downto 29)
    );
pixel_1_reg_209_reg_rep_0_0_i_129: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_130_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_129_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_129_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_129_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_129_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(28 downto 25),
      S(3 downto 0) => \out\(28 downto 25)
    );
pixel_1_reg_209_reg_rep_0_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(4),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(4)
    );
pixel_1_reg_209_reg_rep_0_0_i_130: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_183_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_130_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_130_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_130_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_130_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(24 downto 21),
      S(3 downto 0) => \out\(24 downto 21)
    );
pixel_1_reg_209_reg_rep_0_0_i_131: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_185_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_131_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_131_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_131_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_131_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_186_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_187_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_188_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_189_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_131_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_190_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_191_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_192_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_193_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(22),
      I1 => zext_ln20_fu_353_p1(22),
      I2 => zext_ln20_fu_353_p1(23),
      I3 => start_y_read_reg_524(23),
      O => pixel_1_reg_209_reg_rep_0_0_i_132_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(20),
      I1 => zext_ln20_fu_353_p1(20),
      I2 => zext_ln20_fu_353_p1(21),
      I3 => start_y_read_reg_524(21),
      O => pixel_1_reg_209_reg_rep_0_0_i_133_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(18),
      I1 => zext_ln20_fu_353_p1(18),
      I2 => zext_ln20_fu_353_p1(19),
      I3 => start_y_read_reg_524(19),
      O => pixel_1_reg_209_reg_rep_0_0_i_134_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(16),
      I1 => zext_ln20_fu_353_p1(16),
      I2 => zext_ln20_fu_353_p1(17),
      I3 => start_y_read_reg_524(17),
      O => pixel_1_reg_209_reg_rep_0_0_i_135_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(23),
      I1 => start_y_read_reg_524(23),
      I2 => zext_ln20_fu_353_p1(22),
      I3 => start_y_read_reg_524(22),
      O => pixel_1_reg_209_reg_rep_0_0_i_136_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_137: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(21),
      I1 => start_y_read_reg_524(21),
      I2 => zext_ln20_fu_353_p1(20),
      I3 => start_y_read_reg_524(20),
      O => pixel_1_reg_209_reg_rep_0_0_i_137_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(19),
      I1 => start_y_read_reg_524(19),
      I2 => zext_ln20_fu_353_p1(18),
      I3 => start_y_read_reg_524(18),
      O => pixel_1_reg_209_reg_rep_0_0_i_138_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_139: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(17),
      I1 => start_y_read_reg_524(17),
      I2 => zext_ln20_fu_353_p1(16),
      I3 => start_y_read_reg_524(16),
      O => pixel_1_reg_209_reg_rep_0_0_i_139_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(3),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(3)
    );
pixel_1_reg_209_reg_rep_0_0_i_140: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_194_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_140_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_140_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_140_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_140_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_195_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_196_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_197_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_198_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_140_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_199_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_200_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_201_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_202_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(21),
      I1 => \out\(22),
      I2 => \out\(23),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(22),
      O => pixel_1_reg_209_reg_rep_0_0_i_141_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(19),
      I1 => \out\(20),
      I2 => \out\(21),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(20),
      O => pixel_1_reg_209_reg_rep_0_0_i_142_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(17),
      I1 => \out\(18),
      I2 => \out\(19),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(18),
      O => pixel_1_reg_209_reg_rep_0_0_i_143_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(15),
      I1 => \out\(16),
      I2 => \out\(17),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(16),
      O => pixel_1_reg_209_reg_rep_0_0_i_144_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(22),
      I1 => \out\(23),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(21),
      I3 => \out\(22),
      O => pixel_1_reg_209_reg_rep_0_0_i_145_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(20),
      I1 => \out\(21),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(19),
      I3 => \out\(20),
      O => pixel_1_reg_209_reg_rep_0_0_i_146_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(18),
      I1 => \out\(19),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(17),
      I3 => \out\(18),
      O => pixel_1_reg_209_reg_rep_0_0_i_147_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(16),
      I1 => \out\(17),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(15),
      I3 => \out\(16),
      O => pixel_1_reg_209_reg_rep_0_0_i_148_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_149: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_203_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_149_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_149_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_149_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_149_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_204_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_205_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_206_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_207_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_149_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_208_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_209_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_210_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_211_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(2),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(2)
    );
pixel_1_reg_209_reg_rep_0_0_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(22),
      I1 => \out\(22),
      I2 => \out\(23),
      I3 => start_y_read_reg_524(23),
      O => pixel_1_reg_209_reg_rep_0_0_i_150_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(20),
      I1 => \out\(20),
      I2 => \out\(21),
      I3 => start_y_read_reg_524(21),
      O => pixel_1_reg_209_reg_rep_0_0_i_151_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(18),
      I1 => \out\(18),
      I2 => \out\(19),
      I3 => start_y_read_reg_524(19),
      O => pixel_1_reg_209_reg_rep_0_0_i_152_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(16),
      I1 => \out\(16),
      I2 => \out\(17),
      I3 => start_y_read_reg_524(17),
      O => pixel_1_reg_209_reg_rep_0_0_i_153_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(23),
      I1 => start_y_read_reg_524(23),
      I2 => \out\(22),
      I3 => start_y_read_reg_524(22),
      O => pixel_1_reg_209_reg_rep_0_0_i_154_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(21),
      I1 => start_y_read_reg_524(21),
      I2 => \out\(20),
      I3 => start_y_read_reg_524(20),
      O => pixel_1_reg_209_reg_rep_0_0_i_155_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(19),
      I1 => start_y_read_reg_524(19),
      I2 => \out\(18),
      I3 => start_y_read_reg_524(18),
      O => pixel_1_reg_209_reg_rep_0_0_i_156_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(17),
      I1 => start_y_read_reg_524(17),
      I2 => \out\(16),
      I3 => start_y_read_reg_524(16),
      O => pixel_1_reg_209_reg_rep_0_0_i_157_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(6),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(5),
      I2 => \j_0_reg_220_reg[30]_i_24_1\,
      I3 => \j_0_reg_220_reg[30]_i_24_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_158_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_159: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(4),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(3),
      I2 => \j_0_reg_220_reg[30]_i_24_3\,
      I3 => \j_0_reg_220_reg[30]_i_24_2\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_159_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(1),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(1)
    );
pixel_1_reg_209_reg_rep_0_0_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(2),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(1),
      I2 => \j_0_reg_220_reg[30]_i_24_5\,
      I3 => \j_0_reg_220_reg[30]_i_24_4\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_160_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(0),
      I1 => add_ln28_reg_540(0),
      I2 => \j_0_reg_220_reg[30]_i_24_6\,
      I3 => \j_0_reg_220_reg[0]_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_161_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(5),
      I1 => \j_0_reg_220_reg[30]_i_24_0\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(6),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_24_1\,
      O => pixel_1_reg_209_reg_rep_0_0_i_162_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(3),
      I1 => \j_0_reg_220_reg[30]_i_24_2\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(4),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_24_3\,
      O => pixel_1_reg_209_reg_rep_0_0_i_163_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(1),
      I1 => \j_0_reg_220_reg[30]_i_24_4\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(2),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_24_5\,
      O => pixel_1_reg_209_reg_rep_0_0_i_164_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(0),
      I1 => add_ln28_reg_540(0),
      I2 => \j_0_reg_220_reg[30]_i_24_6\,
      I3 => \j_0_reg_220_reg[0]_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_165_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_166: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(7),
      I1 => add_ln28_reg_540(6),
      I2 => \j_0_reg_220_reg[30]_i_24_1\,
      I3 => \j_0_reg_220_reg[30]_i_24_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_166_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_167: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(5),
      I1 => add_ln28_reg_540(4),
      I2 => \j_0_reg_220_reg[30]_i_24_3\,
      I3 => \j_0_reg_220_reg[30]_i_24_2\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_167_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_168: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(3),
      I1 => add_ln28_reg_540(2),
      I2 => \j_0_reg_220_reg[30]_i_24_5\,
      I3 => \j_0_reg_220_reg[30]_i_24_4\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_168_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(1),
      I1 => add_ln28_reg_540(0),
      I2 => \j_0_reg_220_reg[30]_i_24_6\,
      I3 => \j_0_reg_220_reg[0]_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_169_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_23(0),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[0]\(0)
    );
pixel_1_reg_209_reg_rep_0_0_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(6),
      I1 => \j_0_reg_220_reg[30]_i_24_0\,
      I2 => add_ln28_reg_540(7),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_24_1\,
      O => pixel_1_reg_209_reg_rep_0_0_i_170_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(4),
      I1 => \j_0_reg_220_reg[30]_i_24_2\,
      I2 => add_ln28_reg_540(5),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_24_3\,
      O => pixel_1_reg_209_reg_rep_0_0_i_171_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_172: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(2),
      I1 => \j_0_reg_220_reg[30]_i_24_4\,
      I2 => add_ln28_reg_540(3),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_24_5\,
      O => pixel_1_reg_209_reg_rep_0_0_i_172_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_173: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => add_ln28_reg_540(1),
      I1 => add_ln28_reg_540(0),
      I2 => \j_0_reg_220_reg[30]_i_24_6\,
      I3 => \j_0_reg_220_reg[0]_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_173_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_174: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_174_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_174_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_174_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_174_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_212_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_213_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_214_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_215_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_174_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_216_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_217_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_218_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_219_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(13),
      I1 => zext_ln20_fu_353_p1(14),
      I2 => zext_ln20_fu_353_p1(15),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(14),
      O => pixel_1_reg_209_reg_rep_0_0_i_175_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(11),
      I1 => zext_ln20_fu_353_p1(12),
      I2 => zext_ln20_fu_353_p1(13),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(12),
      O => pixel_1_reg_209_reg_rep_0_0_i_176_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(9),
      I1 => zext_ln20_fu_353_p1(10),
      I2 => zext_ln20_fu_353_p1(11),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(10),
      O => pixel_1_reg_209_reg_rep_0_0_i_177_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(7),
      I1 => zext_ln20_fu_353_p1(8),
      I2 => zext_ln20_fu_353_p1(9),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(8),
      O => pixel_1_reg_209_reg_rep_0_0_i_178_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_179: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(14),
      I1 => zext_ln20_fu_353_p1(15),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(13),
      I3 => zext_ln20_fu_353_p1(14),
      O => pixel_1_reg_209_reg_rep_0_0_i_179_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_25_n_1,
      CO(3) => \^start_x_read_reg_530_reg[31]\(0),
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_18_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_18_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_18_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_26_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_27_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_28_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_29_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_18_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_30_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_31_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_32_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_33_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_180: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(12),
      I1 => zext_ln20_fu_353_p1(13),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(11),
      I3 => zext_ln20_fu_353_p1(12),
      O => pixel_1_reg_209_reg_rep_0_0_i_180_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_181: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(10),
      I1 => zext_ln20_fu_353_p1(11),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(9),
      I3 => zext_ln20_fu_353_p1(10),
      O => pixel_1_reg_209_reg_rep_0_0_i_181_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(8),
      I1 => zext_ln20_fu_353_p1(9),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(7),
      I3 => zext_ln20_fu_353_p1(8),
      O => pixel_1_reg_209_reg_rep_0_0_i_182_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_183: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_184_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_183_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_183_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_183_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_183_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(20 downto 17),
      S(3 downto 0) => \out\(20 downto 17)
    );
pixel_1_reg_209_reg_rep_0_0_i_184: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_220_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_184_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_184_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_184_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_184_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(16 downto 13),
      S(3 downto 0) => \out\(16 downto 13)
    );
pixel_1_reg_209_reg_rep_0_0_i_185: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_185_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_185_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_185_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_185_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_222_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_223_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_224_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_225_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_185_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_226_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_227_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_228_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_229_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(14),
      I1 => zext_ln20_fu_353_p1(14),
      I2 => zext_ln20_fu_353_p1(15),
      I3 => start_y_read_reg_524(15),
      O => pixel_1_reg_209_reg_rep_0_0_i_186_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(12),
      I1 => zext_ln20_fu_353_p1(12),
      I2 => zext_ln20_fu_353_p1(13),
      I3 => start_y_read_reg_524(13),
      O => pixel_1_reg_209_reg_rep_0_0_i_187_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(10),
      I1 => zext_ln20_fu_353_p1(10),
      I2 => zext_ln20_fu_353_p1(11),
      I3 => start_y_read_reg_524(11),
      O => pixel_1_reg_209_reg_rep_0_0_i_188_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_189: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(8),
      I1 => zext_ln20_fu_353_p1(8),
      I2 => zext_ln20_fu_353_p1(9),
      I3 => start_y_read_reg_524(9),
      O => pixel_1_reg_209_reg_rep_0_0_i_189_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_34_n_1,
      CO(3) => \^add_ln28_reg_540_reg[31]\(0),
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_19_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_19_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_19_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_35_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_36_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_37_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_38_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_39_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_40_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_41_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_42_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(15),
      I1 => start_y_read_reg_524(15),
      I2 => zext_ln20_fu_353_p1(14),
      I3 => start_y_read_reg_524(14),
      O => pixel_1_reg_209_reg_rep_0_0_i_190_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_191: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(13),
      I1 => start_y_read_reg_524(13),
      I2 => zext_ln20_fu_353_p1(12),
      I3 => start_y_read_reg_524(12),
      O => pixel_1_reg_209_reg_rep_0_0_i_191_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(11),
      I1 => start_y_read_reg_524(11),
      I2 => zext_ln20_fu_353_p1(10),
      I3 => start_y_read_reg_524(10),
      O => pixel_1_reg_209_reg_rep_0_0_i_192_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(9),
      I1 => start_y_read_reg_524(9),
      I2 => zext_ln20_fu_353_p1(8),
      I3 => start_y_read_reg_524(8),
      O => pixel_1_reg_209_reg_rep_0_0_i_193_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_194: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_194_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_194_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_194_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_194_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_230_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_231_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_232_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_233_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_194_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_234_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_235_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_236_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_237_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(13),
      I1 => \out\(14),
      I2 => \out\(15),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(14),
      O => pixel_1_reg_209_reg_rep_0_0_i_195_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_196: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(11),
      I1 => \out\(12),
      I2 => \out\(13),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(12),
      O => pixel_1_reg_209_reg_rep_0_0_i_196_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_197: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(9),
      I1 => \out\(10),
      I2 => \out\(11),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(10),
      O => pixel_1_reg_209_reg_rep_0_0_i_197_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_198: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(7),
      I1 => \out\(8),
      I2 => \out\(9),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(8),
      O => pixel_1_reg_209_reg_rep_0_0_i_198_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_199: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(14),
      I1 => \out\(15),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(13),
      I3 => \out\(14),
      O => pixel_1_reg_209_reg_rep_0_0_i_199_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => icmp_ln28_4_fu_370_p2,
      I1 => icmp_ln28_3_fu_357_p2,
      I2 => \^co\(0),
      I3 => icmp_ln28_1_fu_322_p2,
      I4 => icmp_ln28_fu_317_p2,
      O => \^pixel_1_reg_209_reg_rep_0_0_i_46_0\
    );
pixel_1_reg_209_reg_rep_0_0_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(12),
      I1 => \out\(13),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(11),
      I3 => \out\(12),
      O => pixel_1_reg_209_reg_rep_0_0_i_200_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(10),
      I1 => \out\(11),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(9),
      I3 => \out\(10),
      O => pixel_1_reg_209_reg_rep_0_0_i_201_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(8),
      I1 => \out\(9),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(7),
      I3 => \out\(8),
      O => pixel_1_reg_209_reg_rep_0_0_i_202_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_203: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_203_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_203_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_203_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_203_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_238_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_239_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_240_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_241_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_203_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_242_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_243_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_244_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_245_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_204: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(14),
      I1 => \out\(14),
      I2 => \out\(15),
      I3 => start_y_read_reg_524(15),
      O => pixel_1_reg_209_reg_rep_0_0_i_204_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(12),
      I1 => \out\(12),
      I2 => \out\(13),
      I3 => start_y_read_reg_524(13),
      O => pixel_1_reg_209_reg_rep_0_0_i_205_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_206: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(10),
      I1 => \out\(10),
      I2 => \out\(11),
      I3 => start_y_read_reg_524(11),
      O => pixel_1_reg_209_reg_rep_0_0_i_206_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(8),
      I1 => \out\(8),
      I2 => \out\(9),
      I3 => start_y_read_reg_524(9),
      O => pixel_1_reg_209_reg_rep_0_0_i_207_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(15),
      I1 => start_y_read_reg_524(15),
      I2 => \out\(14),
      I3 => start_y_read_reg_524(14),
      O => pixel_1_reg_209_reg_rep_0_0_i_208_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(13),
      I1 => start_y_read_reg_524(13),
      I2 => \out\(12),
      I3 => start_y_read_reg_524(12),
      O => pixel_1_reg_209_reg_rep_0_0_i_209_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_22_n_1,
      CO(3 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_0_i_21_CO_UNCONNECTED(3 downto 1),
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_21_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_pixel_1_reg_209_reg_rep_0_0_i_21_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => pixel_fu_478_p2(14 downto 13),
      S(3 downto 2) => B"00",
      S(1 downto 0) => pixel_1_reg_209_reg_rep_0_23(14 downto 13)
    );
pixel_1_reg_209_reg_rep_0_0_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(11),
      I1 => start_y_read_reg_524(11),
      I2 => \out\(10),
      I3 => start_y_read_reg_524(10),
      O => pixel_1_reg_209_reg_rep_0_0_i_210_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_211: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(9),
      I1 => start_y_read_reg_524(9),
      I2 => \out\(8),
      I3 => start_y_read_reg_524(8),
      O => pixel_1_reg_209_reg_rep_0_0_i_211_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_212: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(5),
      I1 => zext_ln20_fu_353_p1(6),
      I2 => zext_ln20_fu_353_p1(7),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(6),
      O => pixel_1_reg_209_reg_rep_0_0_i_212_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(3),
      I1 => zext_ln20_fu_353_p1(4),
      I2 => zext_ln20_fu_353_p1(5),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(4),
      O => pixel_1_reg_209_reg_rep_0_0_i_213_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_214: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(1),
      I1 => zext_ln20_fu_353_p1(2),
      I2 => zext_ln20_fu_353_p1(3),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(2),
      O => pixel_1_reg_209_reg_rep_0_0_i_214_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80EA"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(0),
      I1 => start_y_read_reg_524(0),
      I2 => \out\(0),
      I3 => zext_ln20_fu_353_p1(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_215_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(6),
      I1 => zext_ln20_fu_353_p1(7),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(5),
      I3 => zext_ln20_fu_353_p1(6),
      O => pixel_1_reg_209_reg_rep_0_0_i_216_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(4),
      I1 => zext_ln20_fu_353_p1(5),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(3),
      I3 => zext_ln20_fu_353_p1(4),
      O => pixel_1_reg_209_reg_rep_0_0_i_217_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(2),
      I1 => zext_ln20_fu_353_p1(3),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(1),
      I3 => zext_ln20_fu_353_p1(2),
      O => pixel_1_reg_209_reg_rep_0_0_i_218_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_219: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \out\(0),
      I1 => start_y_read_reg_524(0),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(0),
      I3 => zext_ln20_fu_353_p1(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_219_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_23_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_22_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_22_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_22_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_22_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_fu_478_p2(12 downto 9),
      S(3 downto 0) => pixel_1_reg_209_reg_rep_0_23(12 downto 9)
    );
pixel_1_reg_209_reg_rep_0_0_i_220: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_221_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_220_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_220_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_220_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_220_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(12 downto 9),
      S(3 downto 0) => \out\(12 downto 9)
    );
pixel_1_reg_209_reg_rep_0_0_i_221: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_246_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_221_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_221_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_221_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_221_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(8 downto 5),
      S(3 downto 0) => \out\(8 downto 5)
    );
pixel_1_reg_209_reg_rep_0_0_i_222: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(6),
      I1 => zext_ln20_fu_353_p1(6),
      I2 => zext_ln20_fu_353_p1(7),
      I3 => start_y_read_reg_524(7),
      O => pixel_1_reg_209_reg_rep_0_0_i_222_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(4),
      I1 => zext_ln20_fu_353_p1(4),
      I2 => zext_ln20_fu_353_p1(5),
      I3 => start_y_read_reg_524(5),
      O => pixel_1_reg_209_reg_rep_0_0_i_223_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(2),
      I1 => zext_ln20_fu_353_p1(2),
      I2 => zext_ln20_fu_353_p1(3),
      I3 => start_y_read_reg_524(3),
      O => pixel_1_reg_209_reg_rep_0_0_i_224_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80EA"
    )
        port map (
      I0 => start_y_read_reg_524(1),
      I1 => start_y_read_reg_524(0),
      I2 => \out\(0),
      I3 => zext_ln20_fu_353_p1(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_225_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(7),
      I1 => start_y_read_reg_524(7),
      I2 => zext_ln20_fu_353_p1(6),
      I3 => start_y_read_reg_524(6),
      O => pixel_1_reg_209_reg_rep_0_0_i_226_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_227: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(5),
      I1 => start_y_read_reg_524(5),
      I2 => zext_ln20_fu_353_p1(4),
      I3 => start_y_read_reg_524(4),
      O => pixel_1_reg_209_reg_rep_0_0_i_227_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_228: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(3),
      I1 => start_y_read_reg_524(3),
      I2 => zext_ln20_fu_353_p1(2),
      I3 => start_y_read_reg_524(2),
      O => pixel_1_reg_209_reg_rep_0_0_i_228_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_229: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \out\(0),
      I1 => start_y_read_reg_524(0),
      I2 => zext_ln20_fu_353_p1(1),
      I3 => start_y_read_reg_524(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_229_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_24_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_23_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_23_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_23_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_23_n_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_fu_478_p2(8 downto 5),
      S(3 downto 0) => pixel_1_reg_209_reg_rep_0_23(8 downto 5)
    );
pixel_1_reg_209_reg_rep_0_0_i_230: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(5),
      I1 => \out\(6),
      I2 => \out\(7),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(6),
      O => pixel_1_reg_209_reg_rep_0_0_i_230_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_231: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(3),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(4),
      O => pixel_1_reg_209_reg_rep_0_0_i_231_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(1),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(2),
      O => pixel_1_reg_209_reg_rep_0_0_i_232_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(0),
      I1 => \out\(0),
      I2 => start_y_read_reg_524(0),
      I3 => \out\(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_233_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(6),
      I1 => \out\(7),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(5),
      I3 => \out\(6),
      O => pixel_1_reg_209_reg_rep_0_0_i_234_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(4),
      I1 => \out\(5),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(3),
      I3 => \out\(4),
      O => pixel_1_reg_209_reg_rep_0_0_i_235_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(2),
      I1 => \out\(3),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(1),
      I3 => \out\(2),
      O => pixel_1_reg_209_reg_rep_0_0_i_236_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(0),
      I1 => start_y_read_reg_524(0),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(0),
      I3 => \out\(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_237_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(6),
      I1 => \out\(6),
      I2 => \out\(7),
      I3 => start_y_read_reg_524(7),
      O => pixel_1_reg_209_reg_rep_0_0_i_238_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(4),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => start_y_read_reg_524(5),
      O => pixel_1_reg_209_reg_rep_0_0_i_239_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_24_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_24_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_24_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_24_n_4,
      CYINIT => pixel_1_reg_209_reg_rep_0_23(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_fu_478_p2(4 downto 1),
      S(3 downto 0) => pixel_1_reg_209_reg_rep_0_23(4 downto 1)
    );
pixel_1_reg_209_reg_rep_0_0_i_240: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(2),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => start_y_read_reg_524(3),
      O => pixel_1_reg_209_reg_rep_0_0_i_240_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => start_y_read_reg_524(1),
      I1 => \out\(0),
      I2 => start_y_read_reg_524(0),
      I3 => \out\(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_241_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_242: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(7),
      I1 => start_y_read_reg_524(7),
      I2 => \out\(6),
      I3 => start_y_read_reg_524(6),
      O => pixel_1_reg_209_reg_rep_0_0_i_242_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_243: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(5),
      I1 => start_y_read_reg_524(5),
      I2 => \out\(4),
      I3 => start_y_read_reg_524(4),
      O => pixel_1_reg_209_reg_rep_0_0_i_243_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(3),
      I1 => start_y_read_reg_524(3),
      I2 => \out\(2),
      I3 => start_y_read_reg_524(2),
      O => pixel_1_reg_209_reg_rep_0_0_i_244_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_245: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(0),
      I1 => start_y_read_reg_524(0),
      I2 => \out\(1),
      I3 => start_y_read_reg_524(1),
      O => pixel_1_reg_209_reg_rep_0_0_i_245_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_246: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_246_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_246_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_246_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_246_n_4,
      CYINIT => \out\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln20_fu_353_p1(4 downto 1),
      S(3 downto 0) => \out\(4 downto 1)
    );
pixel_1_reg_209_reg_rep_0_0_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_47_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_25_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_25_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_25_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_25_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_48_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_49_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_50_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_51_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_52_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_53_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_54_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_55_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(30),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(29),
      I2 => \^co\(0),
      I3 => \j_0_reg_220_reg[30]_i_4_0\,
      O => pixel_1_reg_209_reg_rep_0_0_i_26_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(28),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(27),
      I2 => \j_0_reg_220_reg[30]_i_4_2\,
      I3 => \j_0_reg_220_reg[30]_i_4_1\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_27_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(26),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(25),
      I2 => \j_0_reg_220_reg[30]_i_4_4\,
      I3 => \j_0_reg_220_reg[30]_i_4_3\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_28_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(24),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(23),
      I2 => \j_0_reg_220_reg[30]_i_4_6\,
      I3 => \j_0_reg_220_reg[30]_i_4_5\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_29_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(14),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(14)
    );
pixel_1_reg_209_reg_rep_0_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_4_0\,
      I1 => \^co\(0),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(29),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_18_0(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_30_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(27),
      I1 => \j_0_reg_220_reg[30]_i_4_1\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(28),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_4_2\,
      O => pixel_1_reg_209_reg_rep_0_0_i_31_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(25),
      I1 => \j_0_reg_220_reg[30]_i_4_3\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(26),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_4_4\,
      O => pixel_1_reg_209_reg_rep_0_0_i_32_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(23),
      I1 => \j_0_reg_220_reg[30]_i_4_5\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(24),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_4_6\,
      O => pixel_1_reg_209_reg_rep_0_0_i_33_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_56_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_34_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_34_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_34_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_34_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_57_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_58_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_59_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_60_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_34_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_61_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_62_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_63_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_64_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => add_ln28_reg_540(31),
      I1 => add_ln28_reg_540(30),
      I2 => \^co\(0),
      I3 => \j_0_reg_220_reg[30]_i_4_0\,
      O => pixel_1_reg_209_reg_rep_0_0_i_35_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(29),
      I1 => add_ln28_reg_540(28),
      I2 => \j_0_reg_220_reg[30]_i_4_2\,
      I3 => \j_0_reg_220_reg[30]_i_4_1\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_36_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(27),
      I1 => add_ln28_reg_540(26),
      I2 => \j_0_reg_220_reg[30]_i_4_4\,
      I3 => \j_0_reg_220_reg[30]_i_4_3\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_37_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(25),
      I1 => add_ln28_reg_540(24),
      I2 => \j_0_reg_220_reg[30]_i_4_6\,
      I3 => \j_0_reg_220_reg[30]_i_4_5\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_38_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => \j_0_reg_220_reg[30]_i_4_0\,
      I1 => \^co\(0),
      I2 => add_ln28_reg_540(30),
      I3 => add_ln28_reg_540(31),
      O => pixel_1_reg_209_reg_rep_0_0_i_39_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(13),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(13)
    );
pixel_1_reg_209_reg_rep_0_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(28),
      I1 => \j_0_reg_220_reg[30]_i_4_1\,
      I2 => add_ln28_reg_540(29),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_4_2\,
      O => pixel_1_reg_209_reg_rep_0_0_i_40_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(26),
      I1 => \j_0_reg_220_reg[30]_i_4_3\,
      I2 => add_ln28_reg_540(27),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_4_4\,
      O => pixel_1_reg_209_reg_rep_0_0_i_41_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(24),
      I1 => \j_0_reg_220_reg[30]_i_4_5\,
      I2 => add_ln28_reg_540(25),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_4_6\,
      O => pixel_1_reg_209_reg_rep_0_0_i_42_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_65_n_1,
      CO(3) => icmp_ln28_4_fu_370_p2,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_43_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_43_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_43_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_66_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_67_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_68_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_69_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_70_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_71_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_72_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_73_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_74_n_1,
      CO(3) => icmp_ln28_3_fu_357_p2,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_44_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_44_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_44_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_75_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_76_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_77_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_78_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_44_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_79_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_80_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_81_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_82_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_83_n_1,
      CO(3) => icmp_ln28_1_fu_322_p2,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_45_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_45_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_45_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_84_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_85_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_86_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_87_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_45_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_88_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_89_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_90_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_91_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_92_n_1,
      CO(3) => icmp_ln28_fu_317_p2,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_46_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_46_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_46_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_93_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_94_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_95_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_96_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_46_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_97_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_98_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_99_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_100_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_101_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_47_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_47_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_47_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_47_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_102_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_103_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_104_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_105_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_106_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_107_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_108_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_109_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(22),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(21),
      I2 => \j_0_reg_220_reg[30]_i_6_1\,
      I3 => \j_0_reg_220_reg[30]_i_6_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_48_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(20),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(19),
      I2 => \j_0_reg_220_reg[30]_i_6_3\,
      I3 => \j_0_reg_220_reg[30]_i_6_2\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_49_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(12),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(12)
    );
pixel_1_reg_209_reg_rep_0_0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(18),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(17),
      I2 => \j_0_reg_220_reg[30]_i_6_5\,
      I3 => \j_0_reg_220_reg[30]_i_6_4\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_50_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(16),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_18_0(15),
      I2 => \j_0_reg_220_reg[30]_i_6_7\,
      I3 => \j_0_reg_220_reg[30]_i_6_6\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_51_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(21),
      I1 => \j_0_reg_220_reg[30]_i_6_0\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(22),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_1\,
      O => pixel_1_reg_209_reg_rep_0_0_i_52_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(19),
      I1 => \j_0_reg_220_reg[30]_i_6_2\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(20),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_3\,
      O => pixel_1_reg_209_reg_rep_0_0_i_53_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(17),
      I1 => \j_0_reg_220_reg[30]_i_6_4\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(18),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_5\,
      O => pixel_1_reg_209_reg_rep_0_0_i_54_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_18_0(15),
      I1 => \j_0_reg_220_reg[30]_i_6_6\,
      I2 => pixel_1_reg_209_reg_rep_0_0_i_18_0(16),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_7\,
      O => pixel_1_reg_209_reg_rep_0_0_i_55_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_110_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_56_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_56_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_56_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_56_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_111_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_112_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_113_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_114_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_56_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_115_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_116_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_117_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_118_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(23),
      I1 => add_ln28_reg_540(22),
      I2 => \j_0_reg_220_reg[30]_i_6_1\,
      I3 => \j_0_reg_220_reg[30]_i_6_0\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_57_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(21),
      I1 => add_ln28_reg_540(20),
      I2 => \j_0_reg_220_reg[30]_i_6_3\,
      I3 => \j_0_reg_220_reg[30]_i_6_2\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_58_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(19),
      I1 => add_ln28_reg_540(18),
      I2 => \j_0_reg_220_reg[30]_i_6_5\,
      I3 => \j_0_reg_220_reg[30]_i_6_4\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_59_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(11),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(11)
    );
pixel_1_reg_209_reg_rep_0_0_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => add_ln28_reg_540(17),
      I1 => add_ln28_reg_540(16),
      I2 => \j_0_reg_220_reg[30]_i_6_7\,
      I3 => \j_0_reg_220_reg[30]_i_6_6\,
      I4 => \^co\(0),
      O => pixel_1_reg_209_reg_rep_0_0_i_60_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(22),
      I1 => \j_0_reg_220_reg[30]_i_6_0\,
      I2 => add_ln28_reg_540(23),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_1\,
      O => pixel_1_reg_209_reg_rep_0_0_i_61_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(20),
      I1 => \j_0_reg_220_reg[30]_i_6_2\,
      I2 => add_ln28_reg_540(21),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_3\,
      O => pixel_1_reg_209_reg_rep_0_0_i_62_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(18),
      I1 => \j_0_reg_220_reg[30]_i_6_4\,
      I2 => add_ln28_reg_540(19),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_5\,
      O => pixel_1_reg_209_reg_rep_0_0_i_63_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => add_ln28_reg_540(16),
      I1 => \j_0_reg_220_reg[30]_i_6_6\,
      I2 => add_ln28_reg_540(17),
      I3 => \^co\(0),
      I4 => \j_0_reg_220_reg[30]_i_6_7\,
      O => pixel_1_reg_209_reg_rep_0_0_i_64_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_119_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_65_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_65_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_65_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_65_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_120_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_121_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_122_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_123_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_65_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_124_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_125_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_126_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_127_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(30),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_45_0(29),
      I2 => zext_ln20_fu_353_p1(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_66_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(27),
      I1 => zext_ln20_fu_353_p1(28),
      I2 => zext_ln20_fu_353_p1(29),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(28),
      O => pixel_1_reg_209_reg_rep_0_0_i_67_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(25),
      I1 => zext_ln20_fu_353_p1(26),
      I2 => zext_ln20_fu_353_p1(27),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(26),
      O => pixel_1_reg_209_reg_rep_0_0_i_68_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(23),
      I1 => zext_ln20_fu_353_p1(24),
      I2 => zext_ln20_fu_353_p1(25),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(24),
      O => pixel_1_reg_209_reg_rep_0_0_i_69_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(10),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(10)
    );
pixel_1_reg_209_reg_rep_0_0_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(30),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_45_0(29),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_70_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(28),
      I1 => zext_ln20_fu_353_p1(29),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(27),
      I3 => zext_ln20_fu_353_p1(28),
      O => pixel_1_reg_209_reg_rep_0_0_i_71_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(26),
      I1 => zext_ln20_fu_353_p1(27),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(25),
      I3 => zext_ln20_fu_353_p1(26),
      O => pixel_1_reg_209_reg_rep_0_0_i_72_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(24),
      I1 => zext_ln20_fu_353_p1(25),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(23),
      I3 => zext_ln20_fu_353_p1(24),
      O => pixel_1_reg_209_reg_rep_0_0_i_73_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_131_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_74_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_74_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_74_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_74_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_132_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_133_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_134_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_135_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_74_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_136_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_137_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_138_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_139_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => start_y_read_reg_524(31),
      I1 => start_y_read_reg_524(30),
      I2 => zext_ln20_fu_353_p1(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_75_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(28),
      I1 => zext_ln20_fu_353_p1(28),
      I2 => zext_ln20_fu_353_p1(29),
      I3 => start_y_read_reg_524(29),
      O => pixel_1_reg_209_reg_rep_0_0_i_76_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(26),
      I1 => zext_ln20_fu_353_p1(26),
      I2 => zext_ln20_fu_353_p1(27),
      I3 => start_y_read_reg_524(27),
      O => pixel_1_reg_209_reg_rep_0_0_i_77_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(24),
      I1 => zext_ln20_fu_353_p1(24),
      I2 => zext_ln20_fu_353_p1(25),
      I3 => start_y_read_reg_524(25),
      O => pixel_1_reg_209_reg_rep_0_0_i_78_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(30),
      I1 => start_y_read_reg_524(30),
      I2 => start_y_read_reg_524(31),
      O => pixel_1_reg_209_reg_rep_0_0_i_79_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(9),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(9)
    );
pixel_1_reg_209_reg_rep_0_0_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(29),
      I1 => start_y_read_reg_524(29),
      I2 => zext_ln20_fu_353_p1(28),
      I3 => start_y_read_reg_524(28),
      O => pixel_1_reg_209_reg_rep_0_0_i_80_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(27),
      I1 => start_y_read_reg_524(27),
      I2 => zext_ln20_fu_353_p1(26),
      I3 => start_y_read_reg_524(26),
      O => pixel_1_reg_209_reg_rep_0_0_i_81_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln20_fu_353_p1(25),
      I1 => start_y_read_reg_524(25),
      I2 => zext_ln20_fu_353_p1(24),
      I3 => start_y_read_reg_524(24),
      O => pixel_1_reg_209_reg_rep_0_0_i_82_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_83: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_140_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_83_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_83_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_83_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_83_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_141_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_142_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_143_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_144_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_83_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_145_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_146_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_147_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_148_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(30),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_45_0(29),
      I2 => \out\(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_84_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(27),
      I1 => \out\(28),
      I2 => \out\(29),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(28),
      O => pixel_1_reg_209_reg_rep_0_0_i_85_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(25),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(26),
      O => pixel_1_reg_209_reg_rep_0_0_i_86_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(23),
      I1 => \out\(24),
      I2 => \out\(25),
      I3 => pixel_1_reg_209_reg_rep_0_0_i_45_0(24),
      O => pixel_1_reg_209_reg_rep_0_0_i_87_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \out\(30),
      I1 => pixel_1_reg_209_reg_rep_0_0_i_45_0(29),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_88_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(28),
      I1 => \out\(29),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(27),
      I3 => \out\(28),
      O => pixel_1_reg_209_reg_rep_0_0_i_89_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(8),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(8)
    );
pixel_1_reg_209_reg_rep_0_0_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(26),
      I1 => \out\(27),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(25),
      I3 => \out\(26),
      O => pixel_1_reg_209_reg_rep_0_0_i_90_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_0_i_45_0(24),
      I1 => \out\(25),
      I2 => pixel_1_reg_209_reg_rep_0_0_i_45_0(23),
      I3 => \out\(24),
      O => pixel_1_reg_209_reg_rep_0_0_i_91_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_92: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_1_reg_209_reg_rep_0_0_i_149_n_1,
      CO(3) => pixel_1_reg_209_reg_rep_0_0_i_92_n_1,
      CO(2) => pixel_1_reg_209_reg_rep_0_0_i_92_n_2,
      CO(1) => pixel_1_reg_209_reg_rep_0_0_i_92_n_3,
      CO(0) => pixel_1_reg_209_reg_rep_0_0_i_92_n_4,
      CYINIT => '0',
      DI(3) => pixel_1_reg_209_reg_rep_0_0_i_150_n_1,
      DI(2) => pixel_1_reg_209_reg_rep_0_0_i_151_n_1,
      DI(1) => pixel_1_reg_209_reg_rep_0_0_i_152_n_1,
      DI(0) => pixel_1_reg_209_reg_rep_0_0_i_153_n_1,
      O(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_i_92_O_UNCONNECTED(3 downto 0),
      S(3) => pixel_1_reg_209_reg_rep_0_0_i_154_n_1,
      S(2) => pixel_1_reg_209_reg_rep_0_0_i_155_n_1,
      S(1) => pixel_1_reg_209_reg_rep_0_0_i_156_n_1,
      S(0) => pixel_1_reg_209_reg_rep_0_0_i_157_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => start_y_read_reg_524(31),
      I1 => start_y_read_reg_524(30),
      I2 => \out\(30),
      O => pixel_1_reg_209_reg_rep_0_0_i_93_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(28),
      I1 => \out\(28),
      I2 => \out\(29),
      I3 => start_y_read_reg_524(29),
      O => pixel_1_reg_209_reg_rep_0_0_i_94_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(26),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => start_y_read_reg_524(27),
      O => pixel_1_reg_209_reg_rep_0_0_i_95_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => start_y_read_reg_524(24),
      I1 => \out\(24),
      I2 => \out\(25),
      I3 => start_y_read_reg_524(25),
      O => pixel_1_reg_209_reg_rep_0_0_i_96_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \out\(30),
      I1 => start_y_read_reg_524(30),
      I2 => start_y_read_reg_524(31),
      O => pixel_1_reg_209_reg_rep_0_0_i_97_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(29),
      I1 => start_y_read_reg_524(29),
      I2 => \out\(28),
      I3 => start_y_read_reg_524(28),
      O => pixel_1_reg_209_reg_rep_0_0_i_98_n_1
    );
pixel_1_reg_209_reg_rep_0_0_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(27),
      I1 => start_y_read_reg_524(27),
      I2 => \out\(26),
      I3 => start_y_read_reg_524(26),
      O => pixel_1_reg_209_reg_rep_0_0_i_99_n_1
    );
pixel_1_reg_209_reg_rep_0_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(14),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(14)
    );
pixel_1_reg_209_reg_rep_0_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(5),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(5)
    );
pixel_1_reg_209_reg_rep_0_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(4),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(4)
    );
pixel_1_reg_209_reg_rep_0_11_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(3),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(3)
    );
pixel_1_reg_209_reg_rep_0_11_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(2),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(2)
    );
pixel_1_reg_209_reg_rep_0_11_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(1),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(1)
    );
pixel_1_reg_209_reg_rep_0_11_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(13),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(13)
    );
pixel_1_reg_209_reg_rep_0_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(12),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(12)
    );
pixel_1_reg_209_reg_rep_0_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(11),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(11)
    );
pixel_1_reg_209_reg_rep_0_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(10),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(10)
    );
pixel_1_reg_209_reg_rep_0_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(9),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(9)
    );
pixel_1_reg_209_reg_rep_0_11_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(8),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(8)
    );
pixel_1_reg_209_reg_rep_0_11_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(7),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(7)
    );
pixel_1_reg_209_reg_rep_0_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(6),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(6)
    );
pixel_1_reg_209_reg_rep_0_13_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \^start_x_read_reg_530_reg[31]\(0),
      I3 => \^add_ln28_reg_540_reg[31]\(0),
      I4 => \^pixel_1_reg_209_reg_rep_0_0_i_46_0\,
      O => \ap_CS_fsm_reg[1]_1\
    );
pixel_1_reg_209_reg_rep_0_13_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_23(0),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => ADDRARDADDR(0)
    );
pixel_1_reg_209_reg_rep_0_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(14),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(13)
    );
pixel_1_reg_209_reg_rep_0_22_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(5),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(4)
    );
pixel_1_reg_209_reg_rep_0_22_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(4),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(3)
    );
pixel_1_reg_209_reg_rep_0_22_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(3),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(2)
    );
pixel_1_reg_209_reg_rep_0_22_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(2),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(1)
    );
pixel_1_reg_209_reg_rep_0_22_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(1),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(0)
    );
pixel_1_reg_209_reg_rep_0_22_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(13),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(12)
    );
pixel_1_reg_209_reg_rep_0_22_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(12),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(11)
    );
pixel_1_reg_209_reg_rep_0_22_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(11),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(10)
    );
pixel_1_reg_209_reg_rep_0_22_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(10),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(9)
    );
pixel_1_reg_209_reg_rep_0_22_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(9),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(8)
    );
pixel_1_reg_209_reg_rep_0_22_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(8),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(7)
    );
pixel_1_reg_209_reg_rep_0_22_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(7),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(6)
    );
pixel_1_reg_209_reg_rep_0_22_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_fu_478_p2(6),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]_0\(5)
    );
pixel_1_reg_209_reg_rep_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \^start_x_read_reg_530_reg[31]\(0),
      I3 => \^add_ln28_reg_540_reg[31]\(0),
      I4 => \^pixel_1_reg_209_reg_rep_0_0_i_46_0\,
      O => \ap_CS_fsm_reg[1]_3\
    );
pixel_1_reg_209_reg_rep_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_1_reg_209_reg_rep_0_23(0),
      I1 => \^ap_cs_fsm_reg[1]\,
      O => \pixel_1_reg_209_reg[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata_int[2]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata_int[3]_i_2__1\ : label is "soft_lutpair64";
begin
  Q(0) <= \^q\(0);
\ireg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[0]_0\,
      I2 => \ireg_reg[0]_1\(0),
      I3 => ap_rst_n,
      O => \ireg[3]_i_1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[3]_i_1_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[3]_i_1_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[3]_i_1_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(3),
      Q => \^q\(0),
      R => \ireg[3]_i_1_n_1\
    );
\odata_int[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(0),
      O => D(0)
    );
\odata_int[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(1),
      O => D(1)
    );
\odata_int[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(2),
      O => D(2)
    );
\odata_int[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[3]_0\(3),
      I1 => \^q\(0),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_13\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_1__3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata_int[2]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata_int[3]_i_2__0\ : label is "soft_lutpair62";
begin
  Q(0) <= \^q\(0);
\ireg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[0]_0\,
      I2 => \ireg_reg[0]_1\(0),
      I3 => ap_rst_n,
      O => \ireg[3]_i_1__0_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[3]_i_1__0_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[3]_i_1__0_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[3]_i_1__0_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(3),
      Q => \^q\(0),
      R => \ireg[3]_i_1__0_n_1\
    );
\odata_int[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(0),
      O => D(0)
    );
\odata_int[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(1),
      O => D(1)
    );
\odata_int[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(2),
      O => D(2)
    );
\odata_int[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[3]_0\(3),
      I1 => \^q\(0),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_int_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_21\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata_int[2]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata_int[3]_i_1__3\ : label is "soft_lutpair44";
begin
  Q(0) <= \^q\(0);
\ireg[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axis_video_TREADY,
      I2 => \ireg_reg[0]_0\(0),
      I3 => ap_rst_n,
      O => \ireg[3]_i_1__2_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[3]_i_1__2_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[3]_i_1__2_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[3]_i_1__2_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(3),
      Q => \^q\(0),
      R => \ireg[3]_i_1__2_n_1\
    );
\odata_int[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(0),
      O => D(0)
    );
\odata_int[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(1),
      O => D(1)
    );
\odata_int[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(2),
      O => D(2)
    );
\odata_int[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \odata_int_reg[3]\,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_25\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_int_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_25\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_25\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata_int[2]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata_int[3]_i_1__4\ : label is "soft_lutpair41";
begin
  Q(0) <= \^q\(0);
\ireg[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axis_video_TREADY,
      I2 => \ireg_reg[0]_0\(0),
      I3 => ap_rst_n,
      O => \ireg[3]_i_1__1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[3]_i_1__1_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[3]_i_1__1_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[3]_i_1__1_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[3]_0\(3),
      Q => \^q\(0),
      R => \ireg[3]_i_1__1_n_1\
    );
\odata_int[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(0),
      O => D(0)
    );
\odata_int[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(1),
      O => D(1)
    );
\odata_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[3]_0\(2),
      O => D(2)
    );
\odata_int[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \odata_int_reg[3]\,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1\ is
  signal \ireg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0A0A0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => s_axis_video_TUSER(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => \ireg_reg[0]_1\,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1_n_1\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => \ireg_reg[0]_1\,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_11\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_11\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_11\ is
  signal \ireg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0A0A0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => s_axis_video_TLAST(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => \ireg_reg[0]_1\,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__0_n_1\
    );
\ireg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => \ireg_reg[0]_1\,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__0_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__0_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__0_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_15\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC;
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_15\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_15\ is
  signal \ireg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0A0A0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => s_axis_video_TID(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => \ireg_reg[0]_1\,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__1_n_1\
    );
\ireg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => \ireg_reg[0]_1\,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__1_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_17\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC;
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_17\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_17\ is
  signal \ireg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0A0A0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => s_axis_video_TDEST(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => \ireg_reg[0]_1\,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__2_n_1\
    );
\ireg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => \ireg_reg[0]_1\,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__2_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__2_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__2_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_1\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    tmp_user_V_reg_590 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19\ is
  signal \ireg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => tmp_user_V_reg_590,
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_1\,
      I4 => m_axis_video_TREADY,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__3_n_1\
    );
\ireg[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00040"
    )
        port map (
      I0 => \ireg_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_1\,
      I3 => m_axis_video_TREADY,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__3_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__3_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__3_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_23\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_1\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    tmp_last_V_reg_595 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_23\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_23\ is
  signal \ireg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => tmp_last_V_reg_595,
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_1\,
      I4 => m_axis_video_TREADY,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__4_n_1\
    );
\ireg[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00040"
    )
        port map (
      I0 => \ireg_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_1\,
      I3 => m_axis_video_TREADY,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__4_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__4_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__4_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_27\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_1\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    tmp_id_V_reg_600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_27\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_27\ is
  signal \ireg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => tmp_id_V_reg_600,
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_1\,
      I4 => m_axis_video_TREADY,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__5_n_1\
    );
\ireg[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00040"
    )
        port map (
      I0 => \ireg_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_1\,
      I3 => m_axis_video_TREADY,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__5_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__5_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__5_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_29\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_1\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    tmp_dest_V_reg_605 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_29\ : entity is "xil_defaultlib_ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_29\ is
  signal \ireg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__6_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => tmp_dest_V_reg_605,
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_1\,
      I4 => m_axis_video_TREADY,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1__6_n_1\
    );
\ireg[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00040"
    )
        port map (
      I0 => \ireg_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_1\,
      I3 => m_axis_video_TREADY,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1__6_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__6_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__6_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    \odata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    and_ln28_reg_6100 : out STD_LOGIC;
    \odata_int_reg[24]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[24]_2\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \odata_int_reg[24]_3\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[24]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixel_1_reg_209_reg_rep_0_0__0\ : in STD_LOGIC;
    \ireg_reg[3]\ : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : in STD_LOGIC;
    icmp_ln20_reg_561 : in STD_LOGIC;
    \odata_int_reg[24]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[24]_0\ : in STD_LOGIC;
    \ireg_reg[24]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[24]_5\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_2_n_1 : STD_LOGIC;
  signal \^odata_int_reg[24]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^odata_int_reg[24]_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \icmp_ln29_reg_615[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ireg[3]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata_int[24]_i_2\ : label is "soft_lutpair60";
begin
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  \odata_int_reg[24]_0\(24 downto 0) <= \^odata_int_reg[24]_0\(24 downto 0);
  \odata_int_reg[24]_2\ <= \^odata_int_reg[24]_2\;
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_1,
      I1 => \odata_int_reg[24]_3\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \^odata_int_reg[24]_0\(24),
      O => ap_enable_reg_pp0_iter2_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A808A808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \odata_int_reg[24]_3\,
      I4 => CO(0),
      I5 => \ireg_reg[24]\,
      O => ap_rst_n_0
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => CO(0),
      I1 => \^odata_int_reg[24]_0\(24),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \pixel_1_reg_209_reg_rep_0_0__0\,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => \^ap_enable_reg_pp0_iter0_reg\,
      I2 => ap_enable_reg_pp0_iter2_i_2_n_1,
      I3 => ap_rst_n,
      I4 => Q(0),
      O => ap_rst_n_1
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFA8AA0000"
    )
        port map (
      I0 => \odata_int_reg[24]_3\,
      I1 => CO(0),
      I2 => \^odata_int_reg[24]_0\(24),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \pixel_1_reg_209_reg_rep_0_0__0\,
      I5 => ap_enable_reg_pp0_iter2_reg_1,
      O => ap_enable_reg_pp0_iter2_i_2_n_1
    );
\icmp_ln29_reg_615[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => \^odata_int_reg[24]_0\(24),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => CO(0),
      I4 => \pixel_1_reg_209_reg_rep_0_0__0\,
      O => and_ln28_reg_6100
    );
\ireg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
        port map (
      I0 => \ireg_reg[24]\,
      I1 => \ireg_reg[24]_0\,
      I2 => CO(0),
      I3 => \^odata_int_reg[24]_0\(24),
      I4 => \ireg_reg[24]_1\(0),
      O => E(0)
    );
\ireg[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^odata_int_reg[24]_2\,
      O => D(0)
    );
\ireg[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAFFFF"
    )
        port map (
      I0 => \ireg_reg[3]\,
      I1 => CO(0),
      I2 => \^odata_int_reg[24]_0\(24),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(1),
      I5 => \ireg_reg[3]_0\,
      O => \^odata_int_reg[24]_2\
    );
\ireg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \^odata_int_reg[24]_0\(24),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => CO(0),
      I4 => \ireg_reg[24]\,
      O => \odata_int_reg[24]_1\
    );
\odata_int[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter0_reg\,
      I2 => \odata_int_reg[24]_3\,
      I3 => icmp_ln20_reg_561,
      I4 => \odata_int_reg[24]_4\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\odata_int[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^odata_int_reg[24]_0\(24),
      I2 => CO(0),
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(0),
      Q => \^odata_int_reg[24]_0\(0),
      R => SR(0)
    );
\odata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(10),
      Q => \^odata_int_reg[24]_0\(10),
      R => SR(0)
    );
\odata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(11),
      Q => \^odata_int_reg[24]_0\(11),
      R => SR(0)
    );
\odata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(12),
      Q => \^odata_int_reg[24]_0\(12),
      R => SR(0)
    );
\odata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(13),
      Q => \^odata_int_reg[24]_0\(13),
      R => SR(0)
    );
\odata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(14),
      Q => \^odata_int_reg[24]_0\(14),
      R => SR(0)
    );
\odata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(15),
      Q => \^odata_int_reg[24]_0\(15),
      R => SR(0)
    );
\odata_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(16),
      Q => \^odata_int_reg[24]_0\(16),
      R => SR(0)
    );
\odata_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(17),
      Q => \^odata_int_reg[24]_0\(17),
      R => SR(0)
    );
\odata_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(18),
      Q => \^odata_int_reg[24]_0\(18),
      R => SR(0)
    );
\odata_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(19),
      Q => \^odata_int_reg[24]_0\(19),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(1),
      Q => \^odata_int_reg[24]_0\(1),
      R => SR(0)
    );
\odata_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(20),
      Q => \^odata_int_reg[24]_0\(20),
      R => SR(0)
    );
\odata_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(21),
      Q => \^odata_int_reg[24]_0\(21),
      R => SR(0)
    );
\odata_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(22),
      Q => \^odata_int_reg[24]_0\(22),
      R => SR(0)
    );
\odata_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(23),
      Q => \^odata_int_reg[24]_0\(23),
      R => SR(0)
    );
\odata_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(24),
      Q => \^odata_int_reg[24]_0\(24),
      R => SR(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(2),
      Q => \^odata_int_reg[24]_0\(2),
      R => SR(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(3),
      Q => \^odata_int_reg[24]_0\(3),
      R => SR(0)
    );
\odata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(4),
      Q => \^odata_int_reg[24]_0\(4),
      R => SR(0)
    );
\odata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(5),
      Q => \^odata_int_reg[24]_0\(5),
      R => SR(0)
    );
\odata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(6),
      Q => \^odata_int_reg[24]_0\(6),
      R => SR(0)
    );
\odata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(7),
      Q => \^odata_int_reg[24]_0\(7),
      R => SR(0)
    );
\odata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(8),
      Q => \^odata_int_reg[24]_0\(8),
      R => SR(0)
    );
\odata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int_reg[0]_0\(0),
      D => \odata_int_reg[24]_5\(9),
      Q => \^odata_int_reg[24]_0\(9),
      R => SR(0)
    );
pixel_1_reg_209_reg_rep_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^odata_int_reg[24]_0\(24),
      I3 => CO(0),
      I4 => \pixel_1_reg_209_reg_rep_0_0__0\,
      O => \ap_CS_fsm_reg[1]_1\
    );
pixel_1_reg_209_reg_rep_0_13_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^odata_int_reg[24]_0\(24),
      I3 => CO(0),
      I4 => \pixel_1_reg_209_reg_rep_0_0__0\,
      O => ce0
    );
pixel_1_reg_209_reg_rep_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^odata_int_reg[24]_0\(24),
      I3 => CO(0),
      I4 => \pixel_1_reg_209_reg_rep_0_0__0\,
      O => \ap_CS_fsm_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_32 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axis_video_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \ireg_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_32 : entity is "xil_defaultlib_obuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC;
begin
  Q(24 downto 0) <= \^q\(24 downto 0);
  SR(0) <= \^sr\(0);
\ireg[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^q\(24),
      I2 => \ireg_reg[24]\(0),
      O => m_axis_video_TREADY_0(0)
    );
\odata_int[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata_int[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(24),
      I1 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\odata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\odata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\odata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\odata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\odata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\odata_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\odata_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\odata_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\odata_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\odata_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\odata_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\odata_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\odata_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\odata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[3]\ : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\ireg[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[3]\,
      I1 => \^q\(3),
      I2 => \ireg_reg[3]_0\(0),
      O => E(0)
    );
\odata_int[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \odata_int_reg[0]_0\,
      O => \p_0_in__0\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[3]\ : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_14\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\ireg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[3]\,
      I1 => \^q\(3),
      I2 => \ireg_reg[3]_0\(0),
      O => E(0)
    );
\odata_int[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \odata_int_reg[0]_0\,
      O => \p_0_in__0\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_22\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \ireg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_22\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\ireg[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^q\(3),
      I2 => \ireg_reg[3]\(0),
      O => E(0)
    );
\odata_int[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(3),
      I1 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_26\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \ireg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_26\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\ireg[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^q\(3),
      I2 => \ireg_reg[3]\(0),
      O => E(0)
    );
\odata_int[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(3),
      I1 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TUSER_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_3\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_4\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1\ is
  signal \odata_int[0]_i_1_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \^s_axis_video_tuser_int\ : STD_LOGIC;
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
  s_axis_video_TUSER_int <= \^s_axis_video_tuser_int\;
\odata_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_4\,
      I1 => p_0_in,
      I2 => s_axis_video_TUSER(0),
      I3 => \p_0_in__0\,
      I4 => \^s_axis_video_tuser_int\,
      O => \odata_int[0]_i_1_n_1\
    );
\odata_int[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \odata_int_reg[0]_0\(0),
      I3 => \odata_int_reg[0]_1\,
      I4 => \odata_int_reg[0]_2\(0),
      I5 => \odata_int_reg[0]_3\,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => p_0_in,
      I2 => \^odata_int_reg[1]_0\,
      I3 => \odata_int_reg[1]_1\,
      O => \odata_int[1]_i_1_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1_n_1\,
      Q => \^s_axis_video_tuser_int\,
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_12\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TLAST_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_3\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_4\ : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_12\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_12\ is
  signal \odata_int[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \^s_axis_video_tlast_int\ : STD_LOGIC;
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
  s_axis_video_TLAST_int <= \^s_axis_video_tlast_int\;
\odata_int[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_4\,
      I1 => p_0_in,
      I2 => s_axis_video_TLAST(0),
      I3 => \p_0_in__0\,
      I4 => \^s_axis_video_tlast_int\,
      O => \odata_int[0]_i_1__0_n_1\
    );
\odata_int[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \odata_int_reg[0]_0\(0),
      I3 => \odata_int_reg[0]_1\,
      I4 => \odata_int_reg[0]_2\(0),
      I5 => \odata_int_reg[0]_3\,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => p_0_in,
      I2 => \^odata_int_reg[1]_0\,
      I3 => \odata_int_reg[1]_1\,
      O => \odata_int[1]_i_1__0_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__0_n_1\,
      Q => \^s_axis_video_tlast_int\,
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__0_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_16\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TID_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_3\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_4\ : in STD_LOGIC;
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_16\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_16\ is
  signal \odata_int[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \^s_axis_video_tid_int\ : STD_LOGIC;
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
  s_axis_video_TID_int <= \^s_axis_video_tid_int\;
\odata_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_4\,
      I1 => p_0_in,
      I2 => s_axis_video_TID(0),
      I3 => \p_0_in__0\,
      I4 => \^s_axis_video_tid_int\,
      O => \odata_int[0]_i_1__1_n_1\
    );
\odata_int[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \odata_int_reg[0]_0\(0),
      I3 => \odata_int_reg[0]_1\,
      I4 => \odata_int_reg[0]_2\(0),
      I5 => \odata_int_reg[0]_3\,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => p_0_in,
      I2 => \^odata_int_reg[1]_0\,
      I3 => \odata_int_reg[1]_1\,
      O => \odata_int[1]_i_1__1_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__1_n_1\,
      Q => \^s_axis_video_tid_int\,
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__1_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_18\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TDEST_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_3\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_4\ : in STD_LOGIC;
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_18\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_18\ is
  signal \odata_int[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \^s_axis_video_tdest_int\ : STD_LOGIC;
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
  s_axis_video_TDEST_int <= \^s_axis_video_tdest_int\;
\odata_int[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_4\,
      I1 => p_0_in,
      I2 => s_axis_video_TDEST(0),
      I3 => \p_0_in__0\,
      I4 => \^s_axis_video_tdest_int\,
      O => \odata_int[0]_i_1__2_n_1\
    );
\odata_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \odata_int_reg[0]_0\(0),
      I3 => \odata_int_reg[0]_1\,
      I4 => \odata_int_reg[0]_2\(0),
      I5 => \odata_int_reg[0]_3\,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => p_0_in,
      I2 => \^odata_int_reg[1]_0\,
      I3 => \odata_int_reg[1]_1\,
      O => \odata_int[1]_i_1__2_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__2_n_1\,
      Q => \^s_axis_video_tdest_int\,
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__2_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    tmp_user_V_reg_590 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20\ is
  signal \^m_axis_video_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata_int[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_2__7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__3\ : label is "soft_lutpair46";
begin
  m_axis_video_TUSER(0) <= \^m_axis_video_tuser\(0);
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
\odata_int[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_0\,
      I1 => p_0_in,
      I2 => tmp_user_V_reg_590,
      I3 => \p_0_in__0\,
      I4 => \^m_axis_video_tuser\(0),
      O => \odata_int[0]_i_1__3_n_1\
    );
\odata_int[0]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => p_0_in,
      I1 => \odata_int_reg[1]_1\,
      I2 => \^odata_int_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      O => \odata_int[1]_i_1__3_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__3_n_1\,
      Q => \^m_axis_video_tuser\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__3_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_24\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    tmp_last_V_reg_595 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_24\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_24\ is
  signal \^m_axis_video_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata_int[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_2__6\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__4\ : label is "soft_lutpair43";
begin
  m_axis_video_TLAST(0) <= \^m_axis_video_tlast\(0);
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
\odata_int[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_0\,
      I1 => p_0_in,
      I2 => tmp_last_V_reg_595,
      I3 => \p_0_in__0\,
      I4 => \^m_axis_video_tlast\(0),
      O => \odata_int[0]_i_1__4_n_1\
    );
\odata_int[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => p_0_in,
      I1 => \odata_int_reg[1]_1\,
      I2 => \^odata_int_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      O => \odata_int[1]_i_1__4_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__4_n_1\,
      Q => \^m_axis_video_tlast\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__4_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_28\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    tmp_id_V_reg_600 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_28\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_28\ is
  signal \^m_axis_video_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata_int[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_2__5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__5\ : label is "soft_lutpair40";
begin
  m_axis_video_TID(0) <= \^m_axis_video_tid\(0);
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
\odata_int[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_0\,
      I1 => p_0_in,
      I2 => tmp_id_V_reg_600,
      I3 => \p_0_in__0\,
      I4 => \^m_axis_video_tid\(0),
      O => \odata_int[0]_i_1__5_n_1\
    );
\odata_int[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => p_0_in,
      I1 => \odata_int_reg[1]_1\,
      I2 => \^odata_int_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      O => \odata_int[1]_i_1__5_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__5_n_1\,
      Q => \^m_axis_video_tid\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__5_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_30\ is
  port (
    \icmp_ln20_reg_561_reg[0]\ : out STD_LOGIC;
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln20_reg_561 : in STD_LOGIC;
    \ireg[24]_i_4\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_int_reg[1]_1\ : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    tmp_dest_V_reg_605 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_30\ : entity is "xil_defaultlib_obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_30\ is
  signal \^m_axis_video_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata_int[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__6_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_2__4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__6\ : label is "soft_lutpair39";
begin
  m_axis_video_TDEST(0) <= \^m_axis_video_tdest\(0);
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
\ireg[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln20_reg_561,
      I1 => \ireg[24]_i_4\,
      O => \icmp_ln20_reg_561_reg[0]\
    );
\odata_int[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_int_reg[0]_0\,
      I1 => p_0_in,
      I2 => tmp_dest_V_reg_605,
      I3 => \p_0_in__0\,
      I4 => \^m_axis_video_tdest\(0),
      O => \odata_int[0]_i_1__6_n_1\
    );
\odata_int[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \^odata_int_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => m_axis_video_TREADY,
      O => \p_0_in__0\
    );
\odata_int[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => p_0_in,
      I1 => \odata_int_reg[1]_1\,
      I2 => \^odata_int_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      O => \odata_int[1]_i_1__6_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__6_n_1\,
      Q => \^m_axis_video_tdest\(0),
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__6_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln28_reg_540_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_x_read_reg_530_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_0_reg_220_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[24]\ : out STD_LOGIC;
    \icmp_ln20_reg_561_reg[0]\ : out STD_LOGIC;
    j_0_reg_220 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    pixel_1_reg_209 : out STD_LOGIC;
    pixel_1_reg_209_reg_rep_0_0_i_46 : out STD_LOGIC;
    \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[24]_0\ : out STD_LOGIC;
    \odata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \pixel_1_reg_209_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln20_reg_561_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \pixel_1_reg_209_reg[14]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \pixel_1_reg_209_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pixel_1_reg_209_reg_rep_0_23 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \j_0_reg_220_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \odata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln20_reg_561_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : in STD_LOGIC;
    icmp_ln20_reg_561 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ireg_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ireg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    icmp_ln29_reg_615 : in STD_LOGIC;
    and_ln28_reg_610 : in STD_LOGIC;
    hsize_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \j_0_reg_220_reg[30]_i_24\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_24_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_15_6\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_5\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_6_6\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_0\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_1\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_2\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_3\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_4\ : in STD_LOGIC;
    \j_0_reg_220_reg[30]_i_4_5\ : in STD_LOGIC;
    pixel_1_reg_209_reg_rep_0_0_i_18 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    add_ln28_reg_540 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start_y_read_reg_524 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pixel_1_reg_209_reg_rep_0_0_i_45 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \odata_int_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \odata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    \ireg_reg[24]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_5_n_1\ : STD_LOGIC;
  signal cdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^odata_int_reg[24]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair38";
begin
  SR(0) <= \^sr\(0);
  \ireg_reg[24]\(0) <= \^ireg_reg[24]\(0);
  \odata_int_reg[24]_0\(24 downto 0) <= \^odata_int_reg[24]_0\(24 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(2),
      I1 => m_axis_video_TREADY,
      I2 => \count_reg_n_1_[1]\,
      I3 => \count_reg_n_1_[0]\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => Q(2),
      O => \ap_CS_fsm[2]_i_5_n_1\
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F505050"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \count_reg_n_1_[1]\,
      I3 => \count_reg_n_1_[0]\,
      I4 => ap_rst_n,
      O => \count[0]_i_1_n_1\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => \count_reg_n_1_[1]\,
      I3 => \count_reg[0]_0\,
      O => count(1)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_1_[1]\,
      R => \^sr\(0)
    );
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_31
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(2 downto 1),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln28_reg_540(31 downto 0) => add_ln28_reg_540(31 downto 0),
      \add_ln28_reg_540_reg[31]\(0) => \add_ln28_reg_540_reg[31]\(0),
      and_ln28_reg_610 => and_ln28_reg_610,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[1]_3\ => \ap_CS_fsm_reg[1]_3\,
      \ap_CS_fsm_reg[1]_4\ => \ap_CS_fsm_reg[1]_4\,
      \ap_CS_fsm_reg[1]_5\ => \ap_CS_fsm_reg[1]_5\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm[2]_i_5_n_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      hsize_in(31 downto 0) => hsize_in(31 downto 0),
      icmp_ln20_reg_561 => icmp_ln20_reg_561,
      icmp_ln20_reg_561_pp0_iter1_reg => icmp_ln20_reg_561_pp0_iter1_reg,
      \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\ => \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\,
      \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\ => \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\,
      \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_1\ => \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_1\,
      \icmp_ln20_reg_561_reg[0]\ => \icmp_ln20_reg_561_reg[0]\,
      \icmp_ln20_reg_561_reg[0]_0\ => \icmp_ln20_reg_561_reg[0]_0\,
      icmp_ln29_reg_615 => icmp_ln29_reg_615,
      \ireg_reg[0]_0\(0) => \^odata_int_reg[24]_0\(24),
      \ireg_reg[23]_0\(23 downto 0) => \ireg_reg[23]\(23 downto 0),
      \ireg_reg[23]_1\(23 downto 0) => \ireg_reg[23]_0\(23 downto 0),
      \ireg_reg[24]_0\(0) => \^ireg_reg[24]\(0),
      \ireg_reg[24]_1\ => \ireg_reg[24]_0\,
      \ireg_reg[24]_2\(23 downto 0) => cdata(23 downto 0),
      \ireg_reg[24]_3\(0) => ireg01_out,
      \ireg_reg[24]_4\(0) => \ireg_reg[24]_1\(0),
      j_0_reg_220(0) => j_0_reg_220(0),
      \j_0_reg_220_reg[0]\ => \j_0_reg_220_reg[0]\,
      \j_0_reg_220_reg[0]_0\ => \j_0_reg_220_reg[0]_0\,
      \j_0_reg_220_reg[30]_i_15_0\ => \j_0_reg_220_reg[30]_i_15\,
      \j_0_reg_220_reg[30]_i_15_1\ => \j_0_reg_220_reg[30]_i_15_0\,
      \j_0_reg_220_reg[30]_i_15_2\ => \j_0_reg_220_reg[30]_i_15_1\,
      \j_0_reg_220_reg[30]_i_15_3\ => \j_0_reg_220_reg[30]_i_15_2\,
      \j_0_reg_220_reg[30]_i_15_4\ => \j_0_reg_220_reg[30]_i_15_3\,
      \j_0_reg_220_reg[30]_i_15_5\ => \j_0_reg_220_reg[30]_i_15_4\,
      \j_0_reg_220_reg[30]_i_15_6\ => \j_0_reg_220_reg[30]_i_15_5\,
      \j_0_reg_220_reg[30]_i_15_7\ => \j_0_reg_220_reg[30]_i_15_6\,
      \j_0_reg_220_reg[30]_i_24_0\ => \j_0_reg_220_reg[30]_i_24\,
      \j_0_reg_220_reg[30]_i_24_1\ => \j_0_reg_220_reg[30]_i_24_0\,
      \j_0_reg_220_reg[30]_i_24_2\ => \j_0_reg_220_reg[30]_i_24_1\,
      \j_0_reg_220_reg[30]_i_24_3\ => \j_0_reg_220_reg[30]_i_24_2\,
      \j_0_reg_220_reg[30]_i_24_4\ => \j_0_reg_220_reg[30]_i_24_3\,
      \j_0_reg_220_reg[30]_i_24_5\ => \j_0_reg_220_reg[30]_i_24_4\,
      \j_0_reg_220_reg[30]_i_24_6\ => \j_0_reg_220_reg[30]_i_24_5\,
      \j_0_reg_220_reg[30]_i_4_0\ => \j_0_reg_220_reg[30]_i_4\,
      \j_0_reg_220_reg[30]_i_4_1\ => \j_0_reg_220_reg[30]_i_4_0\,
      \j_0_reg_220_reg[30]_i_4_2\ => \j_0_reg_220_reg[30]_i_4_1\,
      \j_0_reg_220_reg[30]_i_4_3\ => \j_0_reg_220_reg[30]_i_4_2\,
      \j_0_reg_220_reg[30]_i_4_4\ => \j_0_reg_220_reg[30]_i_4_3\,
      \j_0_reg_220_reg[30]_i_4_5\ => \j_0_reg_220_reg[30]_i_4_4\,
      \j_0_reg_220_reg[30]_i_4_6\ => \j_0_reg_220_reg[30]_i_4_5\,
      \j_0_reg_220_reg[30]_i_6_0\ => \j_0_reg_220_reg[30]_i_6\,
      \j_0_reg_220_reg[30]_i_6_1\ => \j_0_reg_220_reg[30]_i_6_0\,
      \j_0_reg_220_reg[30]_i_6_2\ => \j_0_reg_220_reg[30]_i_6_1\,
      \j_0_reg_220_reg[30]_i_6_3\ => \j_0_reg_220_reg[30]_i_6_2\,
      \j_0_reg_220_reg[30]_i_6_4\ => \j_0_reg_220_reg[30]_i_6_3\,
      \j_0_reg_220_reg[30]_i_6_5\ => \j_0_reg_220_reg[30]_i_6_4\,
      \j_0_reg_220_reg[30]_i_6_6\ => \j_0_reg_220_reg[30]_i_6_5\,
      \j_0_reg_220_reg[30]_i_6_7\ => \j_0_reg_220_reg[30]_i_6_6\,
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[0]\(0) => \odata_int_reg[0]\(0),
      \odata_int_reg[0]_0\(0) => \odata_int_reg[0]_0\(0),
      \odata_int_reg[23]\(23 downto 0) => \odata_int_reg[23]\(23 downto 0),
      \odata_int_reg[24]\ => \odata_int_reg[24]\,
      \out\(30 downto 0) => \out\(30 downto 0),
      pixel_1_reg_209 => pixel_1_reg_209,
      \pixel_1_reg_209_reg[0]\(0) => \pixel_1_reg_209_reg[0]\(0),
      \pixel_1_reg_209_reg[14]\(14 downto 0) => \pixel_1_reg_209_reg[14]\(14 downto 0),
      \pixel_1_reg_209_reg[14]_0\(13 downto 0) => \pixel_1_reg_209_reg[14]_0\(13 downto 0),
      pixel_1_reg_209_reg_rep_0_0_i_18_0(30 downto 0) => pixel_1_reg_209_reg_rep_0_0_i_18(30 downto 0),
      pixel_1_reg_209_reg_rep_0_0_i_45_0(30 downto 0) => pixel_1_reg_209_reg_rep_0_0_i_45(30 downto 0),
      pixel_1_reg_209_reg_rep_0_0_i_46_0 => pixel_1_reg_209_reg_rep_0_0_i_46,
      pixel_1_reg_209_reg_rep_0_23(14 downto 0) => pixel_1_reg_209_reg_rep_0_23(14 downto 0),
      sel => sel,
      \start_x_read_reg_530_reg[31]\(0) => \start_x_read_reg_530_reg[31]\(0),
      start_y_read_reg_524(31 downto 0) => start_y_read_reg_524(31 downto 0)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_32
     port map (
      D(24) => \odata_int_reg[24]_1\(0),
      D(23 downto 0) => cdata(23 downto 0),
      Q(24 downto 0) => \^odata_int_reg[24]_0\(24 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[24]\(0) => \^ireg_reg[24]\(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0(0) => ireg01_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_4 is
  port (
    \bound_reg_556_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    \odata_int_reg[24]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    and_ln28_reg_6100 : out STD_LOGIC;
    \odata_int_reg[24]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[24]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \odata_int_reg[24]_2\ : in STD_LOGIC;
    \ireg_reg[24]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixel_1_reg_209_reg_rep_0_0__0\ : in STD_LOGIC;
    \ireg_reg[3]\ : in STD_LOGIC;
    \ireg_reg[3]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \ireg_reg[24]_i_5\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    indvar_flatten_reg_187_reg : in STD_LOGIC_VECTOR ( 63 downto 0 );
    icmp_ln20_reg_561 : in STD_LOGIC;
    \odata_int_reg[24]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_4 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_4 is
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^bound_reg_556_reg[63]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cdata : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal \^odata_int_reg[24]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \bound_reg_556_reg[63]\(0) <= \^bound_reg_556_reg[63]\(0);
  \odata_int_reg[24]\(24 downto 0) <= \^odata_int_reg[24]\(24 downto 0);
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf
     port map (
      CO(0) => \^bound_reg_556_reg[63]\(0),
      D(24) => s_axis_video_TVALID,
      D(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      \ap_CS_fsm_reg[1]\ => \^ap_cs_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_rst_n => ap_rst_n,
      indvar_flatten_reg_187_reg(63 downto 0) => indvar_flatten_reg_187_reg(63 downto 0),
      \ireg_reg[0]_0\ => \ireg_reg[24]\,
      \ireg_reg[0]_1\(0) => \^odata_int_reg[24]\(24),
      \ireg_reg[0]_2\(0) => Q(1),
      \ireg_reg[24]_i_5_0\(63 downto 0) => \ireg_reg[24]_i_5\(63 downto 0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TVALID(24 downto 0) => cdata(24 downto 0)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf
     port map (
      CO(0) => \^bound_reg_556_reg[63]\(0),
      D(0) => D(0),
      E(0) => ireg01_out,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      and_ln28_reg_6100 => and_ln28_reg_6100,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]_0\(0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_2\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp0_iter2_reg_1 => ap_enable_reg_pp0_iter2_reg_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      ce0 => ce0,
      icmp_ln20_reg_561 => icmp_ln20_reg_561,
      \ireg_reg[24]\ => \ireg_reg[24]\,
      \ireg_reg[24]_0\ => \^ap_cs_fsm_reg[1]\,
      \ireg_reg[24]_1\(0) => p_0_in,
      \ireg_reg[3]\ => \ireg_reg[3]\,
      \ireg_reg[3]_0\ => \ireg_reg[3]_0\,
      \odata_int_reg[0]_0\(0) => E(0),
      \odata_int_reg[24]_0\(24 downto 0) => \^odata_int_reg[24]\(24 downto 0),
      \odata_int_reg[24]_1\ => \odata_int_reg[24]_0\,
      \odata_int_reg[24]_2\ => \odata_int_reg[24]_1\,
      \odata_int_reg[24]_3\ => \odata_int_reg[24]_2\,
      \odata_int_reg[24]_4\(0) => \odata_int_reg[24]_3\(0),
      \odata_int_reg[24]_5\(24 downto 0) => cdata(24 downto 0),
      \pixel_1_reg_209_reg_rep_0_0__0\ => \pixel_1_reg_209_reg_rep_0_0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  port (
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_int_reg[3]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  signal cdata : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_25\
     port map (
      D(3) => ibuf_inst_n_2,
      D(2 downto 0) => cdata(2 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\(0) => obuf_inst_n_1,
      \ireg_reg[3]_0\(3 downto 0) => D(3 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[3]\ => \odata_int_reg[3]\
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_26\
     port map (
      D(3) => ibuf_inst_n_2,
      D(2 downto 0) => cdata(2 downto 0),
      E(0) => ireg01_out,
      Q(3) => obuf_inst_n_1,
      Q(2 downto 0) => m_axis_video_TKEEP(2 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \ireg_reg[3]\(0) => p_0_in,
      m_axis_video_TREADY => m_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_2\ is
  port (
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_int_reg[3]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_2\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_2\ is
  signal cdata : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_21\
     port map (
      D(3) => ibuf_inst_n_2,
      D(2 downto 0) => cdata(2 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\(0) => obuf_inst_n_1,
      \ireg_reg[3]_0\(3 downto 0) => D(3 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[3]\ => \odata_int_reg[3]\
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_22\
     port map (
      D(3) => ibuf_inst_n_2,
      D(2 downto 0) => cdata(2 downto 0),
      E(0) => ireg01_out,
      Q(3) => obuf_inst_n_1,
      Q(2 downto 0) => m_axis_video_TSTRB(2 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \ireg_reg[3]\(0) => p_0_in,
      m_axis_video_TREADY => m_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_7\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_7\ is
  signal cdata : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_13\
     port map (
      D(3 downto 0) => cdata(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => \ireg_reg[3]\,
      \ireg_reg[0]_1\(0) => obuf_inst_n_1,
      \ireg_reg[3]_0\(3) => s_axis_video_TVALID,
      \ireg_reg[3]_0\(2 downto 0) => s_axis_video_TKEEP(2 downto 0)
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_14\
     port map (
      D(3 downto 0) => cdata(3 downto 0),
      E(0) => ireg01_out,
      Q(3) => obuf_inst_n_1,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \ireg_reg[3]\ => \ireg_reg[3]\,
      \ireg_reg[3]_0\(0) => p_0_in,
      \odata_int_reg[0]_0\ => \odata_int_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_9\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_9\ is
  signal cdata : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0\
     port map (
      D(3 downto 0) => cdata(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => \ireg_reg[3]\,
      \ireg_reg[0]_1\(0) => obuf_inst_n_1,
      \ireg_reg[3]_0\(3) => s_axis_video_TVALID,
      \ireg_reg[3]_0\(2 downto 0) => s_axis_video_TSTRB(2 downto 0)
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0\
     port map (
      D(3 downto 0) => cdata(3 downto 0),
      E(0) => ireg01_out,
      Q(3) => obuf_inst_n_1,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \ireg_reg[3]\ => \ireg_reg[3]\,
      \ireg_reg[3]_0\(0) => p_0_in,
      \odata_int_reg[0]_0\ => \odata_int_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3\ is
  port (
    \icmp_ln20_reg_561_reg[0]\ : out STD_LOGIC;
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln20_reg_561 : in STD_LOGIC;
    \ireg[24]_i_4\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    tmp_dest_V_reg_605 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_29\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => \odata_int_reg[1]\,
      \ireg_reg[1]_1\ => obuf_inst_n_2,
      m_axis_video_TREADY => m_axis_video_TREADY,
      p_0_in => p_0_in,
      tmp_dest_V_reg_605 => tmp_dest_V_reg_605
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_30\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      icmp_ln20_reg_561 => icmp_ln20_reg_561,
      \icmp_ln20_reg_561_reg[0]\ => \icmp_ln20_reg_561_reg[0]\,
      \ireg[24]_i_4\ => \ireg[24]_i_4\,
      m_axis_video_TDEST(0) => m_axis_video_TDEST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[0]_0\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_2,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      tmp_dest_V_reg_605 => tmp_dest_V_reg_605
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_0\ is
  port (
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    tmp_id_V_reg_600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_0\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_0\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_27\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => \odata_int_reg[1]\,
      \ireg_reg[1]_1\ => obuf_inst_n_1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      p_0_in => p_0_in,
      tmp_id_V_reg_600 => tmp_id_V_reg_600
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_28\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TID(0) => m_axis_video_TID(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[0]_0\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      tmp_id_V_reg_600 => tmp_id_V_reg_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    tmp_last_V_reg_595 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_1\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_1\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_23\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => \odata_int_reg[1]\,
      \ireg_reg[1]_1\ => obuf_inst_n_1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      p_0_in => p_0_in,
      tmp_last_V_reg_595 => tmp_last_V_reg_595
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_24\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[0]_0\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      tmp_last_V_reg_595 => tmp_last_V_reg_595
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_10\ is
  port (
    s_axis_video_TUSER_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \odata_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_2\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_10\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_10\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[0]_1\ => \ireg_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]_0\(0) => \odata_int_reg[0]\(0),
      \odata_int_reg[0]_1\ => \odata_int_reg[0]_0\,
      \odata_int_reg[0]_2\(0) => \odata_int_reg[0]_1\(0),
      \odata_int_reg[0]_3\ => \odata_int_reg[0]_2\,
      \odata_int_reg[0]_4\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TUSER_int => s_axis_video_TUSER_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_3\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    tmp_user_V_reg_590 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_3\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_3\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_19\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => \odata_int_reg[1]\,
      \ireg_reg[1]_1\ => obuf_inst_n_1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      p_0_in => p_0_in,
      tmp_user_V_reg_590 => tmp_user_V_reg_590
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_20\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      \odata_int_reg[0]_0\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      tmp_user_V_reg_590 => tmp_user_V_reg_590
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_5\ is
  port (
    s_axis_video_TDEST_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \odata_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_2\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC;
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_5\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_5\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_17\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[0]_1\ => \ireg_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      s_axis_video_TDEST(0) => s_axis_video_TDEST(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_18\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]_0\(0) => \odata_int_reg[0]\(0),
      \odata_int_reg[0]_1\ => \odata_int_reg[0]_0\,
      \odata_int_reg[0]_2\(0) => \odata_int_reg[0]_1\(0),
      \odata_int_reg[0]_3\ => \odata_int_reg[0]_2\,
      \odata_int_reg[0]_4\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      s_axis_video_TDEST(0) => s_axis_video_TDEST(0),
      s_axis_video_TDEST_int => s_axis_video_TDEST_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_6\ is
  port (
    s_axis_video_TID_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \odata_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_2\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC;
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_6\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_6\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_15\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[0]_1\ => \ireg_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      s_axis_video_TID(0) => s_axis_video_TID(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_16\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]_0\(0) => \odata_int_reg[0]\(0),
      \odata_int_reg[0]_1\ => \odata_int_reg[0]_0\,
      \odata_int_reg[0]_2\(0) => \odata_int_reg[0]_1\(0),
      \odata_int_reg[0]_3\ => \odata_int_reg[0]_2\,
      \odata_int_reg[0]_4\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      s_axis_video_TID(0) => s_axis_video_TID(0),
      s_axis_video_TID_int => s_axis_video_TID_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_8\ is
  port (
    s_axis_video_TLAST_int : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \odata_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_2\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \odata_int_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_8\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_8\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized1_11\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[0]_1\ => \ireg_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized1_12\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]_0\(0) => \odata_int_reg[0]\(0),
      \odata_int_reg[0]_1\ => \odata_int_reg[0]_0\,
      \odata_int_reg[0]_2\(0) => \odata_int_reg[0]_1\(0),
      \odata_int_reg[0]_3\ => \odata_int_reg[0]_2\,
      \odata_int_reg[0]_4\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      \odata_int_reg[1]_1\ => \odata_int_reg[1]\,
      p_0_in => p_0_in,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int => s_axis_video_TLAST_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    hsize_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vsize_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln23_fu_492_p2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal add_ln28_1_fu_237_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal add_ln28_1_reg_545 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal add_ln28_fu_231_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal add_ln28_reg_540 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal and_ln28_reg_610 : STD_LOGIC;
  signal and_ln28_reg_6100 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_1 : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_100\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_101\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_102\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_103\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_104\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_105\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_106\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_59\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_60\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_61\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_62\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_63\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_64\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_65\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_66\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_67\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_68\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_69\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_70\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_71\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_72\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_73\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_74\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_75\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_76\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_77\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_78\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_79\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_80\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_81\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_82\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_83\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_84\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_85\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_86\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_87\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_88\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_89\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_90\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_91\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_92\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_93\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_94\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_95\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_96\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_97\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_98\ : STD_LOGIC;
  signal \bound_fu_307_p2__0_n_99\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_100\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_101\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_102\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_103\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_104\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_105\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_106\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_107\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_108\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_109\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_110\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_111\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_112\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_113\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_114\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_115\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_116\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_117\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_118\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_119\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_120\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_121\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_122\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_123\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_124\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_125\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_126\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_127\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_128\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_129\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_130\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_131\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_132\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_133\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_134\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_135\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_136\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_137\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_138\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_139\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_140\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_141\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_142\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_143\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_144\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_145\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_146\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_147\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_148\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_149\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_150\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_151\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_152\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_153\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_154\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_59\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_60\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_61\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_62\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_63\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_64\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_65\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_66\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_67\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_68\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_69\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_70\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_71\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_72\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_73\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_74\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_75\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_76\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_77\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_78\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_79\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_80\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_81\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_82\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_83\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_84\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_85\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_86\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_87\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_88\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_89\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_90\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_91\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_92\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_93\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_94\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_95\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_96\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_97\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_98\ : STD_LOGIC;
  signal \bound_fu_307_p2__1_n_99\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_100\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_101\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_102\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_103\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_104\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_105\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_106\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_59\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_60\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_61\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_62\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_63\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_64\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_65\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_66\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_67\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_68\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_69\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_70\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_71\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_72\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_73\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_74\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_75\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_76\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_77\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_78\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_79\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_80\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_81\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_82\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_83\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_84\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_85\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_86\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_87\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_88\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_89\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_90\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_91\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_92\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_93\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_94\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_95\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_96\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_97\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_98\ : STD_LOGIC;
  signal \bound_fu_307_p2__2_n_99\ : STD_LOGIC;
  signal \bound_fu_307_p2__3\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal bound_fu_307_p2_n_100 : STD_LOGIC;
  signal bound_fu_307_p2_n_101 : STD_LOGIC;
  signal bound_fu_307_p2_n_102 : STD_LOGIC;
  signal bound_fu_307_p2_n_103 : STD_LOGIC;
  signal bound_fu_307_p2_n_104 : STD_LOGIC;
  signal bound_fu_307_p2_n_105 : STD_LOGIC;
  signal bound_fu_307_p2_n_106 : STD_LOGIC;
  signal bound_fu_307_p2_n_107 : STD_LOGIC;
  signal bound_fu_307_p2_n_108 : STD_LOGIC;
  signal bound_fu_307_p2_n_109 : STD_LOGIC;
  signal bound_fu_307_p2_n_110 : STD_LOGIC;
  signal bound_fu_307_p2_n_111 : STD_LOGIC;
  signal bound_fu_307_p2_n_112 : STD_LOGIC;
  signal bound_fu_307_p2_n_113 : STD_LOGIC;
  signal bound_fu_307_p2_n_114 : STD_LOGIC;
  signal bound_fu_307_p2_n_115 : STD_LOGIC;
  signal bound_fu_307_p2_n_116 : STD_LOGIC;
  signal bound_fu_307_p2_n_117 : STD_LOGIC;
  signal bound_fu_307_p2_n_118 : STD_LOGIC;
  signal bound_fu_307_p2_n_119 : STD_LOGIC;
  signal bound_fu_307_p2_n_120 : STD_LOGIC;
  signal bound_fu_307_p2_n_121 : STD_LOGIC;
  signal bound_fu_307_p2_n_122 : STD_LOGIC;
  signal bound_fu_307_p2_n_123 : STD_LOGIC;
  signal bound_fu_307_p2_n_124 : STD_LOGIC;
  signal bound_fu_307_p2_n_125 : STD_LOGIC;
  signal bound_fu_307_p2_n_126 : STD_LOGIC;
  signal bound_fu_307_p2_n_127 : STD_LOGIC;
  signal bound_fu_307_p2_n_128 : STD_LOGIC;
  signal bound_fu_307_p2_n_129 : STD_LOGIC;
  signal bound_fu_307_p2_n_130 : STD_LOGIC;
  signal bound_fu_307_p2_n_131 : STD_LOGIC;
  signal bound_fu_307_p2_n_132 : STD_LOGIC;
  signal bound_fu_307_p2_n_133 : STD_LOGIC;
  signal bound_fu_307_p2_n_134 : STD_LOGIC;
  signal bound_fu_307_p2_n_135 : STD_LOGIC;
  signal bound_fu_307_p2_n_136 : STD_LOGIC;
  signal bound_fu_307_p2_n_137 : STD_LOGIC;
  signal bound_fu_307_p2_n_138 : STD_LOGIC;
  signal bound_fu_307_p2_n_139 : STD_LOGIC;
  signal bound_fu_307_p2_n_140 : STD_LOGIC;
  signal bound_fu_307_p2_n_141 : STD_LOGIC;
  signal bound_fu_307_p2_n_142 : STD_LOGIC;
  signal bound_fu_307_p2_n_143 : STD_LOGIC;
  signal bound_fu_307_p2_n_144 : STD_LOGIC;
  signal bound_fu_307_p2_n_145 : STD_LOGIC;
  signal bound_fu_307_p2_n_146 : STD_LOGIC;
  signal bound_fu_307_p2_n_147 : STD_LOGIC;
  signal bound_fu_307_p2_n_148 : STD_LOGIC;
  signal bound_fu_307_p2_n_149 : STD_LOGIC;
  signal bound_fu_307_p2_n_150 : STD_LOGIC;
  signal bound_fu_307_p2_n_151 : STD_LOGIC;
  signal bound_fu_307_p2_n_152 : STD_LOGIC;
  signal bound_fu_307_p2_n_153 : STD_LOGIC;
  signal bound_fu_307_p2_n_154 : STD_LOGIC;
  signal bound_fu_307_p2_n_59 : STD_LOGIC;
  signal bound_fu_307_p2_n_60 : STD_LOGIC;
  signal bound_fu_307_p2_n_61 : STD_LOGIC;
  signal bound_fu_307_p2_n_62 : STD_LOGIC;
  signal bound_fu_307_p2_n_63 : STD_LOGIC;
  signal bound_fu_307_p2_n_64 : STD_LOGIC;
  signal bound_fu_307_p2_n_65 : STD_LOGIC;
  signal bound_fu_307_p2_n_66 : STD_LOGIC;
  signal bound_fu_307_p2_n_67 : STD_LOGIC;
  signal bound_fu_307_p2_n_68 : STD_LOGIC;
  signal bound_fu_307_p2_n_69 : STD_LOGIC;
  signal bound_fu_307_p2_n_70 : STD_LOGIC;
  signal bound_fu_307_p2_n_71 : STD_LOGIC;
  signal bound_fu_307_p2_n_72 : STD_LOGIC;
  signal bound_fu_307_p2_n_73 : STD_LOGIC;
  signal bound_fu_307_p2_n_74 : STD_LOGIC;
  signal bound_fu_307_p2_n_75 : STD_LOGIC;
  signal bound_fu_307_p2_n_76 : STD_LOGIC;
  signal bound_fu_307_p2_n_77 : STD_LOGIC;
  signal bound_fu_307_p2_n_78 : STD_LOGIC;
  signal bound_fu_307_p2_n_79 : STD_LOGIC;
  signal bound_fu_307_p2_n_80 : STD_LOGIC;
  signal bound_fu_307_p2_n_81 : STD_LOGIC;
  signal bound_fu_307_p2_n_82 : STD_LOGIC;
  signal bound_fu_307_p2_n_83 : STD_LOGIC;
  signal bound_fu_307_p2_n_84 : STD_LOGIC;
  signal bound_fu_307_p2_n_85 : STD_LOGIC;
  signal bound_fu_307_p2_n_86 : STD_LOGIC;
  signal bound_fu_307_p2_n_87 : STD_LOGIC;
  signal bound_fu_307_p2_n_88 : STD_LOGIC;
  signal bound_fu_307_p2_n_89 : STD_LOGIC;
  signal bound_fu_307_p2_n_90 : STD_LOGIC;
  signal bound_fu_307_p2_n_91 : STD_LOGIC;
  signal bound_fu_307_p2_n_92 : STD_LOGIC;
  signal bound_fu_307_p2_n_93 : STD_LOGIC;
  signal bound_fu_307_p2_n_94 : STD_LOGIC;
  signal bound_fu_307_p2_n_95 : STD_LOGIC;
  signal bound_fu_307_p2_n_96 : STD_LOGIC;
  signal bound_fu_307_p2_n_97 : STD_LOGIC;
  signal bound_fu_307_p2_n_98 : STD_LOGIC;
  signal bound_fu_307_p2_n_99 : STD_LOGIC;
  signal bound_reg_556 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \bound_reg_556[19]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[19]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[19]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[23]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[23]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[23]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[23]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[27]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[27]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[27]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[27]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[31]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[31]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[31]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[31]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[35]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[35]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[35]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[35]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[39]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[39]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[39]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[39]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[43]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[43]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[43]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[43]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[47]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[47]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[47]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[47]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[51]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[51]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[51]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[51]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[55]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[55]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[55]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[55]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[59]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[59]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[59]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[59]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556[63]_i_2_n_1\ : STD_LOGIC;
  signal \bound_reg_556[63]_i_3_n_1\ : STD_LOGIC;
  signal \bound_reg_556[63]_i_4_n_1\ : STD_LOGIC;
  signal \bound_reg_556[63]_i_5_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_556_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \bound_reg_556_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_556_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_556_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal cdata : STD_LOGIC_VECTOR ( 24 to 24 );
  signal ce0 : STD_LOGIC;
  signal empty_reg_575_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i_0_reg_198_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i_0_reg_198_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_198_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in\ : STD_LOGIC;
  signal icmp_ln20_reg_561 : STD_LOGIC;
  signal icmp_ln20_reg_561_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln28_2_fu_427_p2 : STD_LOGIC;
  signal icmp_ln28_5_fu_432_p2 : STD_LOGIC;
  signal icmp_ln29_fu_467_p2 : STD_LOGIC;
  signal icmp_ln29_reg_615 : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_22_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_23_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_24_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_25_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_26_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_27_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_28_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_29_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_30_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_31_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_32_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_33_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_34_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_35_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_36_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_37_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln29_reg_615_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187[0]_i_3_n_1\ : STD_LOGIC;
  signal indvar_flatten_reg_187_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[36]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[44]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[52]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[60]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_187_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal j_0_reg_220 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \j_0_reg_220_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[30]_i_3_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_reg_220_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_0_reg_220_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_0_reg_220_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[0]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[10]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[11]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[12]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[13]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[14]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[15]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[16]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[17]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[18]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[19]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[1]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[20]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[21]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[22]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[23]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[24]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[25]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[26]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[27]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[28]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[29]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[2]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[30]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[3]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[4]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[5]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[6]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[7]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[8]\ : STD_LOGIC;
  signal \j_0_reg_220_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal pixel_1_reg_209 : STD_LOGIC;
  signal pixel_1_reg_209_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \pixel_1_reg_209_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_1_reg_209_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_0_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_10_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_11_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_12_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_13_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_14_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_15_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_16_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_17_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_18_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_19_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_1_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_20_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_21_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_22_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_23_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_2_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_3_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_4_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_5_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_6_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_7_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_8_n_36 : STD_LOGIC;
  signal pixel_1_reg_209_reg_rep_0_9_n_36 : STD_LOGIC;
  signal pixel_fu_478_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_m_axis_video_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_69 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_70 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_71 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_80 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_81 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_82 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_83 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_84 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_85 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_86 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_87 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_88 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_89 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_90 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_91 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_92 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_93 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_94 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_95 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_96 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_97 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_dest_V_U_n_1 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_40 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal s_axis_video_TDATA_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_axis_video_TDEST_int : STD_LOGIC;
  signal s_axis_video_TID_int : STD_LOGIC;
  signal s_axis_video_TKEEP_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_axis_video_TLAST_int : STD_LOGIC;
  signal s_axis_video_TSTRB_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_axis_video_TUSER_int : STD_LOGIC;
  signal select_ln29_fu_291_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln29_reg_551 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \select_ln29_reg_551[0]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[0]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[0]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[12]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[16]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[20]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[24]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[28]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[31]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[31]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[31]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[31]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[31]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[31]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[4]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[4]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[4]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[4]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[4]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551[8]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[12]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[16]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[20]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[24]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[28]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln29_reg_551_reg[8]_i_7_n_4\ : STD_LOGIC;
  signal start_x : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start_x_read_reg_530 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal start_y : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start_y_read_reg_524 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln29_1_fu_271_p2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal sub_ln29_fu_251_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_dest_V_reg_605 : STD_LOGIC;
  signal tmp_id_V_reg_600 : STD_LOGIC;
  signal tmp_keep_V_reg_580 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_last_V_reg_595 : STD_LOGIC;
  signal tmp_strb_V_reg_585 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_user_V_reg_590 : STD_LOGIC;
  signal vld_in : STD_LOGIC;
  signal vld_out : STD_LOGIC;
  signal zext_ln20_fu_353_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bound_fu_307_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_fu_307_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_fu_307_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_fu_307_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_fu_307_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_fu_307_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_fu_307_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_bound_fu_307_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_bound_fu_307_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bound_fu_307_p2__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bound_fu_307_p2__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bound_fu_307_p2__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bound_fu_307_p2__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_bound_fu_307_p2__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bound_fu_307_p2__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bound_fu_307_p2__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bound_fu_307_p2__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bound_fu_307_p2__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bound_fu_307_p2__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bound_fu_307_p2__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bound_fu_307_p2__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_bound_reg_556_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_0_reg_198_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_0_reg_198_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln29_reg_615_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln29_reg_615_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln29_reg_615_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln29_reg_615_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_187_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_0_reg_220_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_j_0_reg_220_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pixel_1_reg_209_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pixel_1_reg_209_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_0__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_10__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_11__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_12__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_13__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_14__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_15__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_16__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_17__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_18__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_19__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_1__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_20__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_21__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_22__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_23__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_2__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_3__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_4__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_5__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_6__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_7__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_8__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_1_reg_209_reg_rep_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_pixel_1_reg_209_reg_rep_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixel_1_reg_209_reg_rep_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_1_reg_209_reg_rep_0_9__0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_select_ln29_reg_551_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_select_ln29_reg_551_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln29_reg_551_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln29_reg_551_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of bound_fu_307_p2 : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \bound_fu_307_p2__0\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \bound_fu_307_p2__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \bound_fu_307_p2__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_556_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_198_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln29_reg_615_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln29_reg_615_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln29_reg_615_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln29_reg_615_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_187_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[30]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_0_reg_220_reg[8]_i_1\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_0 : label is 786432;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_0 : label is "U0/pixel_1_reg_209_reg_rep_0_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_0__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_0__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_0__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_0__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_0";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_0__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_0__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_0__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_0__0\ : label is 0;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_0__0\ : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_1 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_1 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_1 : label is "U0/pixel_1_reg_209_reg_rep_0_1";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_1 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_1 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_1 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_1 : label is 1;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_10 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_10 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_10 : label is "U0/pixel_1_reg_209_reg_rep_0_10";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_10 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_10 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_10 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_10 : label is 10;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_10__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_10__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_10__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_10__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_10";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_10__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_10__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_10__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_10__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_10__0\ : label is 10;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_10__0\ : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_11 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_11 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_11 : label is "U0/pixel_1_reg_209_reg_rep_0_11";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_11 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_11 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_11 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_11 : label is 11;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_11__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_11__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_11__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_11__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_11";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_11__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_11__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_11__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_11__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_11__0\ : label is 11;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_11__0\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_12 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_12 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_12 : label is "U0/pixel_1_reg_209_reg_rep_0_12";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_12 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_12 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_12 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_12 : label is 12;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_12__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_12__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_12__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_12__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_12";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_12__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_12__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_12__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_12__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_12__0\ : label is 12;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_12__0\ : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_13 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_13 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_13 : label is "U0/pixel_1_reg_209_reg_rep_0_13";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_13 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_13 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_13 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_13 : label is 13;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_13__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_13__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_13__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_13__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_13";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_13__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_13__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_13__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_13__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_13__0\ : label is 13;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_13__0\ : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_14 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_14 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_14 : label is "U0/pixel_1_reg_209_reg_rep_0_14";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_14 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_14 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_14 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_14 : label is 14;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_14__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_14__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_14__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_14__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_14";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_14__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_14__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_14__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_14__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_14__0\ : label is 14;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_14__0\ : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_15 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_15 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_15 : label is "U0/pixel_1_reg_209_reg_rep_0_15";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_15 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_15 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_15 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_15 : label is 15;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_15__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_15__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_15__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_15__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_15";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_15__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_15__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_15__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_15__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_15__0\ : label is 15;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_15__0\ : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_16 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_16 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_16 : label is "U0/pixel_1_reg_209_reg_rep_0_16";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_16 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_16 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_16 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_16 : label is 16;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_16__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_16__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_16__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_16__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_16";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_16__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_16__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_16__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_16__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_16__0\ : label is 16;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_16__0\ : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_17 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_17 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_17 : label is "U0/pixel_1_reg_209_reg_rep_0_17";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_17 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_17 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_17 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_17 : label is 17;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_17__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_17__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_17__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_17__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_17";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_17__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_17__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_17__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_17__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_17__0\ : label is 17;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_17__0\ : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_18 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_18 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_18 : label is "U0/pixel_1_reg_209_reg_rep_0_18";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_18 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_18 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_18 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_18 : label is 18;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_18__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_18__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_18__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_18__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_18";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_18__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_18__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_18__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_18__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_18__0\ : label is 18;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_18__0\ : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_19 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_19 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_19 : label is "U0/pixel_1_reg_209_reg_rep_0_19";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_19 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_19 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_19 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_19 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_19 : label is 19;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_19__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_19__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_19__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_19__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_19";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_19__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_19__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_19__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_19__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_19__0\ : label is 19;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_19__0\ : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_1__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_1__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_1__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_1__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_1";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_1__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_1__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_1__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_1__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_1__0\ : label is 1;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_1__0\ : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_2 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_2 : label is "U0/pixel_1_reg_209_reg_rep_0_2";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_2 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_2 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_2 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_2 : label is 2;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_20 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_20 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_20 : label is "U0/pixel_1_reg_209_reg_rep_0_20";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_20 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_20 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_20 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_20 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_20 : label is 20;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_20__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_20__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_20__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_20__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_20";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_20__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_20__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_20__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_20__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_20__0\ : label is 20;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_20__0\ : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_21 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_21 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_21 : label is "U0/pixel_1_reg_209_reg_rep_0_21";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_21 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_21 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_21 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_21 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_21 : label is 21;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_21__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_21__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_21__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_21__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_21";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_21__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_21__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_21__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_21__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_21__0\ : label is 21;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_21__0\ : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_22 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_22 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_22 : label is "U0/pixel_1_reg_209_reg_rep_0_22";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_22 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_22 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_22 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_22 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_22 : label is 22;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_22__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_22__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_22__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_22__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_22";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_22__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_22__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_22__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_22__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_22__0\ : label is 22;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_22__0\ : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_23 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_23 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_23 : label is "U0/pixel_1_reg_209_reg_rep_0_23";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_23 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_23 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_23 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_23 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_23 : label is 23;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_23__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_23__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_23__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_23__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_23";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_23__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_23__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_23__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_23__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_23__0\ : label is 23;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_23__0\ : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_2__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_2__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_2__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_2__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_2";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_2__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_2__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_2__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_2__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_2__0\ : label is 2;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_2__0\ : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_3 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_3 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_3 : label is "U0/pixel_1_reg_209_reg_rep_0_3";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_3 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_3 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_3 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_3 : label is 3;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_3__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_3__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_3__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_3__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_3";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_3__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_3__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_3__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_3__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_3__0\ : label is 3;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_3__0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_4 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_4 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_4 : label is "U0/pixel_1_reg_209_reg_rep_0_4";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_4 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_4 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_4 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_4 : label is 4;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_4__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_4__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_4__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_4__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_4";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_4__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_4__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_4__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_4__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_4__0\ : label is 4;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_4__0\ : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_5 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_5 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_5 : label is "U0/pixel_1_reg_209_reg_rep_0_5";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_5 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_5 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_5 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_5 : label is 5;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_5__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_5__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_5__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_5__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_5";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_5__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_5__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_5__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_5__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_5__0\ : label is 5;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_5__0\ : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_6 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_6 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_6 : label is "U0/pixel_1_reg_209_reg_rep_0_6";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_6 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_6 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_6 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_6 : label is 6;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_6__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_6__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_6__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_6__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_6";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_6__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_6__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_6__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_6__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_6__0\ : label is 6;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_6__0\ : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_7 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_7 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_7 : label is "U0/pixel_1_reg_209_reg_rep_0_7";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_7 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_7 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_7 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_7 : label is 7;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_7__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_7__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_7__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_7__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_7";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_7__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_7__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_7__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_7__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_7__0\ : label is 7;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_7__0\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_8 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_8 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_8 : label is "U0/pixel_1_reg_209_reg_rep_0_8";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_8 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_8 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_8 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_8 : label is 8;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_8__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_8__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_8__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_8__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_8";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_8__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_8__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_8__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_8__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_8__0\ : label is 8;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_8__0\ : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of pixel_1_reg_209_reg_rep_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of pixel_1_reg_209_reg_rep_0_9 : label is "";
  attribute RTL_RAM_BITS of pixel_1_reg_209_reg_rep_0_9 : label is 786432;
  attribute RTL_RAM_NAME of pixel_1_reg_209_reg_rep_0_9 : label is "U0/pixel_1_reg_209_reg_rep_0_9";
  attribute RTL_RAM_TYPE of pixel_1_reg_209_reg_rep_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of pixel_1_reg_209_reg_rep_0_9 : label is 0;
  attribute ram_addr_end of pixel_1_reg_209_reg_rep_0_9 : label is 32767;
  attribute ram_offset of pixel_1_reg_209_reg_rep_0_9 : label is 0;
  attribute ram_slice_begin of pixel_1_reg_209_reg_rep_0_9 : label is 9;
  attribute ram_slice_end of pixel_1_reg_209_reg_rep_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \pixel_1_reg_209_reg_rep_0_9__0\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \pixel_1_reg_209_reg_rep_0_9__0\ : label is "";
  attribute RTL_RAM_BITS of \pixel_1_reg_209_reg_rep_0_9__0\ : label is 786432;
  attribute RTL_RAM_NAME of \pixel_1_reg_209_reg_rep_0_9__0\ : label is "U0/pixel_1_reg_209_reg_rep_0_9";
  attribute RTL_RAM_TYPE of \pixel_1_reg_209_reg_rep_0_9__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \pixel_1_reg_209_reg_rep_0_9__0\ : label is 0;
  attribute ram_addr_end of \pixel_1_reg_209_reg_rep_0_9__0\ : label is 32767;
  attribute ram_offset of \pixel_1_reg_209_reg_rep_0_9__0\ : label is 0;
  attribute ram_slice_begin of \pixel_1_reg_209_reg_rep_0_9__0\ : label is 9;
  attribute ram_slice_end of \pixel_1_reg_209_reg_rep_0_9__0\ : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln29_reg_551[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[16]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[20]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[29]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[30]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[31]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln29_reg_551[9]_i_1\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[12]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[16]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[20]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[24]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[28]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln29_reg_551_reg[8]_i_7\ : label is 35;
begin
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln28_1_reg_545_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(10),
      Q => add_ln28_1_reg_545(10),
      R => '0'
    );
\add_ln28_1_reg_545_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(11),
      Q => add_ln28_1_reg_545(11),
      R => '0'
    );
\add_ln28_1_reg_545_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(12),
      Q => add_ln28_1_reg_545(12),
      R => '0'
    );
\add_ln28_1_reg_545_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(13),
      Q => add_ln28_1_reg_545(13),
      R => '0'
    );
\add_ln28_1_reg_545_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(14),
      Q => add_ln28_1_reg_545(14),
      R => '0'
    );
\add_ln28_1_reg_545_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(15),
      Q => add_ln28_1_reg_545(15),
      R => '0'
    );
\add_ln28_1_reg_545_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(16),
      Q => add_ln28_1_reg_545(16),
      R => '0'
    );
\add_ln28_1_reg_545_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(17),
      Q => add_ln28_1_reg_545(17),
      R => '0'
    );
\add_ln28_1_reg_545_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(18),
      Q => add_ln28_1_reg_545(18),
      R => '0'
    );
\add_ln28_1_reg_545_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(19),
      Q => add_ln28_1_reg_545(19),
      R => '0'
    );
\add_ln28_1_reg_545_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(1),
      Q => add_ln28_1_reg_545(1),
      R => '0'
    );
\add_ln28_1_reg_545_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(20),
      Q => add_ln28_1_reg_545(20),
      R => '0'
    );
\add_ln28_1_reg_545_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(21),
      Q => add_ln28_1_reg_545(21),
      R => '0'
    );
\add_ln28_1_reg_545_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(22),
      Q => add_ln28_1_reg_545(22),
      R => '0'
    );
\add_ln28_1_reg_545_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(23),
      Q => add_ln28_1_reg_545(23),
      R => '0'
    );
\add_ln28_1_reg_545_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(24),
      Q => add_ln28_1_reg_545(24),
      R => '0'
    );
\add_ln28_1_reg_545_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(25),
      Q => add_ln28_1_reg_545(25),
      R => '0'
    );
\add_ln28_1_reg_545_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(26),
      Q => add_ln28_1_reg_545(26),
      R => '0'
    );
\add_ln28_1_reg_545_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(27),
      Q => add_ln28_1_reg_545(27),
      R => '0'
    );
\add_ln28_1_reg_545_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(28),
      Q => add_ln28_1_reg_545(28),
      R => '0'
    );
\add_ln28_1_reg_545_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(29),
      Q => add_ln28_1_reg_545(29),
      R => '0'
    );
\add_ln28_1_reg_545_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(2),
      Q => add_ln28_1_reg_545(2),
      R => '0'
    );
\add_ln28_1_reg_545_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(30),
      Q => add_ln28_1_reg_545(30),
      R => '0'
    );
\add_ln28_1_reg_545_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(31),
      Q => add_ln28_1_reg_545(31),
      R => '0'
    );
\add_ln28_1_reg_545_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(3),
      Q => add_ln28_1_reg_545(3),
      R => '0'
    );
\add_ln28_1_reg_545_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(4),
      Q => add_ln28_1_reg_545(4),
      R => '0'
    );
\add_ln28_1_reg_545_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(5),
      Q => add_ln28_1_reg_545(5),
      R => '0'
    );
\add_ln28_1_reg_545_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(6),
      Q => add_ln28_1_reg_545(6),
      R => '0'
    );
\add_ln28_1_reg_545_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(7),
      Q => add_ln28_1_reg_545(7),
      R => '0'
    );
\add_ln28_1_reg_545_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(8),
      Q => add_ln28_1_reg_545(8),
      R => '0'
    );
\add_ln28_1_reg_545_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_1_fu_237_p2(9),
      Q => add_ln28_1_reg_545(9),
      R => '0'
    );
\add_ln28_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(0),
      Q => add_ln28_reg_540(0),
      R => '0'
    );
\add_ln28_reg_540_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(10),
      Q => add_ln28_reg_540(10),
      R => '0'
    );
\add_ln28_reg_540_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(11),
      Q => add_ln28_reg_540(11),
      R => '0'
    );
\add_ln28_reg_540_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(12),
      Q => add_ln28_reg_540(12),
      R => '0'
    );
\add_ln28_reg_540_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(13),
      Q => add_ln28_reg_540(13),
      R => '0'
    );
\add_ln28_reg_540_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(14),
      Q => add_ln28_reg_540(14),
      R => '0'
    );
\add_ln28_reg_540_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(15),
      Q => add_ln28_reg_540(15),
      R => '0'
    );
\add_ln28_reg_540_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(16),
      Q => add_ln28_reg_540(16),
      R => '0'
    );
\add_ln28_reg_540_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(17),
      Q => add_ln28_reg_540(17),
      R => '0'
    );
\add_ln28_reg_540_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(18),
      Q => add_ln28_reg_540(18),
      R => '0'
    );
\add_ln28_reg_540_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(19),
      Q => add_ln28_reg_540(19),
      R => '0'
    );
\add_ln28_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(1),
      Q => add_ln28_reg_540(1),
      R => '0'
    );
\add_ln28_reg_540_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(20),
      Q => add_ln28_reg_540(20),
      R => '0'
    );
\add_ln28_reg_540_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(21),
      Q => add_ln28_reg_540(21),
      R => '0'
    );
\add_ln28_reg_540_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(22),
      Q => add_ln28_reg_540(22),
      R => '0'
    );
\add_ln28_reg_540_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(23),
      Q => add_ln28_reg_540(23),
      R => '0'
    );
\add_ln28_reg_540_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(24),
      Q => add_ln28_reg_540(24),
      R => '0'
    );
\add_ln28_reg_540_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(25),
      Q => add_ln28_reg_540(25),
      R => '0'
    );
\add_ln28_reg_540_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(26),
      Q => add_ln28_reg_540(26),
      R => '0'
    );
\add_ln28_reg_540_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(27),
      Q => add_ln28_reg_540(27),
      R => '0'
    );
\add_ln28_reg_540_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(28),
      Q => add_ln28_reg_540(28),
      R => '0'
    );
\add_ln28_reg_540_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(29),
      Q => add_ln28_reg_540(29),
      R => '0'
    );
\add_ln28_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(2),
      Q => add_ln28_reg_540(2),
      R => '0'
    );
\add_ln28_reg_540_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(30),
      Q => add_ln28_reg_540(30),
      R => '0'
    );
\add_ln28_reg_540_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(31),
      Q => add_ln28_reg_540(31),
      R => '0'
    );
\add_ln28_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(3),
      Q => add_ln28_reg_540(3),
      R => '0'
    );
\add_ln28_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(4),
      Q => add_ln28_reg_540(4),
      R => '0'
    );
\add_ln28_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(5),
      Q => add_ln28_reg_540(5),
      R => '0'
    );
\add_ln28_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(6),
      Q => add_ln28_reg_540(6),
      R => '0'
    );
\add_ln28_reg_540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(7),
      Q => add_ln28_reg_540(7),
      R => '0'
    );
\add_ln28_reg_540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(8),
      Q => add_ln28_reg_540(8),
      R => '0'
    );
\add_ln28_reg_540_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => add_ln28_fu_231_p2(9),
      Q => add_ln28_reg_540(9),
      R => '0'
    );
\and_ln28_reg_610[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln28_2_fu_427_p2,
      I1 => icmp_ln28_5_fu_432_p2,
      I2 => regslice_both_m_axis_video_V_data_V_U_n_17,
      O => p_0_in1_out
    );
\and_ln28_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => p_0_in1_out,
      Q => and_ln28_reg_610,
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_1_[2]\,
      R => reset
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_m_axis_video_V_data_V_U_n_19,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_s_axis_video_V_data_V_U_n_2,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_s_axis_video_V_data_V_U_n_3,
      Q => ap_enable_reg_pp0_iter2_reg_n_1,
      R => '0'
    );
bound_fu_307_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => vsize_in(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_bound_fu_307_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => hsize_in(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_bound_fu_307_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_bound_fu_307_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_bound_fu_307_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_bound_fu_307_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_bound_fu_307_p2_OVERFLOW_UNCONNECTED,
      P(47) => bound_fu_307_p2_n_59,
      P(46) => bound_fu_307_p2_n_60,
      P(45) => bound_fu_307_p2_n_61,
      P(44) => bound_fu_307_p2_n_62,
      P(43) => bound_fu_307_p2_n_63,
      P(42) => bound_fu_307_p2_n_64,
      P(41) => bound_fu_307_p2_n_65,
      P(40) => bound_fu_307_p2_n_66,
      P(39) => bound_fu_307_p2_n_67,
      P(38) => bound_fu_307_p2_n_68,
      P(37) => bound_fu_307_p2_n_69,
      P(36) => bound_fu_307_p2_n_70,
      P(35) => bound_fu_307_p2_n_71,
      P(34) => bound_fu_307_p2_n_72,
      P(33) => bound_fu_307_p2_n_73,
      P(32) => bound_fu_307_p2_n_74,
      P(31) => bound_fu_307_p2_n_75,
      P(30) => bound_fu_307_p2_n_76,
      P(29) => bound_fu_307_p2_n_77,
      P(28) => bound_fu_307_p2_n_78,
      P(27) => bound_fu_307_p2_n_79,
      P(26) => bound_fu_307_p2_n_80,
      P(25) => bound_fu_307_p2_n_81,
      P(24) => bound_fu_307_p2_n_82,
      P(23) => bound_fu_307_p2_n_83,
      P(22) => bound_fu_307_p2_n_84,
      P(21) => bound_fu_307_p2_n_85,
      P(20) => bound_fu_307_p2_n_86,
      P(19) => bound_fu_307_p2_n_87,
      P(18) => bound_fu_307_p2_n_88,
      P(17) => bound_fu_307_p2_n_89,
      P(16) => bound_fu_307_p2_n_90,
      P(15) => bound_fu_307_p2_n_91,
      P(14) => bound_fu_307_p2_n_92,
      P(13) => bound_fu_307_p2_n_93,
      P(12) => bound_fu_307_p2_n_94,
      P(11) => bound_fu_307_p2_n_95,
      P(10) => bound_fu_307_p2_n_96,
      P(9) => bound_fu_307_p2_n_97,
      P(8) => bound_fu_307_p2_n_98,
      P(7) => bound_fu_307_p2_n_99,
      P(6) => bound_fu_307_p2_n_100,
      P(5) => bound_fu_307_p2_n_101,
      P(4) => bound_fu_307_p2_n_102,
      P(3) => bound_fu_307_p2_n_103,
      P(2) => bound_fu_307_p2_n_104,
      P(1) => bound_fu_307_p2_n_105,
      P(0) => bound_fu_307_p2_n_106,
      PATTERNBDETECT => NLW_bound_fu_307_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_bound_fu_307_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => bound_fu_307_p2_n_107,
      PCOUT(46) => bound_fu_307_p2_n_108,
      PCOUT(45) => bound_fu_307_p2_n_109,
      PCOUT(44) => bound_fu_307_p2_n_110,
      PCOUT(43) => bound_fu_307_p2_n_111,
      PCOUT(42) => bound_fu_307_p2_n_112,
      PCOUT(41) => bound_fu_307_p2_n_113,
      PCOUT(40) => bound_fu_307_p2_n_114,
      PCOUT(39) => bound_fu_307_p2_n_115,
      PCOUT(38) => bound_fu_307_p2_n_116,
      PCOUT(37) => bound_fu_307_p2_n_117,
      PCOUT(36) => bound_fu_307_p2_n_118,
      PCOUT(35) => bound_fu_307_p2_n_119,
      PCOUT(34) => bound_fu_307_p2_n_120,
      PCOUT(33) => bound_fu_307_p2_n_121,
      PCOUT(32) => bound_fu_307_p2_n_122,
      PCOUT(31) => bound_fu_307_p2_n_123,
      PCOUT(30) => bound_fu_307_p2_n_124,
      PCOUT(29) => bound_fu_307_p2_n_125,
      PCOUT(28) => bound_fu_307_p2_n_126,
      PCOUT(27) => bound_fu_307_p2_n_127,
      PCOUT(26) => bound_fu_307_p2_n_128,
      PCOUT(25) => bound_fu_307_p2_n_129,
      PCOUT(24) => bound_fu_307_p2_n_130,
      PCOUT(23) => bound_fu_307_p2_n_131,
      PCOUT(22) => bound_fu_307_p2_n_132,
      PCOUT(21) => bound_fu_307_p2_n_133,
      PCOUT(20) => bound_fu_307_p2_n_134,
      PCOUT(19) => bound_fu_307_p2_n_135,
      PCOUT(18) => bound_fu_307_p2_n_136,
      PCOUT(17) => bound_fu_307_p2_n_137,
      PCOUT(16) => bound_fu_307_p2_n_138,
      PCOUT(15) => bound_fu_307_p2_n_139,
      PCOUT(14) => bound_fu_307_p2_n_140,
      PCOUT(13) => bound_fu_307_p2_n_141,
      PCOUT(12) => bound_fu_307_p2_n_142,
      PCOUT(11) => bound_fu_307_p2_n_143,
      PCOUT(10) => bound_fu_307_p2_n_144,
      PCOUT(9) => bound_fu_307_p2_n_145,
      PCOUT(8) => bound_fu_307_p2_n_146,
      PCOUT(7) => bound_fu_307_p2_n_147,
      PCOUT(6) => bound_fu_307_p2_n_148,
      PCOUT(5) => bound_fu_307_p2_n_149,
      PCOUT(4) => bound_fu_307_p2_n_150,
      PCOUT(3) => bound_fu_307_p2_n_151,
      PCOUT(2) => bound_fu_307_p2_n_152,
      PCOUT(1) => bound_fu_307_p2_n_153,
      PCOUT(0) => bound_fu_307_p2_n_154,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_bound_fu_307_p2_UNDERFLOW_UNCONNECTED
    );
\bound_fu_307_p2__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => hsize_in(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bound_fu_307_p2__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => vsize_in(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bound_fu_307_p2__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bound_fu_307_p2__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bound_fu_307_p2__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bound_fu_307_p2__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_bound_fu_307_p2__0_OVERFLOW_UNCONNECTED\,
      P(47) => \bound_fu_307_p2__0_n_59\,
      P(46) => \bound_fu_307_p2__0_n_60\,
      P(45) => \bound_fu_307_p2__0_n_61\,
      P(44) => \bound_fu_307_p2__0_n_62\,
      P(43) => \bound_fu_307_p2__0_n_63\,
      P(42) => \bound_fu_307_p2__0_n_64\,
      P(41) => \bound_fu_307_p2__0_n_65\,
      P(40) => \bound_fu_307_p2__0_n_66\,
      P(39) => \bound_fu_307_p2__0_n_67\,
      P(38) => \bound_fu_307_p2__0_n_68\,
      P(37) => \bound_fu_307_p2__0_n_69\,
      P(36) => \bound_fu_307_p2__0_n_70\,
      P(35) => \bound_fu_307_p2__0_n_71\,
      P(34) => \bound_fu_307_p2__0_n_72\,
      P(33) => \bound_fu_307_p2__0_n_73\,
      P(32) => \bound_fu_307_p2__0_n_74\,
      P(31) => \bound_fu_307_p2__0_n_75\,
      P(30) => \bound_fu_307_p2__0_n_76\,
      P(29) => \bound_fu_307_p2__0_n_77\,
      P(28) => \bound_fu_307_p2__0_n_78\,
      P(27) => \bound_fu_307_p2__0_n_79\,
      P(26) => \bound_fu_307_p2__0_n_80\,
      P(25) => \bound_fu_307_p2__0_n_81\,
      P(24) => \bound_fu_307_p2__0_n_82\,
      P(23) => \bound_fu_307_p2__0_n_83\,
      P(22) => \bound_fu_307_p2__0_n_84\,
      P(21) => \bound_fu_307_p2__0_n_85\,
      P(20) => \bound_fu_307_p2__0_n_86\,
      P(19) => \bound_fu_307_p2__0_n_87\,
      P(18) => \bound_fu_307_p2__0_n_88\,
      P(17) => \bound_fu_307_p2__0_n_89\,
      P(16) => \bound_fu_307_p2__0_n_90\,
      P(15) => \bound_fu_307_p2__0_n_91\,
      P(14) => \bound_fu_307_p2__0_n_92\,
      P(13) => \bound_fu_307_p2__0_n_93\,
      P(12) => \bound_fu_307_p2__0_n_94\,
      P(11) => \bound_fu_307_p2__0_n_95\,
      P(10) => \bound_fu_307_p2__0_n_96\,
      P(9) => \bound_fu_307_p2__0_n_97\,
      P(8) => \bound_fu_307_p2__0_n_98\,
      P(7) => \bound_fu_307_p2__0_n_99\,
      P(6) => \bound_fu_307_p2__0_n_100\,
      P(5) => \bound_fu_307_p2__0_n_101\,
      P(4) => \bound_fu_307_p2__0_n_102\,
      P(3) => \bound_fu_307_p2__0_n_103\,
      P(2) => \bound_fu_307_p2__0_n_104\,
      P(1) => \bound_fu_307_p2__0_n_105\,
      P(0) => \bound_fu_307_p2__0_n_106\,
      PATTERNBDETECT => \NLW_bound_fu_307_p2__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bound_fu_307_p2__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => bound_fu_307_p2_n_107,
      PCIN(46) => bound_fu_307_p2_n_108,
      PCIN(45) => bound_fu_307_p2_n_109,
      PCIN(44) => bound_fu_307_p2_n_110,
      PCIN(43) => bound_fu_307_p2_n_111,
      PCIN(42) => bound_fu_307_p2_n_112,
      PCIN(41) => bound_fu_307_p2_n_113,
      PCIN(40) => bound_fu_307_p2_n_114,
      PCIN(39) => bound_fu_307_p2_n_115,
      PCIN(38) => bound_fu_307_p2_n_116,
      PCIN(37) => bound_fu_307_p2_n_117,
      PCIN(36) => bound_fu_307_p2_n_118,
      PCIN(35) => bound_fu_307_p2_n_119,
      PCIN(34) => bound_fu_307_p2_n_120,
      PCIN(33) => bound_fu_307_p2_n_121,
      PCIN(32) => bound_fu_307_p2_n_122,
      PCIN(31) => bound_fu_307_p2_n_123,
      PCIN(30) => bound_fu_307_p2_n_124,
      PCIN(29) => bound_fu_307_p2_n_125,
      PCIN(28) => bound_fu_307_p2_n_126,
      PCIN(27) => bound_fu_307_p2_n_127,
      PCIN(26) => bound_fu_307_p2_n_128,
      PCIN(25) => bound_fu_307_p2_n_129,
      PCIN(24) => bound_fu_307_p2_n_130,
      PCIN(23) => bound_fu_307_p2_n_131,
      PCIN(22) => bound_fu_307_p2_n_132,
      PCIN(21) => bound_fu_307_p2_n_133,
      PCIN(20) => bound_fu_307_p2_n_134,
      PCIN(19) => bound_fu_307_p2_n_135,
      PCIN(18) => bound_fu_307_p2_n_136,
      PCIN(17) => bound_fu_307_p2_n_137,
      PCIN(16) => bound_fu_307_p2_n_138,
      PCIN(15) => bound_fu_307_p2_n_139,
      PCIN(14) => bound_fu_307_p2_n_140,
      PCIN(13) => bound_fu_307_p2_n_141,
      PCIN(12) => bound_fu_307_p2_n_142,
      PCIN(11) => bound_fu_307_p2_n_143,
      PCIN(10) => bound_fu_307_p2_n_144,
      PCIN(9) => bound_fu_307_p2_n_145,
      PCIN(8) => bound_fu_307_p2_n_146,
      PCIN(7) => bound_fu_307_p2_n_147,
      PCIN(6) => bound_fu_307_p2_n_148,
      PCIN(5) => bound_fu_307_p2_n_149,
      PCIN(4) => bound_fu_307_p2_n_150,
      PCIN(3) => bound_fu_307_p2_n_151,
      PCIN(2) => bound_fu_307_p2_n_152,
      PCIN(1) => bound_fu_307_p2_n_153,
      PCIN(0) => bound_fu_307_p2_n_154,
      PCOUT(47 downto 0) => \NLW_bound_fu_307_p2__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_bound_fu_307_p2__0_UNDERFLOW_UNCONNECTED\
    );
\bound_fu_307_p2__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => hsize_in(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bound_fu_307_p2__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => vsize_in(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bound_fu_307_p2__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bound_fu_307_p2__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bound_fu_307_p2__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bound_fu_307_p2__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bound_fu_307_p2__1_OVERFLOW_UNCONNECTED\,
      P(47) => \bound_fu_307_p2__1_n_59\,
      P(46) => \bound_fu_307_p2__1_n_60\,
      P(45) => \bound_fu_307_p2__1_n_61\,
      P(44) => \bound_fu_307_p2__1_n_62\,
      P(43) => \bound_fu_307_p2__1_n_63\,
      P(42) => \bound_fu_307_p2__1_n_64\,
      P(41) => \bound_fu_307_p2__1_n_65\,
      P(40) => \bound_fu_307_p2__1_n_66\,
      P(39) => \bound_fu_307_p2__1_n_67\,
      P(38) => \bound_fu_307_p2__1_n_68\,
      P(37) => \bound_fu_307_p2__1_n_69\,
      P(36) => \bound_fu_307_p2__1_n_70\,
      P(35) => \bound_fu_307_p2__1_n_71\,
      P(34) => \bound_fu_307_p2__1_n_72\,
      P(33) => \bound_fu_307_p2__1_n_73\,
      P(32) => \bound_fu_307_p2__1_n_74\,
      P(31) => \bound_fu_307_p2__1_n_75\,
      P(30) => \bound_fu_307_p2__1_n_76\,
      P(29) => \bound_fu_307_p2__1_n_77\,
      P(28) => \bound_fu_307_p2__1_n_78\,
      P(27) => \bound_fu_307_p2__1_n_79\,
      P(26) => \bound_fu_307_p2__1_n_80\,
      P(25) => \bound_fu_307_p2__1_n_81\,
      P(24) => \bound_fu_307_p2__1_n_82\,
      P(23) => \bound_fu_307_p2__1_n_83\,
      P(22) => \bound_fu_307_p2__1_n_84\,
      P(21) => \bound_fu_307_p2__1_n_85\,
      P(20) => \bound_fu_307_p2__1_n_86\,
      P(19) => \bound_fu_307_p2__1_n_87\,
      P(18) => \bound_fu_307_p2__1_n_88\,
      P(17) => \bound_fu_307_p2__1_n_89\,
      P(16) => \bound_fu_307_p2__1_n_90\,
      P(15) => \bound_fu_307_p2__1_n_91\,
      P(14) => \bound_fu_307_p2__1_n_92\,
      P(13) => \bound_fu_307_p2__1_n_93\,
      P(12) => \bound_fu_307_p2__1_n_94\,
      P(11) => \bound_fu_307_p2__1_n_95\,
      P(10) => \bound_fu_307_p2__1_n_96\,
      P(9) => \bound_fu_307_p2__1_n_97\,
      P(8) => \bound_fu_307_p2__1_n_98\,
      P(7) => \bound_fu_307_p2__1_n_99\,
      P(6) => \bound_fu_307_p2__1_n_100\,
      P(5) => \bound_fu_307_p2__1_n_101\,
      P(4) => \bound_fu_307_p2__1_n_102\,
      P(3) => \bound_fu_307_p2__1_n_103\,
      P(2) => \bound_fu_307_p2__1_n_104\,
      P(1) => \bound_fu_307_p2__1_n_105\,
      P(0) => \bound_fu_307_p2__1_n_106\,
      PATTERNBDETECT => \NLW_bound_fu_307_p2__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bound_fu_307_p2__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \bound_fu_307_p2__1_n_107\,
      PCOUT(46) => \bound_fu_307_p2__1_n_108\,
      PCOUT(45) => \bound_fu_307_p2__1_n_109\,
      PCOUT(44) => \bound_fu_307_p2__1_n_110\,
      PCOUT(43) => \bound_fu_307_p2__1_n_111\,
      PCOUT(42) => \bound_fu_307_p2__1_n_112\,
      PCOUT(41) => \bound_fu_307_p2__1_n_113\,
      PCOUT(40) => \bound_fu_307_p2__1_n_114\,
      PCOUT(39) => \bound_fu_307_p2__1_n_115\,
      PCOUT(38) => \bound_fu_307_p2__1_n_116\,
      PCOUT(37) => \bound_fu_307_p2__1_n_117\,
      PCOUT(36) => \bound_fu_307_p2__1_n_118\,
      PCOUT(35) => \bound_fu_307_p2__1_n_119\,
      PCOUT(34) => \bound_fu_307_p2__1_n_120\,
      PCOUT(33) => \bound_fu_307_p2__1_n_121\,
      PCOUT(32) => \bound_fu_307_p2__1_n_122\,
      PCOUT(31) => \bound_fu_307_p2__1_n_123\,
      PCOUT(30) => \bound_fu_307_p2__1_n_124\,
      PCOUT(29) => \bound_fu_307_p2__1_n_125\,
      PCOUT(28) => \bound_fu_307_p2__1_n_126\,
      PCOUT(27) => \bound_fu_307_p2__1_n_127\,
      PCOUT(26) => \bound_fu_307_p2__1_n_128\,
      PCOUT(25) => \bound_fu_307_p2__1_n_129\,
      PCOUT(24) => \bound_fu_307_p2__1_n_130\,
      PCOUT(23) => \bound_fu_307_p2__1_n_131\,
      PCOUT(22) => \bound_fu_307_p2__1_n_132\,
      PCOUT(21) => \bound_fu_307_p2__1_n_133\,
      PCOUT(20) => \bound_fu_307_p2__1_n_134\,
      PCOUT(19) => \bound_fu_307_p2__1_n_135\,
      PCOUT(18) => \bound_fu_307_p2__1_n_136\,
      PCOUT(17) => \bound_fu_307_p2__1_n_137\,
      PCOUT(16) => \bound_fu_307_p2__1_n_138\,
      PCOUT(15) => \bound_fu_307_p2__1_n_139\,
      PCOUT(14) => \bound_fu_307_p2__1_n_140\,
      PCOUT(13) => \bound_fu_307_p2__1_n_141\,
      PCOUT(12) => \bound_fu_307_p2__1_n_142\,
      PCOUT(11) => \bound_fu_307_p2__1_n_143\,
      PCOUT(10) => \bound_fu_307_p2__1_n_144\,
      PCOUT(9) => \bound_fu_307_p2__1_n_145\,
      PCOUT(8) => \bound_fu_307_p2__1_n_146\,
      PCOUT(7) => \bound_fu_307_p2__1_n_147\,
      PCOUT(6) => \bound_fu_307_p2__1_n_148\,
      PCOUT(5) => \bound_fu_307_p2__1_n_149\,
      PCOUT(4) => \bound_fu_307_p2__1_n_150\,
      PCOUT(3) => \bound_fu_307_p2__1_n_151\,
      PCOUT(2) => \bound_fu_307_p2__1_n_152\,
      PCOUT(1) => \bound_fu_307_p2__1_n_153\,
      PCOUT(0) => \bound_fu_307_p2__1_n_154\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_bound_fu_307_p2__1_UNDERFLOW_UNCONNECTED\
    );
\bound_fu_307_p2__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => hsize_in(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bound_fu_307_p2__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => vsize_in(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bound_fu_307_p2__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bound_fu_307_p2__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bound_fu_307_p2__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bound_fu_307_p2__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_bound_fu_307_p2__2_OVERFLOW_UNCONNECTED\,
      P(47) => \bound_fu_307_p2__2_n_59\,
      P(46) => \bound_fu_307_p2__2_n_60\,
      P(45) => \bound_fu_307_p2__2_n_61\,
      P(44) => \bound_fu_307_p2__2_n_62\,
      P(43) => \bound_fu_307_p2__2_n_63\,
      P(42) => \bound_fu_307_p2__2_n_64\,
      P(41) => \bound_fu_307_p2__2_n_65\,
      P(40) => \bound_fu_307_p2__2_n_66\,
      P(39) => \bound_fu_307_p2__2_n_67\,
      P(38) => \bound_fu_307_p2__2_n_68\,
      P(37) => \bound_fu_307_p2__2_n_69\,
      P(36) => \bound_fu_307_p2__2_n_70\,
      P(35) => \bound_fu_307_p2__2_n_71\,
      P(34) => \bound_fu_307_p2__2_n_72\,
      P(33) => \bound_fu_307_p2__2_n_73\,
      P(32) => \bound_fu_307_p2__2_n_74\,
      P(31) => \bound_fu_307_p2__2_n_75\,
      P(30) => \bound_fu_307_p2__2_n_76\,
      P(29) => \bound_fu_307_p2__2_n_77\,
      P(28) => \bound_fu_307_p2__2_n_78\,
      P(27) => \bound_fu_307_p2__2_n_79\,
      P(26) => \bound_fu_307_p2__2_n_80\,
      P(25) => \bound_fu_307_p2__2_n_81\,
      P(24) => \bound_fu_307_p2__2_n_82\,
      P(23) => \bound_fu_307_p2__2_n_83\,
      P(22) => \bound_fu_307_p2__2_n_84\,
      P(21) => \bound_fu_307_p2__2_n_85\,
      P(20) => \bound_fu_307_p2__2_n_86\,
      P(19) => \bound_fu_307_p2__2_n_87\,
      P(18) => \bound_fu_307_p2__2_n_88\,
      P(17) => \bound_fu_307_p2__2_n_89\,
      P(16) => \bound_fu_307_p2__2_n_90\,
      P(15) => \bound_fu_307_p2__2_n_91\,
      P(14) => \bound_fu_307_p2__2_n_92\,
      P(13) => \bound_fu_307_p2__2_n_93\,
      P(12) => \bound_fu_307_p2__2_n_94\,
      P(11) => \bound_fu_307_p2__2_n_95\,
      P(10) => \bound_fu_307_p2__2_n_96\,
      P(9) => \bound_fu_307_p2__2_n_97\,
      P(8) => \bound_fu_307_p2__2_n_98\,
      P(7) => \bound_fu_307_p2__2_n_99\,
      P(6) => \bound_fu_307_p2__2_n_100\,
      P(5) => \bound_fu_307_p2__2_n_101\,
      P(4) => \bound_fu_307_p2__2_n_102\,
      P(3) => \bound_fu_307_p2__2_n_103\,
      P(2) => \bound_fu_307_p2__2_n_104\,
      P(1) => \bound_fu_307_p2__2_n_105\,
      P(0) => \bound_fu_307_p2__2_n_106\,
      PATTERNBDETECT => \NLW_bound_fu_307_p2__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bound_fu_307_p2__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \bound_fu_307_p2__1_n_107\,
      PCIN(46) => \bound_fu_307_p2__1_n_108\,
      PCIN(45) => \bound_fu_307_p2__1_n_109\,
      PCIN(44) => \bound_fu_307_p2__1_n_110\,
      PCIN(43) => \bound_fu_307_p2__1_n_111\,
      PCIN(42) => \bound_fu_307_p2__1_n_112\,
      PCIN(41) => \bound_fu_307_p2__1_n_113\,
      PCIN(40) => \bound_fu_307_p2__1_n_114\,
      PCIN(39) => \bound_fu_307_p2__1_n_115\,
      PCIN(38) => \bound_fu_307_p2__1_n_116\,
      PCIN(37) => \bound_fu_307_p2__1_n_117\,
      PCIN(36) => \bound_fu_307_p2__1_n_118\,
      PCIN(35) => \bound_fu_307_p2__1_n_119\,
      PCIN(34) => \bound_fu_307_p2__1_n_120\,
      PCIN(33) => \bound_fu_307_p2__1_n_121\,
      PCIN(32) => \bound_fu_307_p2__1_n_122\,
      PCIN(31) => \bound_fu_307_p2__1_n_123\,
      PCIN(30) => \bound_fu_307_p2__1_n_124\,
      PCIN(29) => \bound_fu_307_p2__1_n_125\,
      PCIN(28) => \bound_fu_307_p2__1_n_126\,
      PCIN(27) => \bound_fu_307_p2__1_n_127\,
      PCIN(26) => \bound_fu_307_p2__1_n_128\,
      PCIN(25) => \bound_fu_307_p2__1_n_129\,
      PCIN(24) => \bound_fu_307_p2__1_n_130\,
      PCIN(23) => \bound_fu_307_p2__1_n_131\,
      PCIN(22) => \bound_fu_307_p2__1_n_132\,
      PCIN(21) => \bound_fu_307_p2__1_n_133\,
      PCIN(20) => \bound_fu_307_p2__1_n_134\,
      PCIN(19) => \bound_fu_307_p2__1_n_135\,
      PCIN(18) => \bound_fu_307_p2__1_n_136\,
      PCIN(17) => \bound_fu_307_p2__1_n_137\,
      PCIN(16) => \bound_fu_307_p2__1_n_138\,
      PCIN(15) => \bound_fu_307_p2__1_n_139\,
      PCIN(14) => \bound_fu_307_p2__1_n_140\,
      PCIN(13) => \bound_fu_307_p2__1_n_141\,
      PCIN(12) => \bound_fu_307_p2__1_n_142\,
      PCIN(11) => \bound_fu_307_p2__1_n_143\,
      PCIN(10) => \bound_fu_307_p2__1_n_144\,
      PCIN(9) => \bound_fu_307_p2__1_n_145\,
      PCIN(8) => \bound_fu_307_p2__1_n_146\,
      PCIN(7) => \bound_fu_307_p2__1_n_147\,
      PCIN(6) => \bound_fu_307_p2__1_n_148\,
      PCIN(5) => \bound_fu_307_p2__1_n_149\,
      PCIN(4) => \bound_fu_307_p2__1_n_150\,
      PCIN(3) => \bound_fu_307_p2__1_n_151\,
      PCIN(2) => \bound_fu_307_p2__1_n_152\,
      PCIN(1) => \bound_fu_307_p2__1_n_153\,
      PCIN(0) => \bound_fu_307_p2__1_n_154\,
      PCOUT(47 downto 0) => \NLW_bound_fu_307_p2__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_bound_fu_307_p2__2_UNDERFLOW_UNCONNECTED\
    );
\bound_reg_556[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_104\,
      I1 => bound_fu_307_p2_n_104,
      O => \bound_reg_556[19]_i_2_n_1\
    );
\bound_reg_556[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_105\,
      I1 => bound_fu_307_p2_n_105,
      O => \bound_reg_556[19]_i_3_n_1\
    );
\bound_reg_556[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_106\,
      I1 => bound_fu_307_p2_n_106,
      O => \bound_reg_556[19]_i_4_n_1\
    );
\bound_reg_556[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_100\,
      I1 => bound_fu_307_p2_n_100,
      O => \bound_reg_556[23]_i_2_n_1\
    );
\bound_reg_556[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_101\,
      I1 => bound_fu_307_p2_n_101,
      O => \bound_reg_556[23]_i_3_n_1\
    );
\bound_reg_556[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_102\,
      I1 => bound_fu_307_p2_n_102,
      O => \bound_reg_556[23]_i_4_n_1\
    );
\bound_reg_556[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_103\,
      I1 => bound_fu_307_p2_n_103,
      O => \bound_reg_556[23]_i_5_n_1\
    );
\bound_reg_556[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_96\,
      I1 => bound_fu_307_p2_n_96,
      O => \bound_reg_556[27]_i_2_n_1\
    );
\bound_reg_556[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_97\,
      I1 => bound_fu_307_p2_n_97,
      O => \bound_reg_556[27]_i_3_n_1\
    );
\bound_reg_556[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_98\,
      I1 => bound_fu_307_p2_n_98,
      O => \bound_reg_556[27]_i_4_n_1\
    );
\bound_reg_556[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_99\,
      I1 => bound_fu_307_p2_n_99,
      O => \bound_reg_556[27]_i_5_n_1\
    );
\bound_reg_556[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_92\,
      I1 => bound_fu_307_p2_n_92,
      O => \bound_reg_556[31]_i_2_n_1\
    );
\bound_reg_556[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_93\,
      I1 => bound_fu_307_p2_n_93,
      O => \bound_reg_556[31]_i_3_n_1\
    );
\bound_reg_556[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_94\,
      I1 => bound_fu_307_p2_n_94,
      O => \bound_reg_556[31]_i_4_n_1\
    );
\bound_reg_556[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_95\,
      I1 => bound_fu_307_p2_n_95,
      O => \bound_reg_556[31]_i_5_n_1\
    );
\bound_reg_556[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_88\,
      I1 => \bound_fu_307_p2__0_n_105\,
      O => \bound_reg_556[35]_i_2_n_1\
    );
\bound_reg_556[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_89\,
      I1 => \bound_fu_307_p2__0_n_106\,
      O => \bound_reg_556[35]_i_3_n_1\
    );
\bound_reg_556[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_90\,
      I1 => bound_fu_307_p2_n_90,
      O => \bound_reg_556[35]_i_4_n_1\
    );
\bound_reg_556[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_91\,
      I1 => bound_fu_307_p2_n_91,
      O => \bound_reg_556[35]_i_5_n_1\
    );
\bound_reg_556[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_84\,
      I1 => \bound_fu_307_p2__0_n_101\,
      O => \bound_reg_556[39]_i_2_n_1\
    );
\bound_reg_556[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_85\,
      I1 => \bound_fu_307_p2__0_n_102\,
      O => \bound_reg_556[39]_i_3_n_1\
    );
\bound_reg_556[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_86\,
      I1 => \bound_fu_307_p2__0_n_103\,
      O => \bound_reg_556[39]_i_4_n_1\
    );
\bound_reg_556[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_87\,
      I1 => \bound_fu_307_p2__0_n_104\,
      O => \bound_reg_556[39]_i_5_n_1\
    );
\bound_reg_556[43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_80\,
      I1 => \bound_fu_307_p2__0_n_97\,
      O => \bound_reg_556[43]_i_2_n_1\
    );
\bound_reg_556[43]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_81\,
      I1 => \bound_fu_307_p2__0_n_98\,
      O => \bound_reg_556[43]_i_3_n_1\
    );
\bound_reg_556[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_82\,
      I1 => \bound_fu_307_p2__0_n_99\,
      O => \bound_reg_556[43]_i_4_n_1\
    );
\bound_reg_556[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_83\,
      I1 => \bound_fu_307_p2__0_n_100\,
      O => \bound_reg_556[43]_i_5_n_1\
    );
\bound_reg_556[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_76\,
      I1 => \bound_fu_307_p2__0_n_93\,
      O => \bound_reg_556[47]_i_2_n_1\
    );
\bound_reg_556[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_77\,
      I1 => \bound_fu_307_p2__0_n_94\,
      O => \bound_reg_556[47]_i_3_n_1\
    );
\bound_reg_556[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_78\,
      I1 => \bound_fu_307_p2__0_n_95\,
      O => \bound_reg_556[47]_i_4_n_1\
    );
\bound_reg_556[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_79\,
      I1 => \bound_fu_307_p2__0_n_96\,
      O => \bound_reg_556[47]_i_5_n_1\
    );
\bound_reg_556[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_72\,
      I1 => \bound_fu_307_p2__0_n_89\,
      O => \bound_reg_556[51]_i_2_n_1\
    );
\bound_reg_556[51]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_73\,
      I1 => \bound_fu_307_p2__0_n_90\,
      O => \bound_reg_556[51]_i_3_n_1\
    );
\bound_reg_556[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_74\,
      I1 => \bound_fu_307_p2__0_n_91\,
      O => \bound_reg_556[51]_i_4_n_1\
    );
\bound_reg_556[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_75\,
      I1 => \bound_fu_307_p2__0_n_92\,
      O => \bound_reg_556[51]_i_5_n_1\
    );
\bound_reg_556[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_68\,
      I1 => \bound_fu_307_p2__0_n_85\,
      O => \bound_reg_556[55]_i_2_n_1\
    );
\bound_reg_556[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_69\,
      I1 => \bound_fu_307_p2__0_n_86\,
      O => \bound_reg_556[55]_i_3_n_1\
    );
\bound_reg_556[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_70\,
      I1 => \bound_fu_307_p2__0_n_87\,
      O => \bound_reg_556[55]_i_4_n_1\
    );
\bound_reg_556[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_71\,
      I1 => \bound_fu_307_p2__0_n_88\,
      O => \bound_reg_556[55]_i_5_n_1\
    );
\bound_reg_556[59]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_64\,
      I1 => \bound_fu_307_p2__0_n_81\,
      O => \bound_reg_556[59]_i_2_n_1\
    );
\bound_reg_556[59]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_65\,
      I1 => \bound_fu_307_p2__0_n_82\,
      O => \bound_reg_556[59]_i_3_n_1\
    );
\bound_reg_556[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_66\,
      I1 => \bound_fu_307_p2__0_n_83\,
      O => \bound_reg_556[59]_i_4_n_1\
    );
\bound_reg_556[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_67\,
      I1 => \bound_fu_307_p2__0_n_84\,
      O => \bound_reg_556[59]_i_5_n_1\
    );
\bound_reg_556[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_60\,
      I1 => \bound_fu_307_p2__0_n_77\,
      O => \bound_reg_556[63]_i_2_n_1\
    );
\bound_reg_556[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_61\,
      I1 => \bound_fu_307_p2__0_n_78\,
      O => \bound_reg_556[63]_i_3_n_1\
    );
\bound_reg_556[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_62\,
      I1 => \bound_fu_307_p2__0_n_79\,
      O => \bound_reg_556[63]_i_4_n_1\
    );
\bound_reg_556[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bound_fu_307_p2__2_n_63\,
      I1 => \bound_fu_307_p2__0_n_80\,
      O => \bound_reg_556[63]_i_5_n_1\
    );
\bound_reg_556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_106\,
      Q => bound_reg_556(0),
      R => '0'
    );
\bound_reg_556_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_96\,
      Q => bound_reg_556(10),
      R => '0'
    );
\bound_reg_556_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_95\,
      Q => bound_reg_556(11),
      R => '0'
    );
\bound_reg_556_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_94\,
      Q => bound_reg_556(12),
      R => '0'
    );
\bound_reg_556_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_93\,
      Q => bound_reg_556(13),
      R => '0'
    );
\bound_reg_556_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_92\,
      Q => bound_reg_556(14),
      R => '0'
    );
\bound_reg_556_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_91\,
      Q => bound_reg_556(15),
      R => '0'
    );
\bound_reg_556_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(16),
      Q => bound_reg_556(16),
      R => '0'
    );
\bound_reg_556_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(17),
      Q => bound_reg_556(17),
      R => '0'
    );
\bound_reg_556_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(18),
      Q => bound_reg_556(18),
      R => '0'
    );
\bound_reg_556_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(19),
      Q => bound_reg_556(19),
      R => '0'
    );
\bound_reg_556_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bound_reg_556_reg[19]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[19]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[19]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_104\,
      DI(2) => \bound_fu_307_p2__2_n_105\,
      DI(1) => \bound_fu_307_p2__2_n_106\,
      DI(0) => '0',
      O(3 downto 0) => \bound_fu_307_p2__3\(19 downto 16),
      S(3) => \bound_reg_556[19]_i_2_n_1\,
      S(2) => \bound_reg_556[19]_i_3_n_1\,
      S(1) => \bound_reg_556[19]_i_4_n_1\,
      S(0) => \bound_fu_307_p2__1_n_90\
    );
\bound_reg_556_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_105\,
      Q => bound_reg_556(1),
      R => '0'
    );
\bound_reg_556_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(20),
      Q => bound_reg_556(20),
      R => '0'
    );
\bound_reg_556_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(21),
      Q => bound_reg_556(21),
      R => '0'
    );
\bound_reg_556_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(22),
      Q => bound_reg_556(22),
      R => '0'
    );
\bound_reg_556_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(23),
      Q => bound_reg_556(23),
      R => '0'
    );
\bound_reg_556_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[19]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[23]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[23]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[23]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_100\,
      DI(2) => \bound_fu_307_p2__2_n_101\,
      DI(1) => \bound_fu_307_p2__2_n_102\,
      DI(0) => \bound_fu_307_p2__2_n_103\,
      O(3 downto 0) => \bound_fu_307_p2__3\(23 downto 20),
      S(3) => \bound_reg_556[23]_i_2_n_1\,
      S(2) => \bound_reg_556[23]_i_3_n_1\,
      S(1) => \bound_reg_556[23]_i_4_n_1\,
      S(0) => \bound_reg_556[23]_i_5_n_1\
    );
\bound_reg_556_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(24),
      Q => bound_reg_556(24),
      R => '0'
    );
\bound_reg_556_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(25),
      Q => bound_reg_556(25),
      R => '0'
    );
\bound_reg_556_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(26),
      Q => bound_reg_556(26),
      R => '0'
    );
\bound_reg_556_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(27),
      Q => bound_reg_556(27),
      R => '0'
    );
\bound_reg_556_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[23]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[27]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[27]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[27]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_96\,
      DI(2) => \bound_fu_307_p2__2_n_97\,
      DI(1) => \bound_fu_307_p2__2_n_98\,
      DI(0) => \bound_fu_307_p2__2_n_99\,
      O(3 downto 0) => \bound_fu_307_p2__3\(27 downto 24),
      S(3) => \bound_reg_556[27]_i_2_n_1\,
      S(2) => \bound_reg_556[27]_i_3_n_1\,
      S(1) => \bound_reg_556[27]_i_4_n_1\,
      S(0) => \bound_reg_556[27]_i_5_n_1\
    );
\bound_reg_556_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(28),
      Q => bound_reg_556(28),
      R => '0'
    );
\bound_reg_556_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(29),
      Q => bound_reg_556(29),
      R => '0'
    );
\bound_reg_556_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_104\,
      Q => bound_reg_556(2),
      R => '0'
    );
\bound_reg_556_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(30),
      Q => bound_reg_556(30),
      R => '0'
    );
\bound_reg_556_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(31),
      Q => bound_reg_556(31),
      R => '0'
    );
\bound_reg_556_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[27]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[31]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[31]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[31]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_92\,
      DI(2) => \bound_fu_307_p2__2_n_93\,
      DI(1) => \bound_fu_307_p2__2_n_94\,
      DI(0) => \bound_fu_307_p2__2_n_95\,
      O(3 downto 0) => \bound_fu_307_p2__3\(31 downto 28),
      S(3) => \bound_reg_556[31]_i_2_n_1\,
      S(2) => \bound_reg_556[31]_i_3_n_1\,
      S(1) => \bound_reg_556[31]_i_4_n_1\,
      S(0) => \bound_reg_556[31]_i_5_n_1\
    );
\bound_reg_556_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(32),
      Q => bound_reg_556(32),
      R => '0'
    );
\bound_reg_556_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(33),
      Q => bound_reg_556(33),
      R => '0'
    );
\bound_reg_556_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(34),
      Q => bound_reg_556(34),
      R => '0'
    );
\bound_reg_556_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(35),
      Q => bound_reg_556(35),
      R => '0'
    );
\bound_reg_556_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[31]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[35]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[35]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[35]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[35]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_88\,
      DI(2) => \bound_fu_307_p2__2_n_89\,
      DI(1) => \bound_fu_307_p2__2_n_90\,
      DI(0) => \bound_fu_307_p2__2_n_91\,
      O(3 downto 0) => \bound_fu_307_p2__3\(35 downto 32),
      S(3) => \bound_reg_556[35]_i_2_n_1\,
      S(2) => \bound_reg_556[35]_i_3_n_1\,
      S(1) => \bound_reg_556[35]_i_4_n_1\,
      S(0) => \bound_reg_556[35]_i_5_n_1\
    );
\bound_reg_556_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(36),
      Q => bound_reg_556(36),
      R => '0'
    );
\bound_reg_556_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(37),
      Q => bound_reg_556(37),
      R => '0'
    );
\bound_reg_556_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(38),
      Q => bound_reg_556(38),
      R => '0'
    );
\bound_reg_556_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(39),
      Q => bound_reg_556(39),
      R => '0'
    );
\bound_reg_556_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[35]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[39]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[39]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[39]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[39]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_84\,
      DI(2) => \bound_fu_307_p2__2_n_85\,
      DI(1) => \bound_fu_307_p2__2_n_86\,
      DI(0) => \bound_fu_307_p2__2_n_87\,
      O(3 downto 0) => \bound_fu_307_p2__3\(39 downto 36),
      S(3) => \bound_reg_556[39]_i_2_n_1\,
      S(2) => \bound_reg_556[39]_i_3_n_1\,
      S(1) => \bound_reg_556[39]_i_4_n_1\,
      S(0) => \bound_reg_556[39]_i_5_n_1\
    );
\bound_reg_556_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_103\,
      Q => bound_reg_556(3),
      R => '0'
    );
\bound_reg_556_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(40),
      Q => bound_reg_556(40),
      R => '0'
    );
\bound_reg_556_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(41),
      Q => bound_reg_556(41),
      R => '0'
    );
\bound_reg_556_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(42),
      Q => bound_reg_556(42),
      R => '0'
    );
\bound_reg_556_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(43),
      Q => bound_reg_556(43),
      R => '0'
    );
\bound_reg_556_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[39]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[43]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[43]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[43]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[43]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_80\,
      DI(2) => \bound_fu_307_p2__2_n_81\,
      DI(1) => \bound_fu_307_p2__2_n_82\,
      DI(0) => \bound_fu_307_p2__2_n_83\,
      O(3 downto 0) => \bound_fu_307_p2__3\(43 downto 40),
      S(3) => \bound_reg_556[43]_i_2_n_1\,
      S(2) => \bound_reg_556[43]_i_3_n_1\,
      S(1) => \bound_reg_556[43]_i_4_n_1\,
      S(0) => \bound_reg_556[43]_i_5_n_1\
    );
\bound_reg_556_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(44),
      Q => bound_reg_556(44),
      R => '0'
    );
\bound_reg_556_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(45),
      Q => bound_reg_556(45),
      R => '0'
    );
\bound_reg_556_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(46),
      Q => bound_reg_556(46),
      R => '0'
    );
\bound_reg_556_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(47),
      Q => bound_reg_556(47),
      R => '0'
    );
\bound_reg_556_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[43]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[47]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[47]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[47]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[47]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_76\,
      DI(2) => \bound_fu_307_p2__2_n_77\,
      DI(1) => \bound_fu_307_p2__2_n_78\,
      DI(0) => \bound_fu_307_p2__2_n_79\,
      O(3 downto 0) => \bound_fu_307_p2__3\(47 downto 44),
      S(3) => \bound_reg_556[47]_i_2_n_1\,
      S(2) => \bound_reg_556[47]_i_3_n_1\,
      S(1) => \bound_reg_556[47]_i_4_n_1\,
      S(0) => \bound_reg_556[47]_i_5_n_1\
    );
\bound_reg_556_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(48),
      Q => bound_reg_556(48),
      R => '0'
    );
\bound_reg_556_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(49),
      Q => bound_reg_556(49),
      R => '0'
    );
\bound_reg_556_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_102\,
      Q => bound_reg_556(4),
      R => '0'
    );
\bound_reg_556_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(50),
      Q => bound_reg_556(50),
      R => '0'
    );
\bound_reg_556_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(51),
      Q => bound_reg_556(51),
      R => '0'
    );
\bound_reg_556_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[47]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[51]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[51]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[51]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[51]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_72\,
      DI(2) => \bound_fu_307_p2__2_n_73\,
      DI(1) => \bound_fu_307_p2__2_n_74\,
      DI(0) => \bound_fu_307_p2__2_n_75\,
      O(3 downto 0) => \bound_fu_307_p2__3\(51 downto 48),
      S(3) => \bound_reg_556[51]_i_2_n_1\,
      S(2) => \bound_reg_556[51]_i_3_n_1\,
      S(1) => \bound_reg_556[51]_i_4_n_1\,
      S(0) => \bound_reg_556[51]_i_5_n_1\
    );
\bound_reg_556_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(52),
      Q => bound_reg_556(52),
      R => '0'
    );
\bound_reg_556_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(53),
      Q => bound_reg_556(53),
      R => '0'
    );
\bound_reg_556_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(54),
      Q => bound_reg_556(54),
      R => '0'
    );
\bound_reg_556_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(55),
      Q => bound_reg_556(55),
      R => '0'
    );
\bound_reg_556_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[51]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[55]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[55]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[55]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[55]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_68\,
      DI(2) => \bound_fu_307_p2__2_n_69\,
      DI(1) => \bound_fu_307_p2__2_n_70\,
      DI(0) => \bound_fu_307_p2__2_n_71\,
      O(3 downto 0) => \bound_fu_307_p2__3\(55 downto 52),
      S(3) => \bound_reg_556[55]_i_2_n_1\,
      S(2) => \bound_reg_556[55]_i_3_n_1\,
      S(1) => \bound_reg_556[55]_i_4_n_1\,
      S(0) => \bound_reg_556[55]_i_5_n_1\
    );
\bound_reg_556_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(56),
      Q => bound_reg_556(56),
      R => '0'
    );
\bound_reg_556_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(57),
      Q => bound_reg_556(57),
      R => '0'
    );
\bound_reg_556_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(58),
      Q => bound_reg_556(58),
      R => '0'
    );
\bound_reg_556_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(59),
      Q => bound_reg_556(59),
      R => '0'
    );
\bound_reg_556_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[55]_i_1_n_1\,
      CO(3) => \bound_reg_556_reg[59]_i_1_n_1\,
      CO(2) => \bound_reg_556_reg[59]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[59]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[59]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \bound_fu_307_p2__2_n_64\,
      DI(2) => \bound_fu_307_p2__2_n_65\,
      DI(1) => \bound_fu_307_p2__2_n_66\,
      DI(0) => \bound_fu_307_p2__2_n_67\,
      O(3 downto 0) => \bound_fu_307_p2__3\(59 downto 56),
      S(3) => \bound_reg_556[59]_i_2_n_1\,
      S(2) => \bound_reg_556[59]_i_3_n_1\,
      S(1) => \bound_reg_556[59]_i_4_n_1\,
      S(0) => \bound_reg_556[59]_i_5_n_1\
    );
\bound_reg_556_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_101\,
      Q => bound_reg_556(5),
      R => '0'
    );
\bound_reg_556_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(60),
      Q => bound_reg_556(60),
      R => '0'
    );
\bound_reg_556_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(61),
      Q => bound_reg_556(61),
      R => '0'
    );
\bound_reg_556_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(62),
      Q => bound_reg_556(62),
      R => '0'
    );
\bound_reg_556_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__3\(63),
      Q => bound_reg_556(63),
      R => '0'
    );
\bound_reg_556_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_556_reg[59]_i_1_n_1\,
      CO(3) => \NLW_bound_reg_556_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bound_reg_556_reg[63]_i_1_n_2\,
      CO(1) => \bound_reg_556_reg[63]_i_1_n_3\,
      CO(0) => \bound_reg_556_reg[63]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bound_fu_307_p2__2_n_61\,
      DI(1) => \bound_fu_307_p2__2_n_62\,
      DI(0) => \bound_fu_307_p2__2_n_63\,
      O(3 downto 0) => \bound_fu_307_p2__3\(63 downto 60),
      S(3) => \bound_reg_556[63]_i_2_n_1\,
      S(2) => \bound_reg_556[63]_i_3_n_1\,
      S(1) => \bound_reg_556[63]_i_4_n_1\,
      S(0) => \bound_reg_556[63]_i_5_n_1\
    );
\bound_reg_556_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_100\,
      Q => bound_reg_556(6),
      R => '0'
    );
\bound_reg_556_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_99\,
      Q => bound_reg_556(7),
      R => '0'
    );
\bound_reg_556_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_98\,
      Q => bound_reg_556(8),
      R => '0'
    );
\bound_reg_556_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \bound_fu_307_p2__1_n_97\,
      Q => bound_reg_556(9),
      R => '0'
    );
\empty_reg_575_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(0),
      Q => empty_reg_575_0(0),
      R => '0'
    );
\empty_reg_575_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(10),
      Q => empty_reg_575_0(10),
      R => '0'
    );
\empty_reg_575_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(11),
      Q => empty_reg_575_0(11),
      R => '0'
    );
\empty_reg_575_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(12),
      Q => empty_reg_575_0(12),
      R => '0'
    );
\empty_reg_575_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(13),
      Q => empty_reg_575_0(13),
      R => '0'
    );
\empty_reg_575_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(14),
      Q => empty_reg_575_0(14),
      R => '0'
    );
\empty_reg_575_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(15),
      Q => empty_reg_575_0(15),
      R => '0'
    );
\empty_reg_575_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(16),
      Q => empty_reg_575_0(16),
      R => '0'
    );
\empty_reg_575_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(17),
      Q => empty_reg_575_0(17),
      R => '0'
    );
\empty_reg_575_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(18),
      Q => empty_reg_575_0(18),
      R => '0'
    );
\empty_reg_575_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(19),
      Q => empty_reg_575_0(19),
      R => '0'
    );
\empty_reg_575_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(1),
      Q => empty_reg_575_0(1),
      R => '0'
    );
\empty_reg_575_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(20),
      Q => empty_reg_575_0(20),
      R => '0'
    );
\empty_reg_575_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(21),
      Q => empty_reg_575_0(21),
      R => '0'
    );
\empty_reg_575_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(22),
      Q => empty_reg_575_0(22),
      R => '0'
    );
\empty_reg_575_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(23),
      Q => empty_reg_575_0(23),
      R => '0'
    );
\empty_reg_575_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(2),
      Q => empty_reg_575_0(2),
      R => '0'
    );
\empty_reg_575_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(3),
      Q => empty_reg_575_0(3),
      R => '0'
    );
\empty_reg_575_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(4),
      Q => empty_reg_575_0(4),
      R => '0'
    );
\empty_reg_575_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(5),
      Q => empty_reg_575_0(5),
      R => '0'
    );
\empty_reg_575_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(6),
      Q => empty_reg_575_0(6),
      R => '0'
    );
\empty_reg_575_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(7),
      Q => empty_reg_575_0(7),
      R => '0'
    );
\empty_reg_575_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(8),
      Q => empty_reg_575_0(8),
      R => '0'
    );
\empty_reg_575_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDATA_int(9),
      Q => empty_reg_575_0(9),
      R => '0'
    );
\i_0_reg_198[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_198_reg(0),
      O => zext_ln20_fu_353_p1(0)
    );
\i_0_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[0]_i_2_n_8\,
      Q => i_0_reg_198_reg(0),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_198_reg[0]_i_2_n_1\,
      CO(2) => \i_0_reg_198_reg[0]_i_2_n_2\,
      CO(1) => \i_0_reg_198_reg[0]_i_2_n_3\,
      CO(0) => \i_0_reg_198_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_198_reg[0]_i_2_n_5\,
      O(2) => \i_0_reg_198_reg[0]_i_2_n_6\,
      O(1) => \i_0_reg_198_reg[0]_i_2_n_7\,
      O(0) => \i_0_reg_198_reg[0]_i_2_n_8\,
      S(3 downto 1) => i_0_reg_198_reg(3 downto 1),
      S(0) => zext_ln20_fu_353_p1(0)
    );
\i_0_reg_198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[8]_i_1_n_6\,
      Q => i_0_reg_198_reg(10),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[8]_i_1_n_5\,
      Q => i_0_reg_198_reg(11),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[12]_i_1_n_8\,
      Q => i_0_reg_198_reg(12),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[8]_i_1_n_1\,
      CO(3) => \i_0_reg_198_reg[12]_i_1_n_1\,
      CO(2) => \i_0_reg_198_reg[12]_i_1_n_2\,
      CO(1) => \i_0_reg_198_reg[12]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_198_reg[12]_i_1_n_5\,
      O(2) => \i_0_reg_198_reg[12]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[12]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[12]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_198_reg(15 downto 12)
    );
\i_0_reg_198_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[12]_i_1_n_7\,
      Q => i_0_reg_198_reg(13),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[12]_i_1_n_6\,
      Q => i_0_reg_198_reg(14),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[12]_i_1_n_5\,
      Q => i_0_reg_198_reg(15),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[16]_i_1_n_8\,
      Q => i_0_reg_198_reg(16),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[12]_i_1_n_1\,
      CO(3) => \i_0_reg_198_reg[16]_i_1_n_1\,
      CO(2) => \i_0_reg_198_reg[16]_i_1_n_2\,
      CO(1) => \i_0_reg_198_reg[16]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_198_reg[16]_i_1_n_5\,
      O(2) => \i_0_reg_198_reg[16]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[16]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[16]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_198_reg(19 downto 16)
    );
\i_0_reg_198_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[16]_i_1_n_7\,
      Q => i_0_reg_198_reg(17),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[16]_i_1_n_6\,
      Q => i_0_reg_198_reg(18),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[16]_i_1_n_5\,
      Q => i_0_reg_198_reg(19),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[0]_i_2_n_7\,
      Q => i_0_reg_198_reg(1),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[20]_i_1_n_8\,
      Q => i_0_reg_198_reg(20),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[16]_i_1_n_1\,
      CO(3) => \i_0_reg_198_reg[20]_i_1_n_1\,
      CO(2) => \i_0_reg_198_reg[20]_i_1_n_2\,
      CO(1) => \i_0_reg_198_reg[20]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_198_reg[20]_i_1_n_5\,
      O(2) => \i_0_reg_198_reg[20]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[20]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[20]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_198_reg(23 downto 20)
    );
\i_0_reg_198_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[20]_i_1_n_7\,
      Q => i_0_reg_198_reg(21),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[20]_i_1_n_6\,
      Q => i_0_reg_198_reg(22),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[20]_i_1_n_5\,
      Q => i_0_reg_198_reg(23),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[24]_i_1_n_8\,
      Q => i_0_reg_198_reg(24),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[20]_i_1_n_1\,
      CO(3) => \i_0_reg_198_reg[24]_i_1_n_1\,
      CO(2) => \i_0_reg_198_reg[24]_i_1_n_2\,
      CO(1) => \i_0_reg_198_reg[24]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_198_reg[24]_i_1_n_5\,
      O(2) => \i_0_reg_198_reg[24]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[24]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[24]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_198_reg(27 downto 24)
    );
\i_0_reg_198_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[24]_i_1_n_7\,
      Q => i_0_reg_198_reg(25),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[24]_i_1_n_6\,
      Q => i_0_reg_198_reg(26),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[24]_i_1_n_5\,
      Q => i_0_reg_198_reg(27),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[28]_i_1_n_8\,
      Q => i_0_reg_198_reg(28),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[24]_i_1_n_1\,
      CO(3 downto 2) => \NLW_i_0_reg_198_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_0_reg_198_reg[28]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_0_reg_198_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \i_0_reg_198_reg[28]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[28]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[28]_i_1_n_8\,
      S(3) => '0',
      S(2 downto 0) => i_0_reg_198_reg(30 downto 28)
    );
\i_0_reg_198_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[28]_i_1_n_7\,
      Q => i_0_reg_198_reg(29),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[0]_i_2_n_6\,
      Q => i_0_reg_198_reg(2),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[28]_i_1_n_6\,
      Q => i_0_reg_198_reg(30),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[0]_i_2_n_5\,
      Q => i_0_reg_198_reg(3),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[4]_i_1_n_8\,
      Q => i_0_reg_198_reg(4),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[0]_i_2_n_1\,
      CO(3) => \i_0_reg_198_reg[4]_i_1_n_1\,
      CO(2) => \i_0_reg_198_reg[4]_i_1_n_2\,
      CO(1) => \i_0_reg_198_reg[4]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_198_reg[4]_i_1_n_5\,
      O(2) => \i_0_reg_198_reg[4]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[4]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[4]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_198_reg(7 downto 4)
    );
\i_0_reg_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[4]_i_1_n_7\,
      Q => i_0_reg_198_reg(5),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[4]_i_1_n_6\,
      Q => i_0_reg_198_reg(6),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[4]_i_1_n_5\,
      Q => i_0_reg_198_reg(7),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[8]_i_1_n_8\,
      Q => i_0_reg_198_reg(8),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\i_0_reg_198_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_198_reg[4]_i_1_n_1\,
      CO(3) => \i_0_reg_198_reg[8]_i_1_n_1\,
      CO(2) => \i_0_reg_198_reg[8]_i_1_n_2\,
      CO(1) => \i_0_reg_198_reg[8]_i_1_n_3\,
      CO(0) => \i_0_reg_198_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_198_reg[8]_i_1_n_5\,
      O(2) => \i_0_reg_198_reg[8]_i_1_n_6\,
      O(1) => \i_0_reg_198_reg[8]_i_1_n_7\,
      O(0) => \i_0_reg_198_reg[8]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_198_reg(11 downto 8)
    );
\i_0_reg_198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_15,
      D => \i_0_reg_198_reg[8]_i_1_n_7\,
      Q => i_0_reg_198_reg(9),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_m_axis_video_V_data_V_U_n_79,
      Q => icmp_ln20_reg_561_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln20_reg_561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_m_axis_video_V_data_V_U_n_80,
      Q => icmp_ln20_reg_561,
      R => '0'
    );
\icmp_ln29_reg_615[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(26),
      I1 => \j_0_reg_220_reg_n_1_[26]\,
      I2 => select_ln29_reg_551(27),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[27]\,
      O => \icmp_ln29_reg_615[0]_i_10_n_1\
    );
\icmp_ln29_reg_615[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(24),
      I1 => \j_0_reg_220_reg_n_1_[24]\,
      I2 => select_ln29_reg_551(25),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[25]\,
      O => \icmp_ln29_reg_615[0]_i_11_n_1\
    );
\icmp_ln29_reg_615[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(23),
      I1 => select_ln29_reg_551(22),
      I2 => \j_0_reg_220_reg_n_1_[23]\,
      I3 => \j_0_reg_220_reg_n_1_[22]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_13_n_1\
    );
\icmp_ln29_reg_615[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(21),
      I1 => select_ln29_reg_551(20),
      I2 => \j_0_reg_220_reg_n_1_[21]\,
      I3 => \j_0_reg_220_reg_n_1_[20]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_14_n_1\
    );
\icmp_ln29_reg_615[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(19),
      I1 => select_ln29_reg_551(18),
      I2 => \j_0_reg_220_reg_n_1_[19]\,
      I3 => \j_0_reg_220_reg_n_1_[18]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_15_n_1\
    );
\icmp_ln29_reg_615[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(17),
      I1 => select_ln29_reg_551(16),
      I2 => \j_0_reg_220_reg_n_1_[17]\,
      I3 => \j_0_reg_220_reg_n_1_[16]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_16_n_1\
    );
\icmp_ln29_reg_615[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(22),
      I1 => \j_0_reg_220_reg_n_1_[22]\,
      I2 => select_ln29_reg_551(23),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[23]\,
      O => \icmp_ln29_reg_615[0]_i_17_n_1\
    );
\icmp_ln29_reg_615[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(20),
      I1 => \j_0_reg_220_reg_n_1_[20]\,
      I2 => select_ln29_reg_551(21),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[21]\,
      O => \icmp_ln29_reg_615[0]_i_18_n_1\
    );
\icmp_ln29_reg_615[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(18),
      I1 => \j_0_reg_220_reg_n_1_[18]\,
      I2 => select_ln29_reg_551(19),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[19]\,
      O => \icmp_ln29_reg_615[0]_i_19_n_1\
    );
\icmp_ln29_reg_615[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(16),
      I1 => \j_0_reg_220_reg_n_1_[16]\,
      I2 => select_ln29_reg_551(17),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[17]\,
      O => \icmp_ln29_reg_615[0]_i_20_n_1\
    );
\icmp_ln29_reg_615[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(15),
      I1 => select_ln29_reg_551(14),
      I2 => \j_0_reg_220_reg_n_1_[15]\,
      I3 => \j_0_reg_220_reg_n_1_[14]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_22_n_1\
    );
\icmp_ln29_reg_615[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(13),
      I1 => select_ln29_reg_551(12),
      I2 => \j_0_reg_220_reg_n_1_[13]\,
      I3 => \j_0_reg_220_reg_n_1_[12]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_23_n_1\
    );
\icmp_ln29_reg_615[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(11),
      I1 => select_ln29_reg_551(10),
      I2 => \j_0_reg_220_reg_n_1_[11]\,
      I3 => \j_0_reg_220_reg_n_1_[10]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_24_n_1\
    );
\icmp_ln29_reg_615[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(9),
      I1 => select_ln29_reg_551(8),
      I2 => \j_0_reg_220_reg_n_1_[9]\,
      I3 => \j_0_reg_220_reg_n_1_[8]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_25_n_1\
    );
\icmp_ln29_reg_615[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(14),
      I1 => \j_0_reg_220_reg_n_1_[14]\,
      I2 => select_ln29_reg_551(15),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[15]\,
      O => \icmp_ln29_reg_615[0]_i_26_n_1\
    );
\icmp_ln29_reg_615[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(12),
      I1 => \j_0_reg_220_reg_n_1_[12]\,
      I2 => select_ln29_reg_551(13),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[13]\,
      O => \icmp_ln29_reg_615[0]_i_27_n_1\
    );
\icmp_ln29_reg_615[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(10),
      I1 => \j_0_reg_220_reg_n_1_[10]\,
      I2 => select_ln29_reg_551(11),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[11]\,
      O => \icmp_ln29_reg_615[0]_i_28_n_1\
    );
\icmp_ln29_reg_615[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(8),
      I1 => \j_0_reg_220_reg_n_1_[8]\,
      I2 => select_ln29_reg_551(9),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[9]\,
      O => \icmp_ln29_reg_615[0]_i_29_n_1\
    );
\icmp_ln29_reg_615[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(7),
      I1 => select_ln29_reg_551(6),
      I2 => \j_0_reg_220_reg_n_1_[7]\,
      I3 => \j_0_reg_220_reg_n_1_[6]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_30_n_1\
    );
\icmp_ln29_reg_615[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(5),
      I1 => select_ln29_reg_551(4),
      I2 => \j_0_reg_220_reg_n_1_[5]\,
      I3 => \j_0_reg_220_reg_n_1_[4]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_31_n_1\
    );
\icmp_ln29_reg_615[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(3),
      I1 => select_ln29_reg_551(2),
      I2 => \j_0_reg_220_reg_n_1_[3]\,
      I3 => \j_0_reg_220_reg_n_1_[2]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_32_n_1\
    );
\icmp_ln29_reg_615[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(1),
      I1 => select_ln29_reg_551(0),
      I2 => \j_0_reg_220_reg_n_1_[1]\,
      I3 => \j_0_reg_220_reg_n_1_[0]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_33_n_1\
    );
\icmp_ln29_reg_615[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(6),
      I1 => \j_0_reg_220_reg_n_1_[6]\,
      I2 => select_ln29_reg_551(7),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[7]\,
      O => \icmp_ln29_reg_615[0]_i_34_n_1\
    );
\icmp_ln29_reg_615[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(4),
      I1 => \j_0_reg_220_reg_n_1_[4]\,
      I2 => select_ln29_reg_551(5),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[5]\,
      O => \icmp_ln29_reg_615[0]_i_35_n_1\
    );
\icmp_ln29_reg_615[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(2),
      I1 => \j_0_reg_220_reg_n_1_[2]\,
      I2 => select_ln29_reg_551(3),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[3]\,
      O => \icmp_ln29_reg_615[0]_i_36_n_1\
    );
\icmp_ln29_reg_615[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(0),
      I1 => \j_0_reg_220_reg_n_1_[0]\,
      I2 => select_ln29_reg_551(1),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[1]\,
      O => \icmp_ln29_reg_615[0]_i_37_n_1\
    );
\icmp_ln29_reg_615[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => select_ln29_reg_551(31),
      I1 => select_ln29_reg_551(30),
      I2 => p_0_in,
      I3 => \j_0_reg_220_reg_n_1_[30]\,
      O => \icmp_ln29_reg_615[0]_i_4_n_1\
    );
\icmp_ln29_reg_615[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(29),
      I1 => select_ln29_reg_551(28),
      I2 => \j_0_reg_220_reg_n_1_[29]\,
      I3 => \j_0_reg_220_reg_n_1_[28]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_5_n_1\
    );
\icmp_ln29_reg_615[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(27),
      I1 => select_ln29_reg_551(26),
      I2 => \j_0_reg_220_reg_n_1_[27]\,
      I3 => \j_0_reg_220_reg_n_1_[26]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_6_n_1\
    );
\icmp_ln29_reg_615[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => select_ln29_reg_551(25),
      I1 => select_ln29_reg_551(24),
      I2 => \j_0_reg_220_reg_n_1_[25]\,
      I3 => \j_0_reg_220_reg_n_1_[24]\,
      I4 => p_0_in,
      O => \icmp_ln29_reg_615[0]_i_7_n_1\
    );
\icmp_ln29_reg_615[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => \j_0_reg_220_reg_n_1_[30]\,
      I1 => p_0_in,
      I2 => select_ln29_reg_551(30),
      I3 => select_ln29_reg_551(31),
      O => \icmp_ln29_reg_615[0]_i_8_n_1\
    );
\icmp_ln29_reg_615[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050905"
    )
        port map (
      I0 => select_ln29_reg_551(28),
      I1 => \j_0_reg_220_reg_n_1_[28]\,
      I2 => select_ln29_reg_551(29),
      I3 => p_0_in,
      I4 => \j_0_reg_220_reg_n_1_[29]\,
      O => \icmp_ln29_reg_615[0]_i_9_n_1\
    );
\icmp_ln29_reg_615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => icmp_ln29_fu_467_p2,
      Q => icmp_ln29_reg_615,
      R => '0'
    );
\icmp_ln29_reg_615_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln29_reg_615_reg[0]_i_21_n_1\,
      CO(3) => \icmp_ln29_reg_615_reg[0]_i_12_n_1\,
      CO(2) => \icmp_ln29_reg_615_reg[0]_i_12_n_2\,
      CO(1) => \icmp_ln29_reg_615_reg[0]_i_12_n_3\,
      CO(0) => \icmp_ln29_reg_615_reg[0]_i_12_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln29_reg_615[0]_i_22_n_1\,
      DI(2) => \icmp_ln29_reg_615[0]_i_23_n_1\,
      DI(1) => \icmp_ln29_reg_615[0]_i_24_n_1\,
      DI(0) => \icmp_ln29_reg_615[0]_i_25_n_1\,
      O(3 downto 0) => \NLW_icmp_ln29_reg_615_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln29_reg_615[0]_i_26_n_1\,
      S(2) => \icmp_ln29_reg_615[0]_i_27_n_1\,
      S(1) => \icmp_ln29_reg_615[0]_i_28_n_1\,
      S(0) => \icmp_ln29_reg_615[0]_i_29_n_1\
    );
\icmp_ln29_reg_615_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln29_reg_615_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln29_fu_467_p2,
      CO(2) => \icmp_ln29_reg_615_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln29_reg_615_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln29_reg_615_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln29_reg_615[0]_i_4_n_1\,
      DI(2) => \icmp_ln29_reg_615[0]_i_5_n_1\,
      DI(1) => \icmp_ln29_reg_615[0]_i_6_n_1\,
      DI(0) => \icmp_ln29_reg_615[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_icmp_ln29_reg_615_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln29_reg_615[0]_i_8_n_1\,
      S(2) => \icmp_ln29_reg_615[0]_i_9_n_1\,
      S(1) => \icmp_ln29_reg_615[0]_i_10_n_1\,
      S(0) => \icmp_ln29_reg_615[0]_i_11_n_1\
    );
\icmp_ln29_reg_615_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln29_reg_615_reg[0]_i_21_n_1\,
      CO(2) => \icmp_ln29_reg_615_reg[0]_i_21_n_2\,
      CO(1) => \icmp_ln29_reg_615_reg[0]_i_21_n_3\,
      CO(0) => \icmp_ln29_reg_615_reg[0]_i_21_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln29_reg_615[0]_i_30_n_1\,
      DI(2) => \icmp_ln29_reg_615[0]_i_31_n_1\,
      DI(1) => \icmp_ln29_reg_615[0]_i_32_n_1\,
      DI(0) => \icmp_ln29_reg_615[0]_i_33_n_1\,
      O(3 downto 0) => \NLW_icmp_ln29_reg_615_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln29_reg_615[0]_i_34_n_1\,
      S(2) => \icmp_ln29_reg_615[0]_i_35_n_1\,
      S(1) => \icmp_ln29_reg_615[0]_i_36_n_1\,
      S(0) => \icmp_ln29_reg_615[0]_i_37_n_1\
    );
\icmp_ln29_reg_615_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln29_reg_615_reg[0]_i_12_n_1\,
      CO(3) => \icmp_ln29_reg_615_reg[0]_i_3_n_1\,
      CO(2) => \icmp_ln29_reg_615_reg[0]_i_3_n_2\,
      CO(1) => \icmp_ln29_reg_615_reg[0]_i_3_n_3\,
      CO(0) => \icmp_ln29_reg_615_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln29_reg_615[0]_i_13_n_1\,
      DI(2) => \icmp_ln29_reg_615[0]_i_14_n_1\,
      DI(1) => \icmp_ln29_reg_615[0]_i_15_n_1\,
      DI(0) => \icmp_ln29_reg_615[0]_i_16_n_1\,
      O(3 downto 0) => \NLW_icmp_ln29_reg_615_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln29_reg_615[0]_i_17_n_1\,
      S(2) => \icmp_ln29_reg_615[0]_i_18_n_1\,
      S(1) => \icmp_ln29_reg_615[0]_i_19_n_1\,
      S(0) => \icmp_ln29_reg_615[0]_i_20_n_1\
    );
incrust_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust_AXILiteS_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      O14(30 downto 0) => add_ln28_fu_231_p2(31 downto 1),
      O15(30 downto 0) => add_ln28_1_fu_237_p2(31 downto 1),
      Q(31 downto 0) => start_y(31 downto 0),
      SR(0) => reset,
      ap_clk => ap_clk,
      \int_start_x_reg[31]_0\(31 downto 0) => start_x(31 downto 0),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
\indvar_flatten_reg_187[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_187_reg(0),
      O => \indvar_flatten_reg_187[0]_i_3_n_1\
    );
\indvar_flatten_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[0]_i_2_n_8\,
      Q => indvar_flatten_reg_187_reg(0),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_187_reg[0]_i_2_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[0]_i_2_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[0]_i_2_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_187_reg[0]_i_2_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[0]_i_2_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[0]_i_2_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[0]_i_2_n_8\,
      S(3 downto 1) => indvar_flatten_reg_187_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_187[0]_i_3_n_1\
    );
\indvar_flatten_reg_187_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[8]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(10),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[8]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(11),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(12),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[8]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[12]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[12]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[12]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[12]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[12]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[12]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[12]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(15 downto 12)
    );
\indvar_flatten_reg_187_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(13),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[12]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(14),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[12]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(15),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(16),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[12]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[16]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[16]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[16]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[16]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[16]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[16]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[16]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(19 downto 16)
    );
\indvar_flatten_reg_187_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(17),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[16]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(18),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[16]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(19),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[0]_i_2_n_7\,
      Q => indvar_flatten_reg_187_reg(1),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[20]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(20),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[16]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[20]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[20]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[20]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[20]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[20]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[20]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[20]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(23 downto 20)
    );
\indvar_flatten_reg_187_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[20]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(21),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[20]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(22),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[20]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(23),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[24]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(24),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[20]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[24]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[24]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[24]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[24]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[24]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[24]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[24]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(27 downto 24)
    );
\indvar_flatten_reg_187_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[24]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(25),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[24]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(26),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[24]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(27),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[28]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(28),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[24]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[28]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[28]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[28]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[28]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[28]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[28]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[28]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(31 downto 28)
    );
\indvar_flatten_reg_187_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[28]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(29),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[0]_i_2_n_6\,
      Q => indvar_flatten_reg_187_reg(2),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[28]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(30),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[28]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(31),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[32]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(32),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[28]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[32]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[32]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[32]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[32]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[32]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[32]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[32]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[32]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(35 downto 32)
    );
\indvar_flatten_reg_187_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[32]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(33),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[32]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(34),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[32]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(35),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[36]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(36),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[32]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[36]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[36]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[36]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[36]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[36]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[36]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[36]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[36]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(39 downto 36)
    );
\indvar_flatten_reg_187_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[36]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(37),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[36]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(38),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[36]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(39),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[0]_i_2_n_5\,
      Q => indvar_flatten_reg_187_reg(3),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[40]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(40),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[36]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[40]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[40]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[40]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[40]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[40]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[40]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[40]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[40]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(43 downto 40)
    );
\indvar_flatten_reg_187_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[40]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(41),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[40]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(42),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[40]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(43),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[44]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(44),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[40]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[44]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[44]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[44]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[44]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[44]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[44]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[44]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[44]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(47 downto 44)
    );
\indvar_flatten_reg_187_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[44]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(45),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[44]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(46),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[44]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(47),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[48]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(48),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[44]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[48]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[48]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[48]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[48]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[48]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[48]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[48]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[48]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(51 downto 48)
    );
\indvar_flatten_reg_187_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[48]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(49),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(4),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[0]_i_2_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[4]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[4]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[4]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[4]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[4]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[4]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[4]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(7 downto 4)
    );
\indvar_flatten_reg_187_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[48]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(50),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[48]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(51),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[52]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(52),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[48]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[52]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[52]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[52]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[52]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[52]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[52]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[52]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[52]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(55 downto 52)
    );
\indvar_flatten_reg_187_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[52]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(53),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[52]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(54),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[52]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(55),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[56]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(56),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[52]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[56]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[56]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[56]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[56]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[56]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[56]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[56]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[56]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(59 downto 56)
    );
\indvar_flatten_reg_187_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[56]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(57),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[56]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(58),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[56]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(59),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(5),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[60]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(60),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[56]_i_1_n_1\,
      CO(3) => \NLW_indvar_flatten_reg_187_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_187_reg[60]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[60]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[60]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[60]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[60]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[60]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[60]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(63 downto 60)
    );
\indvar_flatten_reg_187_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[60]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(61),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[60]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(62),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[60]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(63),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[4]_i_1_n_6\,
      Q => indvar_flatten_reg_187_reg(6),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[4]_i_1_n_5\,
      Q => indvar_flatten_reg_187_reg(7),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_187_reg(8),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\indvar_flatten_reg_187_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_187_reg[4]_i_1_n_1\,
      CO(3) => \indvar_flatten_reg_187_reg[8]_i_1_n_1\,
      CO(2) => \indvar_flatten_reg_187_reg[8]_i_1_n_2\,
      CO(1) => \indvar_flatten_reg_187_reg[8]_i_1_n_3\,
      CO(0) => \indvar_flatten_reg_187_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_187_reg[8]_i_1_n_5\,
      O(2) => \indvar_flatten_reg_187_reg[8]_i_1_n_6\,
      O(1) => \indvar_flatten_reg_187_reg[8]_i_1_n_7\,
      O(0) => \indvar_flatten_reg_187_reg[8]_i_1_n_8\,
      S(3 downto 0) => indvar_flatten_reg_187_reg(11 downto 8)
    );
\indvar_flatten_reg_187_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => \indvar_flatten_reg_187_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_187_reg(9),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\j_0_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_m_axis_video_V_data_V_U_n_5,
      Q => \j_0_reg_220_reg_n_1_[0]\,
      R => '0'
    );
\j_0_reg_220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(10),
      Q => \j_0_reg_220_reg_n_1_[10]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(11),
      Q => \j_0_reg_220_reg_n_1_[11]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(12),
      Q => \j_0_reg_220_reg_n_1_[12]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[8]_i_1_n_1\,
      CO(3) => \j_0_reg_220_reg[12]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[12]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[12]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(12 downto 9),
      S(3) => \j_0_reg_220_reg_n_1_[12]\,
      S(2) => \j_0_reg_220_reg_n_1_[11]\,
      S(1) => \j_0_reg_220_reg_n_1_[10]\,
      S(0) => \j_0_reg_220_reg_n_1_[9]\
    );
\j_0_reg_220_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(13),
      Q => \j_0_reg_220_reg_n_1_[13]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(14),
      Q => \j_0_reg_220_reg_n_1_[14]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(15),
      Q => \j_0_reg_220_reg_n_1_[15]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(16),
      Q => \j_0_reg_220_reg_n_1_[16]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[12]_i_1_n_1\,
      CO(3) => \j_0_reg_220_reg[16]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[16]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[16]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(16 downto 13),
      S(3) => \j_0_reg_220_reg_n_1_[16]\,
      S(2) => \j_0_reg_220_reg_n_1_[15]\,
      S(1) => \j_0_reg_220_reg_n_1_[14]\,
      S(0) => \j_0_reg_220_reg_n_1_[13]\
    );
\j_0_reg_220_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(17),
      Q => \j_0_reg_220_reg_n_1_[17]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(18),
      Q => \j_0_reg_220_reg_n_1_[18]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(19),
      Q => \j_0_reg_220_reg_n_1_[19]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(1),
      Q => \j_0_reg_220_reg_n_1_[1]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(20),
      Q => \j_0_reg_220_reg_n_1_[20]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[16]_i_1_n_1\,
      CO(3) => \j_0_reg_220_reg[20]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[20]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[20]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(20 downto 17),
      S(3) => \j_0_reg_220_reg_n_1_[20]\,
      S(2) => \j_0_reg_220_reg_n_1_[19]\,
      S(1) => \j_0_reg_220_reg_n_1_[18]\,
      S(0) => \j_0_reg_220_reg_n_1_[17]\
    );
\j_0_reg_220_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(21),
      Q => \j_0_reg_220_reg_n_1_[21]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(22),
      Q => \j_0_reg_220_reg_n_1_[22]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(23),
      Q => \j_0_reg_220_reg_n_1_[23]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(24),
      Q => \j_0_reg_220_reg_n_1_[24]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[20]_i_1_n_1\,
      CO(3) => \j_0_reg_220_reg[24]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[24]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[24]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(24 downto 21),
      S(3) => \j_0_reg_220_reg_n_1_[24]\,
      S(2) => \j_0_reg_220_reg_n_1_[23]\,
      S(1) => \j_0_reg_220_reg_n_1_[22]\,
      S(0) => \j_0_reg_220_reg_n_1_[21]\
    );
\j_0_reg_220_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(25),
      Q => \j_0_reg_220_reg_n_1_[25]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(26),
      Q => \j_0_reg_220_reg_n_1_[26]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(27),
      Q => \j_0_reg_220_reg_n_1_[27]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(28),
      Q => \j_0_reg_220_reg_n_1_[28]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[24]_i_1_n_1\,
      CO(3) => \j_0_reg_220_reg[28]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[28]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[28]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(28 downto 25),
      S(3) => \j_0_reg_220_reg_n_1_[28]\,
      S(2) => \j_0_reg_220_reg_n_1_[27]\,
      S(1) => \j_0_reg_220_reg_n_1_[26]\,
      S(0) => \j_0_reg_220_reg_n_1_[25]\
    );
\j_0_reg_220_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(29),
      Q => \j_0_reg_220_reg_n_1_[29]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(2),
      Q => \j_0_reg_220_reg_n_1_[2]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(30),
      Q => \j_0_reg_220_reg_n_1_[30]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[28]_i_1_n_1\,
      CO(3 downto 1) => \NLW_j_0_reg_220_reg[30]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \j_0_reg_220_reg[30]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_j_0_reg_220_reg[30]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln23_fu_492_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \j_0_reg_220_reg_n_1_[30]\,
      S(0) => \j_0_reg_220_reg_n_1_[29]\
    );
\j_0_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(3),
      Q => \j_0_reg_220_reg_n_1_[3]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(4),
      Q => \j_0_reg_220_reg_n_1_[4]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_0_reg_220_reg[4]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[4]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[4]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[4]_i_1_n_4\,
      CYINIT => \j_0_reg_220_reg_n_1_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(4 downto 1),
      S(3) => \j_0_reg_220_reg_n_1_[4]\,
      S(2) => \j_0_reg_220_reg_n_1_[3]\,
      S(1) => \j_0_reg_220_reg_n_1_[2]\,
      S(0) => \j_0_reg_220_reg_n_1_[1]\
    );
\j_0_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(5),
      Q => \j_0_reg_220_reg_n_1_[5]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(6),
      Q => \j_0_reg_220_reg_n_1_[6]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(7),
      Q => \j_0_reg_220_reg_n_1_[7]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(8),
      Q => \j_0_reg_220_reg_n_1_[8]\,
      R => j_0_reg_220(30)
    );
\j_0_reg_220_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_0_reg_220_reg[4]_i_1_n_1\,
      CO(3) => \j_0_reg_220_reg[8]_i_1_n_1\,
      CO(2) => \j_0_reg_220_reg[8]_i_1_n_2\,
      CO(1) => \j_0_reg_220_reg[8]_i_1_n_3\,
      CO(0) => \j_0_reg_220_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_492_p2(8 downto 5),
      S(3) => \j_0_reg_220_reg_n_1_[8]\,
      S(2) => \j_0_reg_220_reg_n_1_[7]\,
      S(1) => \j_0_reg_220_reg_n_1_[6]\,
      S(0) => \j_0_reg_220_reg_n_1_[5]\
    );
\j_0_reg_220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_m_axis_video_V_data_V_U_n_7,
      D => add_ln23_fu_492_p2(9),
      Q => \j_0_reg_220_reg_n_1_[9]\,
      R => j_0_reg_220(30)
    );
\pixel_1_reg_209[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_1_reg_209_reg(0),
      O => pixel_fu_478_p2(0)
    );
\pixel_1_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[0]_i_2_n_8\,
      Q => pixel_1_reg_209_reg(0),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_1_reg_209_reg[0]_i_2_n_1\,
      CO(2) => \pixel_1_reg_209_reg[0]_i_2_n_2\,
      CO(1) => \pixel_1_reg_209_reg[0]_i_2_n_3\,
      CO(0) => \pixel_1_reg_209_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pixel_1_reg_209_reg[0]_i_2_n_5\,
      O(2) => \pixel_1_reg_209_reg[0]_i_2_n_6\,
      O(1) => \pixel_1_reg_209_reg[0]_i_2_n_7\,
      O(0) => \pixel_1_reg_209_reg[0]_i_2_n_8\,
      S(3 downto 1) => pixel_1_reg_209_reg(3 downto 1),
      S(0) => pixel_fu_478_p2(0)
    );
\pixel_1_reg_209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[8]_i_1_n_6\,
      Q => pixel_1_reg_209_reg(10),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[8]_i_1_n_5\,
      Q => pixel_1_reg_209_reg(11),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[12]_i_1_n_8\,
      Q => pixel_1_reg_209_reg(12),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_1_reg_209_reg[8]_i_1_n_1\,
      CO(3 downto 2) => \NLW_pixel_1_reg_209_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixel_1_reg_209_reg[12]_i_1_n_3\,
      CO(0) => \pixel_1_reg_209_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pixel_1_reg_209_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \pixel_1_reg_209_reg[12]_i_1_n_6\,
      O(1) => \pixel_1_reg_209_reg[12]_i_1_n_7\,
      O(0) => \pixel_1_reg_209_reg[12]_i_1_n_8\,
      S(3) => '0',
      S(2 downto 0) => pixel_1_reg_209_reg(14 downto 12)
    );
\pixel_1_reg_209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[12]_i_1_n_7\,
      Q => pixel_1_reg_209_reg(13),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[12]_i_1_n_6\,
      Q => pixel_1_reg_209_reg(14),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[0]_i_2_n_7\,
      Q => pixel_1_reg_209_reg(1),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[0]_i_2_n_6\,
      Q => pixel_1_reg_209_reg(2),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[0]_i_2_n_5\,
      Q => pixel_1_reg_209_reg(3),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[4]_i_1_n_8\,
      Q => pixel_1_reg_209_reg(4),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_1_reg_209_reg[0]_i_2_n_1\,
      CO(3) => \pixel_1_reg_209_reg[4]_i_1_n_1\,
      CO(2) => \pixel_1_reg_209_reg[4]_i_1_n_2\,
      CO(1) => \pixel_1_reg_209_reg[4]_i_1_n_3\,
      CO(0) => \pixel_1_reg_209_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_1_reg_209_reg[4]_i_1_n_5\,
      O(2) => \pixel_1_reg_209_reg[4]_i_1_n_6\,
      O(1) => \pixel_1_reg_209_reg[4]_i_1_n_7\,
      O(0) => \pixel_1_reg_209_reg[4]_i_1_n_8\,
      S(3 downto 0) => pixel_1_reg_209_reg(7 downto 4)
    );
\pixel_1_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[4]_i_1_n_7\,
      Q => pixel_1_reg_209_reg(5),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[4]_i_1_n_6\,
      Q => pixel_1_reg_209_reg(6),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[4]_i_1_n_5\,
      Q => pixel_1_reg_209_reg(7),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[8]_i_1_n_8\,
      Q => pixel_1_reg_209_reg(8),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
\pixel_1_reg_209_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_1_reg_209_reg[4]_i_1_n_1\,
      CO(3) => \pixel_1_reg_209_reg[8]_i_1_n_1\,
      CO(2) => \pixel_1_reg_209_reg[8]_i_1_n_2\,
      CO(1) => \pixel_1_reg_209_reg[8]_i_1_n_3\,
      CO(0) => \pixel_1_reg_209_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_1_reg_209_reg[8]_i_1_n_5\,
      O(2) => \pixel_1_reg_209_reg[8]_i_1_n_6\,
      O(1) => \pixel_1_reg_209_reg[8]_i_1_n_7\,
      O(0) => \pixel_1_reg_209_reg[8]_i_1_n_8\,
      S(3 downto 0) => pixel_1_reg_209_reg(11 downto 8)
    );
\pixel_1_reg_209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixel_1_reg_209,
      D => \pixel_1_reg_209_reg[8]_i_1_n_7\,
      Q => pixel_1_reg_209_reg(9),
      R => regslice_both_m_axis_video_V_data_V_U_n_6
    );
pixel_1_reg_209_reg_rep_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFB86A4138FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFE944367FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF05D813FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2118000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE3A0000000DF7FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE20000000033FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFF760000000000BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFF50000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"D0000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5800000000000036FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0000000000000177FFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFF11000000000000004BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFF400000000000001DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"000064000000A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6800",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C0000010C00000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000C85E0000021BFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF00000181146C000002BFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFA400000B5FF88C00002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFEC8000097FB9FD400000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FD3B3EA00000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000F",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7000053FFFFFF98000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000177FFFFFFC100019FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFBE00023BFFFFFFB700005FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEC0004F9FFFFFFCAC0001FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FC400027FFFFFFFFEC0001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFA9000278FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"7EBFFFFFFFFFF9FFDFFFFFFFFFFFFDFDF7FFFD7FFFFDFFF7FFCFFFCC0002FFFF",
      INIT_22 => X"C1FFFB801FF80003F7BFE4FFFC7FFF91B7FFC803FFFA00001FFFFFFFFFF50001",
      INIT_23 => X"9F0F3FBE633FFFEDFFE7F8FFBCF97FFFF80003FFFFFFFFFFB0001607E7FCBFFF",
      INIT_24 => X"7FFC1FFFAF4FFA9062FFFD00025FFFFFFFFFF80001397C7F9BFFD22AFFAFF27F",
      INIT_25 => X"3FF67AFFFEC0000CFFFFFFFFFFE0000F2FE7FF7FD5B79FFF8007FF1813FBBEE1",
      INIT_26 => X"0002EFFFFFFFFFFF4001DBB97FC7FFC546FFE7E2FFE5867FF1FA7FFFCFFFB60D",
      INIT_27 => X"FFFFE00006FE97FC7FD27CEFFF00EFF80E8BFB9FD7FFFCFFFDA7A3FC08AFFFFD",
      INIT_28 => X"E97FC7FF6FF4FFFFF2FFFE4FFFFC75FFFFCFFF83FE3FFBFCFFFF00003BFFFFFF",
      INIT_29 => X"3FFEFFAFF82C9FFDF22FFFFCFFFBFFEFFDF0DFFFF40007FFFFFFFFFFFF00000F",
      INIT_2A => X"0FFFFDA5FFFFCFFFFFFA3FDBFDFFFFC0003FFFFFFFFFFFF5FFFFFE940B7FF9FF",
      INIT_2B => X"FCFFFB7FC3FDBFCFFFE0000FFFFFFFFFFFFF1FFF8FE9FFA7FDFBFE7FFFFEFFFE",
      INIT_2C => X"F980FFFF00007FFFFFFFFFFFEFFFFFFEB7FA7FE77F27FFFF8FFFE8FFFFF05FFF",
      INIT_2D => X"1BFFFFFFFFFFFFE0000FEBBF97FFFFF47FF80EFFFE8FFFFA7AFFFFCFFFB7FC3F",
      INIT_2E => X"FFFFFFFFFEB8017FFFFF07FE81EFFFE8FFFFB27FFFFCFFFB7FC3FFD07FFFE000",
      INIT_2F => X"3F97FD3FF37FBFDBFFFE8FFFFF8FFFFFCFFFF7FC3FD7F9FFFE00003FFFFFFFFF",
      INIT_30 => X"FFFFBFFFE8FFFFFD7FFFFCFFFFFFE2F8AFBFFFC0000FFFFFFFFFFFFFFFFFFFEB",
      INIT_31 => X"FFFFDFFFFFEFFFF7FDBFB7FDFFFE80005FFFFFFFFFFFFFFFFFFE97FA7FDFBFF7",
      INIT_32 => X"FFF93FBBFFFFDFFF74003FFFFFFFFFFFFFFFFFFFE97FC7FFCBF07FEFD0FFFE8F",
      INIT_33 => X"FFFFFF00007FFFFFFFFFFFFFFFFFFE97FC7FF0FF47FBFF6FFFE8FFFFFDFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFE97FC7FD2ADEFFE801FFFE8FFFFF5FFFE067FFF993BFFF",
      INIT_35 => X"FFFFFFFFB7FD7FD86F7FFA804FFFE4FFFFF5FFFA07FFFF10CEFFFFDEFFC0003F",
      INIT_36 => X"DBFFD847FFE7F1FFFF2FFFFF37FFAFF6FFB2F8CFFFFDBFFC00007FFFFFFFFFFF",
      INIT_37 => X"7FDFFFF0FFFFFCBFFDFFD7FF8ABFFFFF8EFFC80007FFFFFFFFFFFFFFFFFFEEDF",
      INIT_38 => X"FEAFFF8002FF9D977FFFF84FFF0001DFFFFFFFFFFFFFFFFFFEDFFDFFFF7677FF",
      INIT_39 => X"FFFFFFFFFFFFFFD8001FFFFFFFFFFFFFFFFFFFF81FC3FFBC5EFFC0027FFE97FF",
      INIT_3A => X"FFFC00035FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001BFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00013FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFA7FFDEFEFFEC000BFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF40007FFFFFFFFFFFF1FFF8FFFFFFFFFFFFFFFFFFFFFBFF17FFFFFFFFFEFFFF",
      INIT_42 => X"FFFFFFFDB0000FFFFFFFFFFFFFFFFFFFFFC7FC7FFFF1BFFFF1FFFFC57FFFE05F",
      INIT_43 => X"04FFFFFFFFFFFFFFFFFFFFFE5C3FFFFBBCFFFFBFFFFEF7FEC3FBFFFB00077FFF",
      INIT_44 => X"FFFFFFFFFFFFF7F66FFF900FFFF97FFFC77FFAA07FFF50001FFFFFFFFFFFA800",
      INIT_45 => X"FD9FD2FF2FDA27FF7FFFFC17F9BF75FFFC00067FFFFFFFFFFE80004FFFFFFFFF",
      INIT_46 => X"F5FFF7FFFFC17FFF075FFC800037FFFFFFFFFFC00004FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"17FE3FD5FFDD0000BFFFFFFFFFF900004FFFFFFFFFFFFFFFFFFFFFD9F52FF7DF",
      INIT_48 => X"90000FFFFFFFFFFEE00004FFFFFFFFFFFFFFFFFFFFFD9C22FF7BC6AFFF7FFFFC",
      INIT_49 => X"FFFFBB00004FFFFFFFFFFFFFFFFFFFFFD91F2FFEBFDBFFF7FFFFC17FB8FCDFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFDBA2AFFEAFD7FFF7FFFFC17FF5FEDFFFE00007BFFFF",
      INIT_4B => X"FFFFFFFFFFDDA92FFB3FEDFFF7FFFFC17FF37EDFFFCC0000FFFFFFFFFB400004",
      INIT_4C => X"BDB2FFC7FE7FFF7FFFFC17FF37EDFFFB800007FFFFFFFFE200004FFFFFFFFFFF",
      INIT_4D => X"FFF7F9FFC17FC17EDFFFFC00007FFFFFFFFB400004FFFFFFFFFFFFFFFFFFFFFD",
      INIT_4E => X"FA0FEDFFFF800037EFFFFFFE7800004FFFFFFFFFFFFFFFFFFFFFDAAF2FFCAFF7",
      INIT_4F => X"0003667FFFFF7B800004FFFFFFFFFFFFFFFFFFFFFDFCF2FFFFFF7FFF7FF3FC17",
      INIT_50 => X"F19000004FFFFFFFFFFFFFFFFFFFFFC1DF2FF7DFE97FF7F1BFC17FF5FEDFFFF6",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFDAFF2FF4DFF2FFF2F7FFC17FA2DEDFFFF4000157FFFFF",
      INIT_52 => X"FFFFFFFFD2BF2FF77FDBFFF460FFC17FB0FEDFFFF800006AFDFE4C50000004FF",
      INIT_53 => X"F2FFD673FFFF5EEBFC17FF22A5FFFFF000004DFFFFDC0000004FFFFFFFFFFFFF",
      INIT_54 => X"F5813FC17FDE925FFFFEC00000947DE8C0000004FFFFFFFFFFFFFFFFFFFFFCEF",
      INIT_55 => X"FA13FFFFB8000001F503200000004FFFFFFFFFFFFFFFFFFFFFCCFF2FFB3B93FF",
      INIT_56 => X"00000D62A000000004FFFFFFFFFFFFFFFFFFFFFC4FCEFFF3755FFFAD3FFDF7FE",
      INIT_57 => X"0000004FFFFFFFFFFFFFFFFFFFFFD5F82FFE95E9FFF871FFF9FFE530BFFFF958",
      INIT_58 => X"FFFFFFFFFFFFFFFFFE37D2FFCF23BFFF6BEFFE17FFBEF9FFFFEC800000002200",
      INIT_59 => X"FFFFFF9FFBFFFFFFBFFFF9FFFFD7FFFFE0EFFFFE48000000000000000004FFFF",
      INIT_5A => X"FFFE07FFFF837FFE5FFFF801FFFFFFC000000000000000007FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFB0800000000000000005FFFFFFFFFFFFFFFFFFFFFA3FC7",
      INIT_5C => X"FFFFFFFFAC00000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"58002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6800000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF90000000000318006FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000017E8004FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFDC000000010BF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFF8A600000025F7801DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"10000808E78013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"022FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF24",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA25000096BBF8",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CD800208E3F800EFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07CEEFFFF802FFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFE7F3BF3FFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFF8C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"3F9FFFFF903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6DFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_97,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_0_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_96,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_40,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_0__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"DFFFFFF3FFBFFFFE3FFFE0FF7EF7DFFFFF5FFFFFFFA7FFFFFFFFFFFFE6003FFF",
      INIT_10 => X"FFFFF7FFFCFFFFDFFFFFFFF3FEFFFFFE1FFFFFFFFFFFF97FC5BFFFFFFFF9FFFF",
      INIT_11 => X"FF7FF7CFFFFFCFF7FFFFF9FFFFFFFFFFFE4FFF927FFFFFFFFBFFF77FFFFFEFFF",
      INIT_12 => X"0F7F000003F7FFFFFFFFFE2FFFFFEFFFFFFFFBBFFF3FFFFFFEFF3FFFFFA7FFDF",
      INIT_13 => X"3FFFFFFFFF7FFFFFFFEFFFFFFFBBFFE7000000F7F3FFFFFF7FE7FFF7FF7C0000",
      INIT_14 => X"FFFFFFFEFFFFFFFBBFFFFA00007F7F000000FFFE7E7EFD6FC000013DF7FFFFCF",
      INIT_15 => X"FFFFBBFFEE1FFFF833FFFFFFF1DFBF57F7EFFFFFFFF1BDFFFFFEFBFFFFFFFFD3",
      INIT_16 => X"FFFFF73FFFFFFF8FF9FDFFFFFFFFFFFFCEFFFFFFFB7FFFFFFFFE7FFFFFFFFDFF",
      INIT_17 => X"FFFFDF7DFFFFFFFFFFFFFCEFFFFFFFF3FFFFFFFF9FFFFFFFFFD7FFFFFBBFFFCF",
      INIT_18 => X"FFFFFFFFFFDCFFFFFFFF7FFFFFFFF7FFFFFFFFFF3FFFFFEBFFC9FFFFFF17FFFF",
      INIT_19 => X"C7FFFFFFF3FFFFFFFDFFFF902FFFFFFFFFFCFFFE9FFFFFF33FFFFFFFCEFBDFFF",
      INIT_1A => X"FFFFFFDFFFFA495FFFCFFFFFEFFFEBFFFFFF73FFFFFFFCDFB1FFFFFFFFFFFFFD",
      INIT_1B => X"BFF07FFEBFFFFFFFFEBFFFFFF73FFFFFFFCDFBBFFFFFFFFFFFFFDC7FFFFFFF3F",
      INIT_1C => X"FFFFFFEBFFFFFF73FFFFFFFCDF33FFFFFFFFFFFFFDC7FFFFFFF3FFFFFFFBFFFA",
      INIT_1D => X"FFF73FFFFFFFCDFB3FFFFFFFFFFFFFEC7FFFFFFF3FFFFFFF7FFE1FFFF3FFF3FF",
      INIT_1E => X"FCDF37FFFFFFFFFFFFFCCFFFFFFFF3FFFFFFCFFFDFFFFF9FFFBFFFFFFFFEBFFF",
      INIT_1F => X"FFFFFFFF8EFFFFFFFF3FFFFFF9FFFCFFFFFCFFFDFFFFFFFFEBFFFFFF73FFFFFF",
      INIT_20 => X"FFFFFFF3FFFFFFBFFF1FFFFFFFFFE7FFFFFFFEBFFFFFF73FFFFFFFCDFBFFFFFF",
      INIT_21 => X"FFE7FFF3FFFFFFFFFF7FFFFFFFEBFFFFFF73FFFFFFFCDFFDFFFFFFFFFFFFFFFF",
      INIT_22 => X"3FFFFFF7FFFFFFFEBFFC1FF73FFFFFFFCDF9EFFFFD07FF4FFE3DE7FFF3FF3FFF",
      INIT_23 => X"FFFFEBFFE7FF73F00006FCDFBEF57FE0FFD47FF7FF0000BFF3FFFFFC7FFFFFF0",
      INIT_24 => X"F73F3FFFBFCDFFF53FFFF7FE3FFFF7F7FFF7FF3FFFFFCFFFFFFD22FFCFFFDFFF",
      INIT_25 => X"DFE7FCFFFF7EFFFFFFFF0000BFF3FFFFFDFFF9FF3FD3FFFFFEFFFFFFFEBFFAFF",
      INIT_26 => X"E7BFFFCFE7FFF7FF3FFFFFFFFFFFE7FFDFFFFFEFFFFFFFEBFFAFFF73F00003FC",
      INIT_27 => X"FFFFF3FFFFF7FFFDFEFFF9FE7FFFFFFFFFFEBFFAFFF73FC0002FCDFECFDFFFF7",
      INIT_28 => X"7FFF7FFFFFEFFFFFFFFFFFFFEBFFAFFF73F7FFFEFCDFFE71FFFF7DF7FFFFFFFF",
      INIT_29 => X"FFBFFFFFFFFFFEBFFAFFF73FFFFFFFCDFFFFFFFFF7FFFFFFFFFFFFFFFF3FFFFF",
      INIT_2A => X"FFEBFFAFFF73FFFFFFFCDFFCE3FFFF7AEFFFFFFFFFFFFFF3FFFFF7FFF7FDFFFF",
      INIT_2B => X"3FFFFFFFCDFFEEFFFFF7DFFFFFFFFFFFFFFF3FFFFEFFFFBF7FFFE43BFFF7FFFF",
      INIT_2C => X"FDE7FFFF7FBFFFFFFFFFFFFFF3FFFFEFFFF7FFFFFF807FFF3FFFFFFEBFFAFFF7",
      INIT_2D => X"FFFFFFFFFFFFFF3FFFFDFFFEFF3FFFFFFFFFFFFFFFFFEBFFAFFF73FFFFFFFCDF",
      INIT_2E => X"FFF7FFFFEFFFE7FBFFFFFFFFFF9FFFFFFEBFFAFFF73FFFFFFFCDFF9CFFFFF7F9",
      INIT_2F => X"FE7FBFFFFFFFFFFBFFFFFFEBFFAFFF73FFFFFFFCCFF3EFFFFF7D9FFFFFFFFFFF",
      INIT_30 => X"FFFF9FFFFFFEBFFAFFF73FFFFFFFCEFF7FFFFFF7DDFFFFFFFFFFFFFF3FFFFCFF",
      INIT_31 => X"EBFFAFFF73FFFFFFFEFFF7DFFFFF7CCFFFFFFFFFFFFFBFFFFFCFFFE7F3FFFFFF",
      INIT_32 => X"FFFFFF99FD73FFFFF7CFBFFFFFFFFFFFF73FFFFEFFFF7FFFFFF807FFF8FFFFFF",
      INIT_33 => X"7FFFFF7EF400003E7FFFFDFFFFFFDFFFF7F7FFFEBEBFFFDFFFFFFEBFFAFFF73F",
      INIT_34 => X"001FF000002EFFFFFFFFFF7FDFFFEFF3FFFDFFFFFFEBFFAFFF73F80000019FFF",
      INIT_35 => X"C7FFFFDFFFF3F9FFFEFF3FFFCFFFFFFEBFFAFFF73F7FFFFEFDFBE7FFFFF7EF80",
      INIT_36 => X"FFFFFFAFF3FFFDFFFFFFEBFFAFFF73F7FFFFFF7FFEFFFFFF7F7FFFFE3F7FFFFF",
      INIT_37 => X"FFCFFFFFFC5FF87FFE7F0000001FFA3FFFFC87FB400007F0000001FFFFFBFFFF",
      INIT_38 => X"FFB1FF1FF3FFFFF9FF81FFFFF6FFE600013F7FFFFF5FFFFF9FFFFFFF7FFFFF3F",
      INIT_39 => X"0001BFF0FFFFFC1FFFE00007E7FFFFDFFFFFF9FFFF9FFFFCBFF3FFFCFFFFFFDF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFDFFA87FFF3FFFDFFFFFFF5FF83FF6FF00",
      INIT_3B => X"FFFFFFFFFFFFFFF9FFFFFFFF73FFF3FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFF9FFFFE7FFFFFFF3FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF3FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF5",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFDFFFFFBFFFFFFF3FFF",
      INIT_40 => X"FFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFDFFFFFCFFFFF3FFFFFFFFFFFFFFFF",
      INIT_41 => X"3FAF3EF3BFFD3E7FCFCFFFFFCFFFFFE7FFFEBE7FFFDFFFFFFFFFFFFFFFFDFFFF",
      INIT_42 => X"E7E7AFD9FFFFFAFFFFFFDFFFC3FFFFF9FFFFFFF7E33DCEBFA7BFF75F7FAF8CED",
      INIT_43 => X"FFCFFFFFFFFF21BDFFFFBFFFFFFC1B13C6CD8975F6A4D0F2E04E7139C88DB977",
      INIT_44 => X"02FFCFFFFFFFFFFFEC6D7975D29F1B4ACDFF76BFE597F3ED93B93F9F5FECF7FF",
      INIT_45 => X"FFFFFFA3DFB6DFC8DFF7FCBDF0CE7E5D6FEDD93BEBCBFFF7F97FFFFEFFFFFFF8",
      INIT_46 => X"5DECF81B77F9FFE7A6E512FB2E3BD6BECFDF7CB3FFFFEFFFFFFFFFFF2DFFFFFF",
      INIT_47 => X"DFFE356F79307CF7BB5FFFFDFFFF3FFFFD7FFFFFFFFFF8FF9FF3FFFFFFF52FF9",
      INIT_48 => X"E7EEF9FFFFFEDF7BFBFFFFF7FF94FFFFFFCFFE7FBFFFFFFF7EBF9FDFEF537B7F",
      INIT_49 => X"3EF4BC3FFFFE7FF2FFFFFFFF7F8BFBFFFFFFCFEF31E58EF13ADEFCDFEF27DF93",
      INIT_4A => X"FBF3697C0029EC2D7EFFFFFFFD79FAA379FF942D67E4F772FAD966ADFFA357E5",
      INIT_4B => X"4E2A0FF7FFFFFFECDBC7FCEF93CFFFFE0F546FFDF3F6BFDC7CBE7CF9DFC7E000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FBE615A420F",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800F1FB6093F3597B337CFFFF",
      INIT_4E => X"00000000000000000000000000037FEFFF118F78605D93FFCFFFFFFFFFFFFFFF",
      INIT_4F => X"000000500000000027FEFAE59CB490E77B4BFAFFFFFFF8000000000000000000",
      INIT_50 => X"FFFFFF801FDE680099D6AA8F83DFFFFFFF800000000004000000000000000000",
      INIT_51 => X"F87A0761C70FE0FBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_52 => X"9DFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE000FF",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFE7DCF1DFFA3E",
      INIT_54 => X"ECED5DF9E7FDD9FE973FF1FF63A9FE7FDFE7FFFFFF7FFE223F72737FF7FFFFFF",
      INIT_55 => X"59FBEA77EE1F7FBFBFE35D6C3FFFFFFFFFFBFDB9AB37FCFFFFFFFFEFA79FFDF1",
      INIT_56 => X"ABFBF9BCB9C6EFFFFFFFCFF3EC6CCDD57FDFFFFFFFFDEFFDE7FE7F2A2FEFDC7F",
      INIT_57 => X"6BBFFFFFFEFF647454F027FBFFFFFFFFCE67BC9CCE7FFEF9FAB7FEFFFFF93CFF",
      INIT_58 => X"F4F224AFA17F3FFFFFFFFF667BDBDAE7F7DFB728FFEFF3FF73CFF2A79FCDE5DC",
      INIT_59 => X"F7FFFFFFFFE3E7BDDDCA6FFDE7739FFEF93F1B3CFFEBEF84BFDDC6E3FFFFFFF3",
      INIT_5A => X"2EFBE9DDCF6FDE7FA93FEF23FEF3CAF6B33FA96FBC693FFFFFFFBF6D397140B7",
      INIT_5B => X"7DEEF393FEFF7FFFFEA3EB87FCBAFBCED3FFFFFFFDF92E5F5418FBFFFFFFFFFF",
      INIT_5C => X"FBFFDDFCAABDFFC9899D753FFFFFFFFBFFFFDC77FEFFFFFFDFFFEDEFFBADEBFF",
      INIT_5D => X"DF90F79BDEF3FFFFFFFF5FFFFF6FFFD7FFFFFC7FFDC7BFA0DF87F3DF4FAD3FEF",
      INIT_5E => X"3FFFFFFFF87FFFFFFFF1FFFFFFBBFFEF6F7DDDF76C3DC77F5BFEFF3F2971F6EB",
      INIT_5F => X"FFFFFFFD7FFFFFFBBFFFF3ABDF5D778BFCF1FFBFEF0BE97E9D4EF7DE9BFBDBF3",
      INIT_60 => X"FFFFBBFFFF7DF3EEAF69FECF9BF3FEF0FF0FF7CBFB7983FFBE7FF3EFFEFFFFE5",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFF6FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFCFFFFF99FFFFFFFBBFFFFF",
      INIT_63 => X"0000000000000000000003FFEFFFFFFFF3FE7EFFFFFFFFBBFFFFFFFFFFFFFFFF",
      INIT_64 => X"000000000027FEFFFFFFFABFE97FFFFFFFFB3FFA000000000000000000000000",
      INIT_65 => X"001FFFFFFFFB567FFFFFFFFFDBFFA00000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_97,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_0__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_0__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_0__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(0),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_0__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_0__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_96,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_0__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_0__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_0__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_40,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_0__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFADE197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFE35467B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF2448317FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"145FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF118000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6860000002EEFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000002FFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFE200000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFD0000000000D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"B8000000000065DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"005DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C00000000000017FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB00000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFF60000000000000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000640000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0477FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000001CC00000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3800000D14E00000237FFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEC0000106BDD4000001BFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE00000047FFE4C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFD00000C3E7EF72000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFED00001AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED00000F",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6000057FFFFFFE8000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000127FFFFFDFB00011FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFE00026FFFFFFFB100002FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFA00005BFFFFFFFB8C0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FE80003FFFFFFFFFE400057F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFEF0005FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFBFFFFFFFDFFBFFFFFFFFFFFFBFFFFFFFFFFFFFF7FD7FFBFFCFFFD4000BFFFF",
      INIT_22 => X"7AFFFE0007FC000BF6BFB2FFFF57FFCE3FFFD006FFF800009FFFFFFFFFF20001",
      INIT_23 => X"A0003F97FE3FFFFB7FE7FEFFF4002FFFB80003FFFFFFFFFEF0001F4F8FFE7FFE",
      INIT_24 => X"FFFF3FFE90B7FEFFD2FFC80000DFFFFFFFFFFC00013A78FF9FFFDB27FFE0027F",
      INIT_25 => X"FFF382AFFDD00037FFFFFFFFFFC0001916E7FF7FFF4A3FFEFF47FBF6FBFC5ECD",
      INIT_26 => X"0000FFFFFFFFFFFAC001B8EFFFF3FD510CFFE81B7FDB08BF54F8AFFFCFFF989D",
      INIT_27 => X"FFFFB40003FFFFFF3FF1BEFFFEFF37F9C77FFFAF6BFFFCFFFBFE57FFC7FAFFD1",
      INIT_28 => X"FFFFD3FF67F27FFFF77FFF4FFFF0797FFFCFFFB3FC6FFFFFAFFF40002FFFFFFF",
      INIT_29 => X"8FFFFF77FFF5FFFFEFBFFFFCFFFEBFE2FFFFCAFFF80005FFFFFFFFFFFF00005F",
      INIT_2A => X"5FFFFAE5FFFFCFFFAFFCEFE3FCAFFE80007FFFFFFFFFFFFE0006FFF60A3FF6FD",
      INIT_2B => X"FCFFFAFFCFFF3FDAFFF4000BFFFFFFFFFFFF40005FFFFFE3FF5FFD7FFFF97FFF",
      INIT_2C => X"F284AFFE80007FFFFFFFFFFFFFFFFFFFC4063FFFFFD7FB80B7FFFDFFFFE2BFFF",
      INIT_2D => X"17FFFFFFFFFFFF00004FFC3F83FFFFFF7FA80B7FFFDFFFFF87FFFFCFFFAFFEFF",
      INIT_2E => X"FFFFFFFFFFC9F83FDFFFF7FBFE77FFFDFFFF65EFFFFCFFFAFFEFFEC04AFFE000",
      INIT_2F => X"40B3FF1FF37FFFFD7FFFDFFFFF7FFFFFCFFFAFFEFFF504AFFD0001BFFFFFFFFF",
      INIT_30 => X"FFFF77FFFDFFFFFAFFFFFCFFFFFFCFFFFFFAFFF00005FFFFFFFFFFFFFFFFFFFC",
      INIT_31 => X"FFFFA7FFFFEFFFB3FD2FFFFEAFFD80017FFFFFFFFFFFFFFFFFFFFFFF3FF0FF37",
      INIT_32 => X"FFFA7FB7FFFFCAFFC4002FFFFFFFFFFFFFFFFFFFFFFFF3FF2FF0FFFFFD7FFFDF",
      INIT_33 => X"FEAFF480017FFFFFFFFFFFFFFFFFFFFFFF3FFAFF8FFDFFB7FFFDFFFFFA7FFFFC",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFF3FF49A9FFB0037FFFDFFFFF27FF8057FF8688FFFF",
      INIT_35 => X"FFFFFFFEDFFF3FF1714FFA0057FFF5FFFFF27FF8057FFFD007FFFFCAFF680007",
      INIT_36 => X"C7FF897BFFE806FFFEBFFFFF77FFF00FFFE3C8DFFFFFEFF780007FFFFFFFFFFF",
      INIT_37 => X"7FFFFFF5FFFFF87FFBFFDFFA073FFFFFB6FF600037FFFFFFFFFFFFFFFFFFFE7F",
      INIT_38 => X"FF1FFF8001FFFF77FFFFF87FF50003FFFFFFFFFFFFFFFFFFFF85FFFFFFEB7FFF",
      INIT_39 => X"FFFFFFFFFFFFFFD80005FFFFFFFFFFFFFFFFFFF47F87FFFF9F7FC0007FFE0FFF",
      INIT_3A => X"FFFF80037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80003FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001BFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE40003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFF7FFFEFFFFF40007FFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF80001FFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFDFFFFBEFFFFFF7FF",
      INIT_42 => X"FFFFFFFFA0004FFFFFFFFFFFFFFFFFFFFFF7FFBFFFD2DFFFF2FFFFE97FFFA03F",
      INIT_43 => X"03FFFFFFFFFFFFFFFFFFFFFCFF46FFEDABDFFFCFFFFE57FFCBFBFFFD00013FFF",
      INIT_44 => X"FFFFFFFFFFFFF7FD2FFF555FFFF2FFFFF1FFFE3FDFFFD0002BFFFFFFFFFFE200",
      INIT_45 => X"FC3F7EFFE19BBFFFAFFFFEFFFFC5B3FFFB0006FFFFFFFFFFFBC0003FFFFFFFFF",
      INIT_46 => X"CF7FFAFFFFEFFFACBE3FFFC00037FFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEAFF3FFFA00017FFFFFFFFFEB00003FFFFFFFFFFFFFFFFFFFFFC3E7EFFCE7",
      INIT_48 => X"F00003FFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFC355EFFDD9F5FFFAFFFFE",
      INIT_49 => X"FFFFFA00003FFFFFFFFFFFFFFFFFFFFFC3E9EFF77FFAFFFAFFFFEFFFFEFE3FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFC1EFEFFCFFE0FFFAFFFFEFFFFBFC3FFFE00001FFFFF",
      INIT_4B => X"FFFFFFFFFFC399EFFB6FF5FFFAFFFFEFFFE3FC3FFFFC0006BFFFFFFFFEE00003",
      INIT_4C => X"3EDEFF8AFFEFFFAFFFFEFFFF77C3FFFB400007FFFFFFFFEE00003FFFFFFFFFFF",
      INIT_4D => X"FFFAE13FEFFFF1FC3FFFF000007FFFFFFFD9400003FFFFFFFFFFFFFFFFFFFFFC",
      INIT_4E => X"FF17C3FFFFC0002BFFFFFFFFC800003FFFFFFFFFFFFFFFFFFFFFC389EFF8AFFE",
      INIT_4F => X"00026EFFFFFEDA800003FFFFFFFFFFFFFFFFFFFFFC2A9EFFD3FF4FFFAC2FFEFF",
      INIT_50 => X"F91000003FFFFFFFFFFFFFFFFFFFFFD5D9EFFFBFECFFF8FBFFEFFFB8FC3FFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFC139EFFD3FF5FFFFF8FFEFFFEDFC3FFFFB00014DFFFFF",
      INIT_52 => X"FFFFFFFFC239EFFEF9EB7FF1E7BFEFFFB97C3FFFFFC00042FBFFFD2C000003FF",
      INIT_53 => X"9EFFC8F8BFFF9F7FFEFFFB4EB3FFFFC800002DFFFF5C0000003FFFFFFFFFFFFF",
      INIT_54 => X"F7ADFFEFFFF9A33FFFFE000001A8FF13C0000003FFFFFFFFFFFFFFFFFFFFFDC5",
      INIT_55 => X"9809FFFFEC0000002545200000003FFFFFFFFFFFFFFFFFFFFFDE59EFF6BAEFFF",
      INIT_56 => X"0000024FA000000003FFFFFFFFFFFFFFFFFFFFFCAFB2FFF5FD7FFF879FFF7FFF",
      INIT_57 => X"0000003FFFFFFFFFFFFFFFFFFFFFCD7A6FFCC21BFFFAEDFFED7FFD4FBFFFFD38",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFCFFFFE37FFFFFC7FFE5FFFFBFBFFFFFA800000002200",
      INIT_59 => X"FFFFFFFBFF3FFFFFFFFFFDFFFFF9FFFFFF7FFFFFC4000000000000000003FFFF",
      INIT_5A => X"FFFFFBFFFFF7FFFFFFFFFFFFFFFFFE6000000000000000002FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF2800000000000000001FFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_5C => X"FFFFFFFFD400000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"88004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF580",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72800000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0900000000001B0002FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDB00000000004C0007FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFE500000000111F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFDCE600000034BF001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"1000080BFF001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"032FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF934000010FBF0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5800173F7F0006FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8F01FD7FFF0017FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF7FDAFFFFF005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFF0C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"C0FFFFFF1C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF197",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_97,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_1_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_96,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_40,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFE46FF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF37FFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFF5FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFEBFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFE3FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFA7FFFFFFFBFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF749ABFFFFFFDFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE7FFFFFCFFF03FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFEFFFFFB4FFFF0FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFE2FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFFF9FFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC7FFFFFFF7FFFF9FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFCFFFFFFFF5FFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FCBFFFE7FFFFFFFFC3FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFF87AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF4FFFF",
      INIT_22 => X"78FFFEFFF7FDFFFFF73FFFFFFEFFFFDFFFFFFFFBFFFBFFFFBFFFFFFFFFF6FFFE",
      INIT_23 => X"C000BFC7FF4FFFFFFFFE16FFF8007FFFBFFFF7FFFFFFFFFFBFFFE337B7FFBFFE",
      INIT_24 => X"FFFC5FFC7F2FFE403BFFF9FFFCFFFFFFFFFFFBFFFEB2BC7FD3FFD867FFE003FF",
      INIT_25 => X"7FFAF87FFF9FFFF7FFFFFFFFFFDFFFEF17B7FABFFCBD7FFF006FF90E07F8BFC9",
      INIT_26 => X"FFFEFFFFFFFFFFFEBFFFFBFC7FDBFF1BB8FFE7F97F9F1F3FEFFAFFFFD5FFB3F0",
      INIT_27 => X"FFFFF7FFFCFFC7FDBFF405EFFFFED7FFD1F7FE0FF7FFFD5FFA40B3FDBF97FFFF",
      INIT_28 => X"FC7FDBFF5FF67FFFF17FFEAFFFF578FFFFD5FFB3FA3FD3FF7FFFFFFFCFFFFFFF",
      INIT_29 => X"67FFFFA7FFF3FFFF260FFFFD5FFEBFC7FD7FF7FFFFFFFDFFFFFFFFFFFFFFFFEF",
      INIT_2A => X"3FFFF847FFFFD5FFEFFE7FD7FF7FFE7FFFBFFFFFFFFFFFF7FFFDFFC7FDBFFDFF",
      INIT_2B => X"FD5FFE7FC7FD3FF7FFEFFFFBFFFFFFFFFFFF3FFFDFFC7FFBFFCFF77FFFF27FFF",
      INIT_2C => X"E1FA7FFEFFFFBFFFFFFFFFFFFFFFFFFFC002BFFFFFF7FE8077FFF3FFFFF55FFF",
      INIT_2D => X"F7FFFFFFFFFFFFFFFFFFFC7F8BFFFFFB7FE3F17FFF3FFFFE83FFFFD5FFE7FC7F",
      INIT_2E => X"FFFFFFFFFFC406BFFFFFA7FF0097FFF3FFFFEC7FFFFD5FFE7FC7FF78E7FFEFFF",
      INIT_2F => X"00FBFFEFFF7FEFD27FFF3FFFFF6FFFFFD5FFE7FC7FF8047FFDFFFF7FFFFFFFFF",
      INIT_30 => X"FFFF07FFF3FFFFF27FFFFD5FFEFFC7FFDF97FFCFFFF7FFFFFFFFFFFFFFFFFFFD",
      INIT_31 => X"FFFFA7FFFFD5FFB3FE7FFFFF7FFFFFFF7FFFFFFFFFFFFFFFFFFFCFFBBFF7FF57",
      INIT_32 => X"5FF97FC3FFFFF7FFCFFFFFFFFFFFFFFFFFFFFFFFFC7FDBFF0FF8FFFFF97FFF3F",
      INIT_33 => X"FF7FFCFFFC7FFFFFFFFFFFFFFFFFFFC7FDBFFCFF67FFFF97FFF3FFFFFA7FFFFD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFC7FDBFFE369FFE0127FFF3FFFFFA7FFC045FFD2E1FFFF",
      INIT_35 => X"FFFFFFFFC7FFBFFF463FFEFFB7FFF3FFFFFAFFFBF85FFC311FFFFFF7FFCFFFDF",
      INIT_36 => X"B3FFB7EDFFFFFEFFFECFFFFF4FFFFFFDFFEBF9FFFFFEBFFCFFFD7FFFFFFFFFFF",
      INIT_37 => X"000FFFE9FFFFF3FFFA001FFF9F5FFFFFD7FFC7FFDFFFFFFFFFFFFFFFFFFFFD7F",
      INIT_38 => X"FFEFFFFFFFFFFDFFFFFFFFBFFCFFFCFFFFFFFFFFFFFFFFFFFFF7FA3FFF3DFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFBFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_42 => X"FFFFFFFFDFFF8FFFFFFFFFFFFFFFFFFFFFCFFBBFFFF67FFFFEFFFFFFFFFF7FDF",
      INIT_43 => X"FBFFFFFFFFFFFFFFFFFFFFFD9F83FFFA04FFFF1FFFFE1FFFF003FFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFDFF0BFFF5017FFF1FFFFF9FFF8007FFF5FFFEFFFFFFFFFFFF5FF",
      INIT_45 => X"FDFF8BFFE322FFFF1FFFFF9FFF4BE7FFFFFFFE7FFFFFFFFFFFFFFFBFFFFFFFFF",
      INIT_46 => X"BBFFF1FFFFF9FFE37F7FFFFFFFE7FFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"9FFFCFD7FFF9FFFF7FFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFDFECBFFC7F",
      INIT_48 => X"DFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFDFC0BFFF3FCBFFF1FFFFF",
      INIT_49 => X"FFFFF6FFFFBFFFFFFFFFFFFFFFFFFFFFDFC1BFFC3FD2FFF1FFFFF9FFF1FF7FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFDF82BFFA3FE0FFF1FFFFF9FFE3FF7FFFBFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFDF8DBFFA7FF3FFF1FFFFF9FFD1FF7FFFDFFFFEFFFFFFFFFF7FFFFB",
      INIT_4C => X"FD9BFFEBFF3FFF1FFFFF9FFF3FF7FFFCBFFFFFFFFFFFFFEBFFFFBFFFFFFFFFFF",
      INIT_4D => X"FFF1FFFFF9FFF3FF7FFFE3FFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFD",
      INIT_4E => X"FE3FF7FFFFFFFFFEFFFFFFFF3FFFFFBFFFFFFFFFFFFFFFFFFFFFDE59BFFEBFF2",
      INIT_4F => X"FFFFD7FFFFFFCDFFFFFBFFFFFFFFFFFFFFFFFFFFFDE59BFFE7FF0FFF1F9FFF9F",
      INIT_50 => X"FDFFFFFFBFFFFFFFFFFFFFFFFFFFFFD8B9BFFC7FE0FFF1E6FFF9FFF2FF7FFFF9",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFD3F9BFFC1FC1FFF1F2FFF9FFF2FF7FFFFCFFFFC1FFFFF",
      INIT_52 => X"FFFFFFFFD1B9BFFFBFE1FFF1F1FFF9FFF1FF7FFFFDFFFFF8FFFFFC3FFFFFFBFF",
      INIT_53 => X"9BFFD576FFFF0E3FFF9FFFE397FFFFF3FFFFF3FFFF5FFFFFFFBFFFFFFFFFFFFF",
      INIT_54 => X"FF42FFF9FFF8827FFFFEBFFFFFFDFFD6FFFFFFFBFFFFFFFFFFFFFFFFFFFFFD17",
      INIT_55 => X"A007FFFFE7FFFFFF0D45FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFD0F9BFFE801BFF",
      INIT_56 => X"FFFFF987DFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFD1F9BFFF402FFFF807FFF9FFF",
      INIT_57 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFC5FAFFFF9FEFFFFBF7FFE7FFFD207FFFFF7F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFDFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFEFEFFFEFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFC3FFFFFFFFF9DFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFF8BFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFCFDFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFE3FDF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF647FFCC5FFDFFF7FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07FFA7BFFDFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFE74F6FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFEFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFDFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFA7",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8DFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_10_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_10__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"E8000013FFBFFFFFBFFFE3FF7CEFEFFFFF9FF7FFFFC3FFFFFFFFFFFFE2607FFF",
      INIT_10 => X"FFFFFDFFFF5FFBFF7D000008FE0000015FFFFFFFFFFFE2C01B3FFFFFFFF87FFF",
      INIT_11 => X"FFFDF7EFFFFFFFEFFFFFFCFFFFFFFFFFF93FFFE5FFFFFFFFE7FFFC8000019FFB",
      INIT_12 => X"FFBEFFFFFFFFFFFFFFFFFCFFFFFFFDFFFFFFF93FFE3FFFFFFCFFBFFFFFCFFFBF",
      INIT_13 => X"7FFFFFFFFFAFFFFFFFAFFFFFFFB7FFFFFFFFFFE7FBFFFFFEBFEFFFFFDF7CFFFF",
      INIT_14 => X"FFFFFFFE9FFFFFFB7FFCE000000F3FC00000FFFCFFFFFDE7C00003F9E800000F",
      INIT_15 => X"FFFFB7FFDFBFFFFCF7FBFFFFF3DF9F77FBFEFFFFFFF3FE7FFFF77FFFFFFFFFFB",
      INIT_16 => X"FFFFFB7FFFFFFF9DFDFDFFFFFFFFFFFFBDFFFFFFF77FFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFCFF7CFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFF7FFFFFFFFFE7FFFFFB7FFEEF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFDFFFFFBFFFEDFFFFFF33FFFF",
      INIT_19 => X"FFFFFFFFFBFFFFFFFEFFFFEF9FFFFBFFFFF97FFCDFFFFFF33FFFFFFFC9F7BFFF",
      INIT_1A => X"FFFFFF3FFFFA083FFFE7FFFFFFFFCDFFFFFF33FFFFFFFE9F7FFFFFFFFFFFFFFC",
      INIT_1B => X"FFF4FFFF7FFFFEFFFCDFFFFFF33FFFFFFFE9FB3FFFFFFFFFFFFFDFFFFFFFFFBF",
      INIT_1C => X"FFEFFFCDFFFFFF33FFFFFFFE9F3BFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFD",
      INIT_1D => X"FFF33FFFFFFFE9F33FFFFFFFFFFFFFEFFFFFFFFFBFFFFFFEFFFFBFFFCFFFFBFF",
      INIT_1E => X"FE9F33FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFF5FFFEFFFFEFFFCDFFF",
      INIT_1F => X"FFFFFFFFECFFFFFFFFBFFFFFF9FFFFFFFFFFFFFDFFFFEFFFCDFFFFFF33FFFFFF",
      INIT_20 => X"FFFFFFFBFFFFFF3FFFBFFFFFEFFFEFFFFEFFFCDFFFFFF33FFFFFFFE9F7BFFFFF",
      INIT_21 => X"FFE7FFFFFFFFFFBFFF7FFFEFFFCDFFFFFF33FFFFFFFE9F7DFFFFFFFFFFFFFFCF",
      INIT_22 => X"FFFBFFF9FFFEFFFCDFFF9FF33F00000FE9FFC7FFFEE7FFC801FFF0000BFFBFFF",
      INIT_23 => X"EFFFCDFFC5FF33F3FFFEFE9FDFB97FF17FEF800FFFFFFF3FFBFFFFFFFFFFFFF9",
      INIT_24 => X"F33FBFFFCFE9FCF93FFCE7F9FFFFF3EFFFF7FFBFFFFFFFFFCFFBCEFFBFFF9FFF",
      INIT_25 => X"9FCFF8FFCE7FBFFFFFFFFFFF3FFBFFFFFFFFFDFFDFF3FEFFFEFFFEFFFCDFFFBF",
      INIT_26 => X"EFE0007FE8000FFFBFFFFFDFFF9FE7FF1FDFFFDFFFEFFFCDFFFBFF33F3FFFCFE",
      INIT_27 => X"003FFBFFFFF7FFFDFFFFFEFF7FFF7FFEFFFCDFFFBFF33F3FFF8FE9FEDFDFFCE7",
      INIT_28 => X"3FFFBFBFFFCFEFFFE7FFEFFFCDFFFBFF33F3FFF8FE9FFDFBFFCE7FFC0019FE00",
      INIT_29 => X"FFFFFFBFFEFFFCDFFFBFF33FFFFFFFE9FFF7FFFCE7DEBFFFFFFFFFFFFFBFFFFF",
      INIT_2A => X"FFCDFFFBFF33FFFFFFFE9FFFF3FFCE7FEFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFF",
      INIT_2B => X"3FFFFFFFE9FFEF7FFCE7BDFFFFFFFFFFFFFFBFFFFEFFFFBF7FFFF3E7FFF3FFEF",
      INIT_2C => X"FFFFFFCE7FDFFFFFFFFFFFFFFBFFFFE7FFFFF3FFFFFFFFFFFFFEFFFCDFFFBFF3",
      INIT_2D => X"FFFFFFFFFFFFFFBFFFFDFFFFFF7FFFFFFFFFFBFFEFFFCDFFFBFF33FFFFFFFE9F",
      INIT_2E => X"FFFBFFFFFFFFF7FFFFFFFFFFFFDFFEFFFCDFFFBFF33FFFFFFFE9FFDCFFFCE7DB",
      INIT_2F => X"FF7FFFFFFFFFFFF9FFEFFFCDFFFBFF33FFFFFFFE9FF3FFFFCE7FFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFEFFFCDFFFBFF33FFFFFFFC9FEFFFFFCE7BCFFFFFFFFFFFFFFBFFFFCFF",
      INIT_31 => X"CDFFFBFF33FFFFFFFCEFFF9FFFCE7BDFFFFFFFFFFFFF37FFFFFFFFFFF7FFFFFF",
      INIT_32 => X"FFFFFFBDFFFBFFFCE7EFFFFFFFFFFFFFF37FFFF9FFFFBF3FFFFFFFFFFDFFEFFF",
      INIT_33 => X"7FFFCE7FF1FFFFFE00000573FFFFFFFFFBF7FFFF3FFFFFEFFEFFFCDFFFBFF33F",
      INIT_34 => X"FFEFEFFFFFDFFFFFFBFFFF3FFFFFFFFFFFFEFFEFFFCDFFFBFF33FBFFFFF3DFCE",
      INIT_35 => X"F7FFFFFFFFFBFDFFFDFF7FFFCFFEFFFCDFFFBFF33F8000007DF9FFFFFCE7F7FF",
      INIT_36 => X"DFFFFFCFF7FFFDFFEFFFCDFFFBFF33FBFFFFFF3FBFFFFFCE7FFFFFFFFEFFFFFF",
      INIT_37 => X"FFDFFEFFFEBFFDBFF73F3FFFFFF7F7DFFFFCF7F8BFFFFFEFFFFFFCFFFFFDFFFF",
      INIT_38 => X"FFBDFFB3F9FFFFEAFF07FFFFDFFFEDFFFEFE800000FFFFFFDFFFF9FFFFF5FF7F",
      INIT_39 => X"FFFF7FEFFFFFFCE7FFFFFFFFE000000FFFFFFDFFFFCFF5FF7FF7FFFFFFEFFFCF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFCFFD8DFFF7FFFFFFEFFFFDFF9BFFFFFBF",
      INIT_3B => X"FFFFFFFFFFFFFFF9FFFFFFFF87FFF7FFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFDFFFFF7FFFFFFF7FFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFCFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"CFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFB",
      INIT_3F => X"FFFFFFAFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFDFFFFFBFFFFFEFFFFFFF7FFF",
      INIT_40 => X"FFFFFFFFFFFFFFE3FFFFFFFFFFFFF8FFFFFFFFFFFE7FFFF7FFFFFEFFEFFFFFFF",
      INIT_41 => X"7BDF1F73D9FC3EFFFF9FFFFF9FFFFFFDFFFFBEFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"E9E6CE7AFFFFFDFFFFFF9FFF2FF7FFFDFFEFFFE7C7BBBCBF979F76DFBF9F1EEA",
      INIT_43 => X"FFFFFFFFFFC733FEFFFFDFFEFFFC5FB3BCDDDD78F7E6F4FF6FEF5B7343EFFB47",
      INIT_44 => X"FDFFBFFFF9FFEFFFC9FFBBE493F5D762D9EFFEFCE79EF7CB9BF1FF8EDE41FFFF",
      INIT_45 => X"FEFFFF8F9BBACBDA9FB565DEF55F4E6BEFF6DFBFFBD3EFFFFBBFFFFFFFFFFFFE",
      INIT_46 => X"9CA5EBE3567BEF5CA5EC7E470A77D9BE5ECFFDEFFFFFCFFFFFFFFFFF8FFFFFFF",
      INIT_47 => X"BEFE7E6EFBF3FDC5FFFFFBEDEFCF3FFFFFFFFF9FFFFFFDFFFFFDFFEFFFF1EDF9",
      INIT_48 => X"FFCFFF7BFF8F7E7CFFFFFFF7FFF4FFFFFFFFF6FFBFFEFFFB7D9BFECB5F8B7DE7",
      INIT_49 => X"B6CC19BFFFFF7FFECFFFFFFFFF2FFBFFEFFFFFE5B5F4ADFDF39EFCCFF777FFDF",
      INIT_4A => X"FFFAEDD5931D67A9BF7FFEFFFD9EB9E3E8CA50F73FC2F177F9E9BE66F9EF0BF3",
      INIT_4B => X"C6617BE7FFEFFFE299DE8CFF8FCFFFFECF0677BC3E661F9EFCBE31FDCFC7EFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEF7F464CF389",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFFE36D77CEEFCB653FFFFE",
      INIT_4E => X"0000000000000000000000000000FFFFFE7D80CA915CD6DBFFFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFC7FFFBF51946D5CEEB61BDFFFEFFFE000000000000000000",
      INIT_50 => X"FFFFFF7FEFEED93626A94DE9FBBFFFEFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"75C0B8029AD85373FFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"9FFFBFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFE000FE",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFEFFFFFFFFF7E",
      INIT_54 => X"F1601DF9EFE856FEA77FF2FB93F3CF7DE7EFFFFFFF7FFDCB54D492FFF7FFFEFF",
      INIT_55 => X"7F7BF7FFDF5EB7D4D8ED1DECFFFFFFFFFFAC413291FFFFFFFFEFFFBF27DEBFFD",
      INIT_56 => X"F3FFFFE717C4DFFFFFFFCFFF0CFA5D7DFFBFFFFEFFFEEEFFE3FCF7B31DAFCFFF",
      INIT_57 => X"59BFFFFFFE7FC526BDD76FF7FFFFEFFFE76FBDBDDFFFFEFA7EABFFFFBFFFFCF4",
      INIT_58 => X"FF9C3BFCF9FEBFFFFEFFFE7EFBCBD8F7F3CF6F0F3FCFFFFF1FEDF72FDFEC7F3C",
      INIT_59 => X"CFFFFFEFFFEFEFB99DFF67FCEAFB9BFCFA7F25FEBF73BFD0F6B3C59BFFFFFFF7",
      INIT_5A => X"5EFB9CDCF6EBCE777EBFCFA3FA57CFF332F90979BC4F3FFFFFFF1FDBA72F4B5F",
      INIT_5B => X"3CEE7ACBFCFFFFFD7DDFF3ABF8FFD9CCB3FFFFFFFCFDA04590BDFDFFFFFEFFFF",
      INIT_5C => X"F7FF138CBB3DFFEB4BFDC13FFFFFFFF7FFFFC5FFFF7FFFFF97FFECE7BE4DF47F",
      INIT_5D => X"5FC4D8D93F33FFFFFFFFBFFFFEFFFFCFFFFFFBFFFED77BA5DFF7F3CE9BB7BFCF",
      INIT_5E => X"FFFFFFFFFCFFFFFFFFFAFFFFFFB7FFCEFEBDE5EB6A3CFFD277FCF1FF8391E277",
      INIT_5F => X"FFFFFFFF7FFFFFFB7FFFE7BB1F6CFF7BCCFDFF7FDFF7E37DFC56B395D9F9E3E3",
      INIT_60 => X"FFFFB7FFBFBFFFEFDFE6FCDFF3F3FDF77FFFF7EDF2FFFFBFBEBEFFF800FFFFEF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF7FFFFFF4FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFD7FFFFFFFB7FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF84FFFFFFFF97FFFFFFFFFFFFFFFF",
      INIT_64 => X"00000000002FFEFFFFFFFF3734FFFFFFFFFC7FFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"800FFFFFFFF0047FFFFFFFFFB7FF800000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_10__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_10__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_10__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(10),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_10__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_10__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_10__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_10__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_10__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_10__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE57D57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFCDFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFF7FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFB7FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF7E40FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFEFFFFFFD1FFE7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFA5FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFEFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFDFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF3FFFF7FFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FEBFFFF7FFFFFFFFE3FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFF978FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFF7FFFF",
      INIT_22 => X"04FFFE000FFE0003F87FF1FFFF1FFF803FFFE007FFFDFFFFFFFFFFFFFFF6FFFE",
      INIT_23 => X"8FFF3FB7FE9FFFC3FFEC1DFFF3FFFFFFFFFFFBFFFFFFFFFFBFFFEB8F8FFC3FFF",
      INIT_24 => X"FFFD5FFF3F27FE4003FFFBFFFDBFFFFFFFFFFDFFFEFC387FE3FFD04FFFFFFD7F",
      INIT_25 => X"FFF607BFFFDFFFF7FFFFFFFFFFDFFFEFE7F7FC7FFA3C5FFF000FFB000BFF5FD7",
      INIT_26 => X"FFFEFFFFFFFFFFFFBFFFF9FC7FEFFF6014FFE8067FA0E0BFC0FFFFFFD9FFEE03",
      INIT_27 => X"FFFFEFFFFFFFC7FEFFFB851FFF0127FC2783FF5F0FFFFD9FFDC067FEC06BFFFB",
      INIT_28 => X"FC7FEFFF6FF97FFFFA7FFEDFFFF6FAFFFFD9FFAFF9FFEFFEBFFFFFFFFFFFFFFF",
      INIT_29 => X"1FFFFF17FFF4FFFF5B6FFFFD9FFE7FB3FEFFEBFFF7FFFDFFFFFFFFFFFF7FFFFF",
      INIT_2A => X"4FFFF909FFFFD9FFEFFB3FEFFEBFFE7FFFDFFFFFFFFFFFFFFFFFFFC7FEFFF0FF",
      INIT_2B => X"FD9FFEFFB3FDBFEBFFFFFFF9FFFFFFFFFFFFBFFFEFFC7FEFFF2FF9FFFFF97FFF",
      INIT_2C => X"ED07BFFFFFFFBFFFFFFFFFFFFFFFFFFFDFFDFFFFFF1FFFFF87FFF4FFFFE85FFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFD807FFFFFF1FFEC0E7FFF4FFFFFFFFFFFD9FFEFFB3F",
      INIT_2E => X"FFFFFFFFFFD7FDFFFFFF1FFEFF67FFF4FFFFF2FFFFFD9FFEFFB3FE9FDBFFEFFF",
      INIT_2F => X"FF8FFF8FF1FFFFF17FFF4FFFFFBFFFFFD9FFEFFB3FFC03BFFFFFFF7FFFFFFFFF",
      INIT_30 => X"FFFFB7FFF4FFFFFB7FFFFD9FFEFFB3FFBF8BFFEFFFF3FFFFFFFFFFFFFFFFFFFC",
      INIT_31 => X"FFFF37FFFFD9FFA7FB3FFFFEBFFDFFFFFFFFFFFFFFFFFFFFFFFFC7FAFFFDFFBF",
      INIT_32 => X"9FFCBFDBFFFFEBFFDFFFFFFFFFFFFFFFFFFFFFFFFC7FEFFFDFFB7FFFF27FFF4F",
      INIT_33 => X"FEBFFDFFFDFFFFFFFFFFFFFFFFFFFFC7FEFFF8FFC7FFFFA7FFF4FFFFF37FFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFC7FEFFFD435FFFFFD7FFF4FFFFF37FFDFF9FFA0057FFF",
      INIT_35 => X"FFFFFFFFC7FEFFF43FFFFF0047FFF4FFFFF3FFF8019FFF9F27FFFFEBFFDFFFCF",
      INIT_36 => X"E3FF8FF9FFEFFEFFFF6FFFFF17FFFFF9FFEFFCFFFFFDBFFDFFFCFFFFFFFFFFFF",
      INIT_37 => X"FFEFFFEFFFFFF77FF9FFFFFF5FDFFFFFE3FFD7FFCFFFFFFFFFFFFFFFFFFFFAFF",
      INIT_38 => X"FFFFFFFFFFFFFE0FFFFFFFFFFDFFFD7FFFFFFFFFFFFFFFFFFFCFFB7FFD3EBFFF",
      INIT_39 => X"FFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFF",
      INIT_3A => X"FFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF7FFFDFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF5FFFAFFFFFFFFFFFFFFFFFFFFFE3FC7FFFFADFFFF0FFFFE1FFFF803F",
      INIT_43 => X"FAFFFFFFFFFFFFFFFFFFFFFCDFBFFFFFFBFFFFFFFFFEFFFFDFFFFFF7FFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFCBFF7FFFBFE7FFFFFFFFFFFFFDFFBFFFDFFFEFFFFFFFFFFFFDFF",
      INIT_45 => X"FCBF77FFFEF73FFFFFFFFFFFFF37FBFFFBFFFFFFFFFFFFFFFEFFFFAFFFFFFFFF",
      INIT_46 => X"DDFFFFFFFFFFFFFE7CBFFFBFFFF7FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFF7FCBFFFBFFFF7FFFFFFFFFFDFFFFAFFFFFFFFFFFFFFFFFFFFFCBF77FFFCF",
      INIT_48 => X"FFFFFBFFFFFFFFFFAFFFFAFFFFFFFFFFFFFFFFFFFFFCBDF7FFCDFFDFFFFFFFFF",
      INIT_49 => X"FFFFFEFFFFAFFFFFFFFFFFFFFFFFFFFFCBDB7FFFDFFFFFFFFFFFFFFFFEFCBFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFCBBB7FFDFFEFFFFFFFFFFFFFFEFCBFFFDFFFFDFFFFF",
      INIT_4B => X"FFFFFFFFFFC9F77FF9BFFCFFFFFFFFFFFFEDFCBFFFDFFFFFFFFFFFFFFEFFFFFA",
      INIT_4C => X"BAF7FF97FFDFFFFFFFFFFFFEFFCBFFFEBFFFFFFFFFFFFFDBFFFFAFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFEFFCBFFFEBFFFF3FFFFFFFFBFFFFFAFFFFFFFFFFFFFFFFFFFFFC",
      INIT_4E => X"FFFFCBFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFCBFF7FF97FFC",
      INIT_4F => X"FFFFE7FFFFFFD5FFFFFAFFFFFFFFFFFFFFFFFFFFFCB9F7FF9BFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFAFFFFFFFFFFFFFFFFFFFFFCDDF7FFFFFEFFFFFF7FFFFFFFFFCBFFFF5",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFCE3F7FFFDFFDFFFFEDFFFFFFEDFCBFFFFEFFFFCBFFFFF",
      INIT_52 => X"FFFFFFFFCF7F7FFEDFFFFFFFEFFFFFFFEF7CBFFFF9FFFFFE7FFFFE7FFFFFFAFF",
      INIT_53 => X"F7FFFEF99FFF77CFFFFFFF384BFFFFE3FFFFF3FFFFEFFFFFFFAFFFFFFFFFFFFF",
      INIT_54 => X"F29FFFFFFFF7FFBFFFFFBFFFFFFBFFAEFFFFFFFAFFFFFFFFFFFFFFFFFFFFFCEF",
      INIT_55 => X"FFFBFFFFF7FFFFFFE56BFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFCEFF7FFE78F3FF",
      INIT_56 => X"FFFFF9FFDFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFCFFF7FFF3FD7FFFBFBFFFFFFF",
      INIT_57 => X"FFFFFFAFFFFFFFFFFFFFFFFFFFFFC9FD3FFF802FFFFC07FFF9FFFF5FBFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEEFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF9FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFCFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFEDDFFFDFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF63FFFFFFFFF9DFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFF9BFFFFFFFFFBDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFBFDFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAB",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFE3FDF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C7FFCF4FFDFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD7FFDFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFB81CFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_11_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_11__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F7FFFFE7FFFFFFFFFFFFFBFF7EEFC000003FE0000037FFFFFFFFFFFFE68B7FFF",
      INIT_10 => X"000006FFFF3FFFDFFCFFFFF3FFFFFFFE5FFFFFFFFFFFE33FE73FFFFFFFFFBFFF",
      INIT_11 => X"007E0FDFFFFFF7EFFFFFFCFFFFFFFFFFFE7FFFF2FFFFFFFFC3FFF58000011FFC",
      INIT_12 => X"FF3EFFFFFFE7FFFFFFFFFFBFFFFFEBFFFFFFF8FFFFC0000003FF4000001FFF80",
      INIT_13 => X"7FFFFFFFFF9FFFFFFFDFFFFFFFABFFF800000017F40000017FF80007E0FDFFFF",
      INIT_14 => X"FFFFFFFF7FFFFFFABFFD080000103FFFFFFF81FE00007E0FDFFFFF79F7FFFFFF",
      INIT_15 => X"FFFFABFFD14000038BF00000085FE02FFFDF7FFFFFFFDFFFFFFD77FFFFFFFFF7",
      INIT_16 => X"FFFFF03FFFFFFFA1F807FFFFFFFFFFFF9CFFFFFFFBBFFFFFFFF8FFFFFFFFF9FF",
      INIT_17 => X"FFFC3F43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFABFFE2F",
      INIT_18 => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFE7FFFFFFFFFF5FFFFFA3FFC3FFFFFF87FFFF",
      INIT_19 => X"EFFFFFFFFFFFFFFFFDFFFFF07FFFFCFFFFF8BFFE1FFFFFFC7FFFFFFFE6F05FFF",
      INIT_1A => X"FFFFFF3FFFF0757FFFEFFFFFEFFFE1FFFFFFC7FFFFFFFC6F43FFFFFFFFFFFFFC",
      INIT_1B => X"7FFBFFFF3FFFFFFFFE1FFFFFFC7FFFFFFFC6F87FFFFFFFFFFFFFDEFFFFFFFFFF",
      INIT_1C => X"FFFFFFE1FFFFFFC7FFFFFFFC6F8FFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFF7FFFC",
      INIT_1D => X"FFFC7FFFFFFFC6F87FFFFFFFFFFFFFEEFFFFFFFFFFFFFFFEFFFF3FFFD7FFF9FF",
      INIT_1E => X"FC6F03FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFF7FFFFBFFFCFFFFFFFFE1FFF",
      INIT_1F => X"FFFFFFFFDFFFFFFFFFFFFFFFFBFFFCFFFFFEFFFFFFFFFFFFE1FFFFFFC7FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE1FFFFFFC7FFFFFFFC6F43FFFFF",
      INIT_21 => X"FFE7FFFFFFFFFF7FFF7FFFFFFFE1FFFFFFC7FFFFFFFC6FC7FFFFFFFFFFFFF9DF",
      INIT_22 => X"BFFFFFFBFFFFFFFE1FFD9FFC7F3FFFCFC6F83FFFFEEFFF58003DFFFFF7FFFFFF",
      INIT_23 => X"FFFFE1FFE3FFC7F3FFFDFC6FE170FFC0FFE07FFFBFFFFFFFFFFFFFFEFFFE7FE4",
      INIT_24 => X"FC7F40003FC6FE022FFF1FF5FFFFFFEFFFFFFFFFFFFFEFFFEFFE32FF9FFFDFFF",
      INIT_25 => X"6FC804FFF1FE7FFFFE7FFFFFFFFFFFFFFDFFFFFFBFE3FDFFFDFFFFFFFE1FFE7F",
      INIT_26 => X"EFFFFF8FE8000FFFFFFFFFFFFFFFF7FFBFDFFFEFFFFFFFE1FFE7FFC7F40003FC",
      INIT_27 => X"FFFFFFFFFFFBFFFFFCFFFCFFFFFE7FFFFFFE1FFE7FFC7F3FFFDFC6FE407FFF1F",
      INIT_28 => X"FFFFFFDFFFFFE7FFF7FFFFFFE1FFE7FFC7FFFFFFFC6FF805FFF1FEF7FFF1FFFF",
      INIT_29 => X"FF7FFFFFFFFFFE1FFE7FFC7FFFFFFFC6FFF0BFFF1FFE7FFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFE1FFE7FFC7FFFFFFFC6FFC07FFF1F9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_2B => X"7FFFFFFFC6FFC1FFFF1F9DFFFFFFFFFFFFFFFFFFFF7FFF3FBFFFFC0FFFFBFFFF",
      INIT_2C => X"F80FFFF1FDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF80FFFFBFFFFFFE1FFE7FFC",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFCFFFF7F7FFFFFFFFFFBFFFFFFE1FFE7FFC7FFFFFFFC6F",
      INIT_2E => X"FFFFFFFFCFFFFFF7FFFFFFFFFFBFFFFFFE1FFE7FFC7FFFFFFFC6FFC2FFFF1FDF",
      INIT_2F => X"FFFF7FFFFFFFFFFFFFFFFFE1FFE7FFC7FFFFFFFC6FF03FFFF1FDFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFE1FFE7FFC7FFFFFFFE6FF01FFFF1F9CFFFFFFFFFFFFFFFFFFFDFF",
      INIT_31 => X"E1FFE7FFC7FFFFFFFC3FE07FFFF1FFFFFFFFFFFFFFFF3FFFFFFFFFF7F7FFFFFF",
      INIT_32 => X"FFFFFF81FF0BFFFF1FDEBFFFFFFFFFFFFFFFFFFBFFFF7FFFFFF80FFFFEFFFFFF",
      INIT_33 => X"7FFFF1FDFC00003E000003F3FFFF9FFFF3FBFFFFBEFFFFDFFFFFFE1FFE7FFC7F",
      INIT_34 => X"FFFBF000003FFFFFFDFFFFFFFFFFEFFFFFFDFFFFFFE1FFE7FFC7F800000C7FF0",
      INIT_35 => X"FFFFFFDFFFFFF9FFFEFFFFFFFFFFFFFE1FFE7FFC7FFFFFFF03F80FFFFF1FE7FF",
      INIT_36 => X"FFCFFFCFFFFFFFFFFFFFE1FFE7FFC7F40000003FA2FFFFF1FF7FFFFFBEFFFFFF",
      INIT_37 => X"FFEFFFFFFC3FFE7FF87F40000037F43FFFFF0FFE7FFFFBEFFFFFFAFFFFFBFFFF",
      INIT_38 => X"FFDBFF3BFBFFFFFAFFBDFFFFDF7FF5FFFFBF7FFFFFDFFFFFFFFFFFFF7FFBFFFF",
      INIT_39 => X"FFFFBFE87FFFFDF7FFFFFFFFE000001FFFFFFFFFFFEFFBFE7FFFFFFEFFFFFFDF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFA75FFFFFFFFFFFFFFC1FFC3FF83FFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFEFFF0FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_3F => X"FFFFFF9FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFF9FFFFFCFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFDFFFFFDFFFFFEFFFFF3F7FFFCFFFFFFFFFF",
      INIT_41 => X"778EFE3FB1FC7F7BCF8FFFFFFFFFFFF1FFFDBE7FFFDFFFFFFFFFFFFFFFFEFFFF",
      INIT_42 => X"FDFEFFBF3FFFFBFFFFFFC7FFD3EFFFFFFFFFFFC7C77ABFDFF79F7F6F3F0F1DEE",
      INIT_43 => X"FFDFFFFFFF47E73EFFFFDFFFFFFF59DF9DC92A703F37EFFA66EE3D6F66DFB99F",
      INIT_44 => X"03F39FFFFDFFFFFFFB7BBDFD97F7BA634DDFE5FDE7B7F3FBDB9FFF8EFF71F7FF",
      INIT_45 => X"FFFFFFFBDBD7D97DBFE435FDFACF5E5B662EDDB9FFE8ECFFED3FFFFEFFFFFFFF",
      INIT_46 => X"958582124B7DDF0615E4564A1ADB9DFF2EDFFEE7FFFFCFFFFFFFFFFF73FFFF9F",
      INIT_47 => X"BDFFFD6F7F76BDDB7BDFFCEDEFCFBFFFFDFFFF9FFFFFF8FF9FF9FFFFFFD189BF",
      INIT_48 => X"73DFD17BFFCECFF9FFFFFFEFFFF0FFFFFFFFFFFFFFFFFFF8FE1B9EDBDF07E137",
      INIT_49 => X"4F9F98BFFFFF7FFD2FFFFFFDFF9FF3FFFFFFDFDDB9FD95F732937BFFFFA4C7B7",
      INIT_4A => X"F7FDCB3BFFFE89D7FF7FFFFFFE0FD831DADEF46DF7F2FD6371A13632FB9347F3",
      INIT_4B => X"FF93FFF7FFFFFFE2BDFE9FDDCFDFBB7FBF0CE73E76773F9D78FC30FDE7C7F000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7A323491",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE9571C83C4ED3BFE7FFF",
      INIT_4E => X"0000000000000000000000000001FFFF9FB06ADDBFB2926FCFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFCFFFFFFDFF1EEC472DA4FEFFFFFFFE000000000000000000",
      INIT_50 => X"FFFFFE000FCF7FDCF6D6FAFE57BFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FABF57FD7D77ACFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"1FFFBFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF000FF",
      INIT_53 => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBF7E",
      INIT_54 => X"F97FBBFFFFF7B77FF7BEFFF3FBD3CFF3CDEFFFFFFFBFFE37BFEF72FFE7FFFFFF",
      INIT_55 => X"7F7BE7BFEE7FBF967EFD1FDEBFFFFFFDFFDEEC6569CFFCFFFFFFFFBFFFBF7DEF",
      INIT_56 => X"F7FDFFB559C5DBFFFFFFFFFF472C5770FFDFFFFFFFFAEA79FFFEF71789FF8D7E",
      INIT_57 => X"4E7FFFFFFEFFA6523F7B6FFFFFFFFFFFCEF79F3FCE7F7EF7F5DBFFFFFFF9FEEC",
      INIT_58 => X"FA23FF57A0FFFFFFFFFFFF7F79E9FBFFFBFFAFE9FFFFFFFFFFCFF7679FEDF39C",
      INIT_59 => X"E7FFFFFFFFF1F79CFFDFF6BFE6FFB3FFFE3F63FC9F76F9F6B7B9C4EFFFFFFFF3",
      INIT_5A => X"5F79B8FDFE1BFEE77C7FFF17F9BFEDF370DCED691C5BFFFFFFFFFFA5C79E3BCF",
      INIT_5B => X"BFE57673FFFFFFF73F9FF7D1FCDBB1CDDFFFFFFFFCFDA311863DFBFFFFFEFFFF",
      INIT_5C => X"FFFF7FFD777E9FAB7F9F4DFFFFFFFFE7FFFFEAFFFF7FFFFFA3FFFCFF9DAFFEFF",
      INIT_5D => X"1988B7DE4F7FFFFFFFFF5FFFFF1FFFFFFFFFFA3FFD777DACFF2FFBFEA3313FFF",
      INIT_5E => X"FFFFFFFFFCFFFFFFFFFBFFFFFFABFFFF779BDFE3E83FFF9EFBFFF9FF1DB9F3F3",
      INIT_5F => X"FFFFFFFF3FFFFFFABFF9EFEF7FEDE77FEDFFFF7FFFF7EFBAFD0FA7FBBFFBF5FB",
      INIT_60 => X"FFFFABFFFF3CF3E4EFF0FDCFD7F7FCF0FF07EFDBF6F9839F9F7F73E7FEFFFFF7",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE801FFFFFCFFFFFFF9FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFE9FFFFFEFFFFFFFFABFFFFF",
      INIT_63 => X"0000000000000000000003000FFFFFFBBFFFEAFFFFFFFF8BFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE800FFFFFFFF4007FFFFFFFFFE3FF8000000000000000000000000",
      INIT_65 => X"801FFFFFFFFA8EFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_11__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_11__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_11__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(11),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_11__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_11__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_11__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_11__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_11__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_11__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF67CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFE9FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF3FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFDFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFF3FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"BFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFBFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E3CFFFFFFFEFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFEFFFFFFCBFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFB7FFFF9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFE6FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFE",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF9FFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFAFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFBFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FEBFFFF7FFFFFFFFC3FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFEFFFF9FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFF7FFFF",
      INIT_22 => X"7DFFFE000FFC0007F87FE0FFFE3FFFDF7FFFC003FFFDFFFFFFFFFFFFFFF6FFFE",
      INIT_23 => X"DFFF3FDFFEFFFFCBFFEFEDFFFFFF3FFFBFFFFBFFFFFFFFFFFFFFEBFF87FC7FFF",
      INIT_24 => X"FFFC3FFE3F27FEC00BFFFFFFFDFFFFFFFFFFFDFFFEB4BB7F9BFFFFABFFFFFFFF",
      INIT_25 => X"FFF3FCBFFFDFFFF7FFFFFFFFFFFFFFEDD7FFFAFFFA3C3FFF0007FD0007FF1FF1",
      INIT_26 => X"FFFEFFFFFFFFFFFEBFFFFFFCFFAFFFC031FFFFF8FFFF1F3FF0FAFFFFC7FFC609",
      INIT_27 => X"FFFFFFFFFDFFCFFAFFF4F81FFF00CFFC1B07FE9F07FFFC7FF8BF6BFE402BFFF7",
      INIT_28 => X"FCFFAFFF5FF47FFFF4FFFF2FFFF5F0FFFFC7FFA3F8BFF3FEBFFF7FFFEFFFFFFF",
      INIT_29 => X"4FFFFF4FFFEAFFFFC3AFFFFC7FFEBFCBFD3FEBFFF7FFFDFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"AFFFF803FFFFC7FFEBFCBFD3FEBFFF7FFFDFFFFFFFFFFFF7FFFEFFCFFAFFFAFF",
      INIT_2B => X"FC7FFEBFCBFE5FEBFFEFFFFBFFFFFFFFFFFFC0000FFCFFEFFF1FF4FFFFFCFFFE",
      INIT_2C => X"F100BFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFF4FFE800FFFEAFFFFF07FFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFC000FFFFFF4FFE800FFFEAFFFFF8FFFFFC7FFEBFCBF",
      INIT_2E => X"FFFFFFFFFFC000FFFFFF4FFF808FFFEAFFFFE0FFFFFC7FFEBFCBFF1FCBFFFFFF",
      INIT_2F => X"406FFF6FF4FFFFF4FFFEAFFFFFC7FFFFC7FFEBFCBFF800BFFEFFFF3FFFFFFFFF",
      INIT_30 => X"FFFF4FFFEAFFFFF4FFFFFC7FFEBFCBFFE06BFFEFFFF7FFFFFFFFFFFFFFFFFFFC",
      INIT_31 => X"FFFF4FFFFFC7FFABFCBFFFFEBFFFFFFF7FFFFFFFFFFFFFFFFFFFCFFEFFF1FFCF",
      INIT_32 => X"7FF8FF8FFFFFEBFFFFFFF7FFFFFFFFFFFFFFFFFFFCFFAFFF8FFCFFFFF4FFFEAF",
      INIT_33 => X"FEBFFFFFFDFFFFFFFFFFFFFFFFFFFFCFFAFFF8FFDFFFFF4FFFEAFFFFF4FFFFFC",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFCFFAFFF43C8FFEFFCFFFEAFFFFF4FFFFFC7FFC1FDBFFF",
      INIT_35 => X"FFFFFFFFCFFAFFF8013FFF000FFFEAFFFFF47FFA007FFD0017FFFFEBFFFFFFDF",
      INIT_36 => X"9FFFDFF9FFFFFE7FFE4FFFFF1FFFDFFBFFFFFDFFFFFF3FFFFFFDFFFFFFFFFFFF",
      INIT_37 => X"FFEFFFFDFFFFFBFFFBFF9FFFA09FFFFFDBFFF7FFDFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFBFFDFFFE41BFFF",
      INIT_39 => X"FFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FE7FFFDFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFDFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FAFFFFFFFFFFFFFFFFFFFFFFFFBBFFFBFEFFFFFFFFFEFFFFFFFDFFF7FFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFF7BFFF7FF7FFFFFFFFFFFFFBFFDFFFDFFFEFFFFFFFFFFFEDFF",
      INIT_45 => X"FFFFFBFFEF87BFFFFFFFFFFFFFFFFDFFF7FFFEFFFFFFFFFFFEFFFFAFFFFFFFFF",
      INIT_46 => X"BFFFFFFFFFFFFFFF7FDFFFFFFFF7FFFFFFFFFFDFFFFAFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEEFFDFFFFFFFF3FFFFFFFFFFDFFFFAFFFFFFFFFFFFFFFFFFFFFFFEFBFFFEF",
      INIT_48 => X"BFFFFBFFFFFFFFFFEFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFBFFDDFDDFFFFFFFFF",
      INIT_49 => X"FFFFFEFFFFAFFFFFFFFFFFFFFFFFFFFFFFDBBFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFF7BFFFBFEFFFFFFFFFFFFFFDFFDFFFDFFFFFFFFFFFFFFEFFFFFA",
      INIT_4C => X"F7FBFFFBFEEFFFFFFFFFFFFFFFFDFFFEBFFFFFFFFFFFFFDBFFFFAFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFDFFFEBFFFFBFFFFFFFFBFFFFFAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFDFFFFFFFFFDFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFEFBFFFBFEF",
      INIT_4F => X"FFFFEFFFFFFFEDFFFFFAFFFFFFFFFFFFFFFFFFFFFFEDFBFFFBFEFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFF6FFFFFFFFFFDFFFF5",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFBFBFFFFFFDFFFFFEFFFFFFEEFFDFFFFAFFFFCFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFBFFDDFFDFFFFFEFFFFFFFFFFDFFFFDFFFFFEFFFFFE7FFFFFFAFF",
      INIT_53 => X"FBFFFEFBFFFF7EFFFFFFFF7FFDFFFFF3FFFFF5FFFF5FFFFFFFAFFFFFFFFFFFFF",
      INIT_54 => X"F79FFFFFFFFFFFDFFFFEBFFFFFF3FFAEFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_55 => X"FFFDFFFFF7FFFFFFE28FFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF8FFFF",
      INIT_56 => X"FFFFF9FFDFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFF7FFFBFDFFFFFFF",
      INIT_57 => X"FFFFFFAFFFFFFFFFFFFFFFFFFFFFFDFFBFFFDFFFFFFDFBFFFFFFFE7FDFFFFF7F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF1FFFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF9FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9FFFDFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFBFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFCFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6B",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFEFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C7FFCF1FFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF4005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_12_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_12__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F8000017FF000000BFFFFDFFBDF7DFFFFF3FFFFFFFE7FFFFFFFFFFFFF4F93FFF",
      INIT_10 => X"000000FFFF000FF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF8FFFF",
      INIT_11 => X"FF7EE7FFFFFFEFEFFFFFFFFFFFFFFFFFF9FFFFFCFFFFFFFFB3FFFC7FFFFE1FFC",
      INIT_12 => X"FFFEFFFFFFF7FFFFFFFFFD7FFFFFF5FFFFFFFD3FFF3FFFFFFDFF3FFFFFFFFF1F",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFE7FFFFFFF3FFE7FFFFFFEFF3FFFFFF7FFFFFF7EE7FFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFF3FFDF7FFFFEF3FC0000079FCFFFF7EE7FFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFF3FFEE7FFFFF77F7FFFFFBBFBFA00FF17FFFFFFFFE000001FBFFFFFFFFFF",
      INIT_16 => X"FFFFFBFFFFFFFF9DFFE7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFBFFFFFFFFFFFFFFFFF3FFDEF",
      INIT_18 => X"FFFFFFFFFFFEFFFFFFFBBFFFFFFFEFFFFFFFFFFFFFFFFFF3FFDDFFFFFFFBFFFF",
      INIT_19 => X"EFFFFFFFBBFFFFFFFBFFFFFFFFFFFEFFFFFD3FFDFFFFFFFFBFFFFFFFFFFB9FFF",
      INIT_1A => X"FFFFFF7FFFFCFBFFFFFFFFFFEFFFDFFFFFFFFBFFFFFFFFFF3BFFFFFFFFFFFFFF",
      INIT_1B => X"FFF7FFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFEEFFFFFFFBBF",
      INIT_1C => X"FFFFFFDFFFFFFFFBFFFFFFFFFF73FFFFFFFFFFFFFEEFFFFFFFBBFFFFFFFFFFFE",
      INIT_1D => X"FFFFBFFFFFFFFFF7BFFFFFFFFFFFFFDEFFFFFFFBBFFFFFFDFFFFBFFFFFFFFDFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFDEFFFFFFFBBFFFFFFFFFFE7FFFF7FFFFFFFFFFFFDFFFF",
      INIT_1F => X"FFFFFFFFDFFFFFFFFBBFFFFFFBFFFEFFFFFDFFFFFFFFFFFFDFFFFFFFFBFFFFFF",
      INIT_20 => X"FFFFFFBBFFFFFFFFFFDFFFFFFFFFF7FFFFFFFDFFFFFFFFBFFFFFFFFFFB9FFFFF",
      INIT_21 => X"FFEFFFF3FFFFFF7FFFFFFFFFFFDFFFFFFFFBFFFFFFFFFF7BFFFFFFFFFFFFFBFF",
      INIT_22 => X"3FFFFFFFFFFFFFFDFFFBFFFFBFFFFFEFFFFBC7FFFFF7FFE0007FFFFFFBFBBFFF",
      INIT_23 => X"FFFFDFFF99FFFBF00001FFFF9E31FFEE7FEFFFFFDFFFFFBFBBFFFFFFFFFFFFF8",
      INIT_24 => X"FFBF3FFFDFFFFDFC3FFEE7FBFFFFFBEFFFFBFBBFFFFFFFFFFFF9FFFFBFFFFFFF",
      INIT_25 => X"FFC7FDFFEE7FFFFFFF7FFFFFBFBBFFFFFBFFFEFFFFF7FFFFFEFFFFFFFDFFF99F",
      INIT_26 => X"FFFFFFEFE8000BFBBFFFFFBFFFFFEFFFDFEFFFEFFFFFFFDFFF99FFFBF3FFFDFF",
      INIT_27 => X"FFFFBBFFFFF7FFFBFFFFFFFEFFFF7FFFFFFDFFF99FFFBF00001FFFFF7F9FFEE7",
      INIT_28 => X"FFFFBFFFFFEFFFFFFFFFFFFFDFFF99FFFBF80001FFFFFDFBFFEE7DFC000FFFFF",
      INIT_29 => X"FFFFFF7FFFFFFDFFF99FFFBFFFFFFFFFFFFF7FFEE7DF7FFFFFFFFFFFFBBFFFFF",
      INIT_2A => X"FFDFFF99FFFBFFFFFFFFFFFEF3FFEE7FEFFFFFFFFFFFFFBBFFFFF7FFFBFFFFFF",
      INIT_2B => X"BFFFFFFFFFFFDE7FFEE7FFFFFFFFFFFFFFFBBFFFFEFFFFBFFFFFF7EFFFFBFFFF",
      INIT_2C => X"F9FFFFEE7BDFFFFFFFFFFFFFBBFFFFEFFFFFFFFFFFFFFFFFBFFFFFFDFFF99FFF",
      INIT_2D => X"FFFFFFFFFFFFFBBFFFFFFFFFFF7FFFFFFFFFFDFFFFFFDFFF99FFFBFFFFFFFFFF",
      INIT_2E => X"FFBBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFF99FFFBFFFFFFFFFFFBDFFFEE7BD",
      INIT_2F => X"FFFFFFFFFFFFFFFDFFFFFFDFFF99FFFBFFFFFFFFFFFBDFFFEE7BFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFDFFF99FFFBFFFFFFFFFFFF9FFFEE7FFFFFFFFFFFFFFFBBFFFFFFF",
      INIT_31 => X"DFFF99FFFBFFFFFFFFFFE7FFFFEE7FEFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFF",
      INIT_32 => X"FFFFFFDDFCFBFFFEE7FF7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_33 => X"7FFFEE7EFC00007E000003FBFFFFBFFFFBFFFFFF41FFFFFFFFFFFDFFF99FFFBF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFDFFF99FFFBF8000003BFCF",
      INIT_35 => X"E7FFFFBFFFFBFFFFFEFFFFFFFFFFFFFDFFF99FFFBFC00000F9FDE7FFFEE7EFFF",
      INIT_36 => X"BFFFFFFFFFFFFEFFFFFFDFFF99FFFBF3FFFFFF3F9CFFFFEE7F3FFFFFFEFFFFFF",
      INIT_37 => X"FFEFFFFFFDDFF99FFFBF3FFFFFDFF7DFFFFEE7F9FFFFFFEFFFFFFEFFFFFBFFFF",
      INIT_38 => X"FF81FFC3F8000005FF05FFFFF17FE1FFFFFFFFFFFFFFFFFFFFFFFFFEFFFDFFFF",
      INIT_39 => X"0000FFF87FFFFC0FFFFFFFFFE000000FFFFFFFFFFFFFFFFF3FFFFFFEFFFFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FAFFFFFFFFFFFFFFC1FFC1FF83F00",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFF7FF83FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFFFFFFF",
      INIT_41 => X"7F8EBE7FFFFC3FFFFF87FFFFBFFFFFF9FFFF7EFFFFFFFFFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"C7EF5F5DBFFFFFFFFFFFEFFF7FFFFFFEFFFFFFFFE7FFBFFF8FFFFFFF3F0F9FFE",
      INIT_43 => X"FFDFFFFFFF8F9FFFFFFFDFFFFFFD1A3BEA5B2975FE6CC0F068FE63A1FC81BDCF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFB7BEED6F9FAE34FDFFCFFE7B7E7D9B7BF7FBF4E7DF7FF",
      INIT_45 => X"FFFFFFF397BEEDEF5F6D35DDFFDF7E7B7F7C9B7BF7FBF5FFCF3FFFFFFFFFFFFF",
      INIT_46 => X"16DEE42AEB7DDFCFE7E457870E37BAFD3F5FFDE3FFFFDFFFFFFFFFFF87FFFFFF",
      INIT_47 => X"FDFFF65F7B7B7FDBBFBFFBF5EFEF3FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFDF57B",
      INIT_48 => X"97FFB373FFBF7E7FF7FFFFFFFFF6FFFFFFFFF9FFBFFFFFFCFC17BFEC6FFF6DB7",
      INIT_49 => X"460FDC7FFFFFFFFD4FFFFFFDFFAFFFFFFFFFBFC1B3EEEEF9F6FB7BDFFF06CFB7",
      INIT_4A => X"FFFFEBFFFFFFFFF5FFFFFFFFFE38FC38DA4EB9F96FC5F5EEE0C5F7E3F9E30BD7",
      INIT_4B => X"D067BFF7FFFFFFF37DFF9FCC8FCFFFFEAF8DF7BA7EF71FBDFCBC38F7C7C7FFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3D6F59F5",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C66B6F080F15FFFFFF",
      INIT_4E => X"0000000000000000000000000000FFFFBF747CB37BFCFCEFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000003FFFFFFF77739A5F4F9EFFFFFFFFFA000000000000000000",
      INIT_50 => X"FFFFFFFFFFFF9CD3019086000FDFFFFFFFC00000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFE000FE",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFBFFFF7F",
      INIT_54 => X"F5FFFFFFE7EFD0FF0FBEF7FFC3B7DF3FFDEFFFFFFFFFFF7FFFF7EEFFFFFFFFFF",
      INIT_55 => X"3587E837EF87385DBF63DCDF7FFFFFFFFFEA6377656FFFFFFFFFFFDFEFBFFDE0",
      INIT_56 => X"33BBFEF6B9E6E7FFFFFFDFFF9A7FB3D6FFDFFFFFFFF8E379F3FF0F62578F6EFE",
      INIT_57 => X"6B7FFFFFFEFF938EC100AFFFFFFFFFFFDEFFFC1CDE7FFEFFF7F3FDFFFFF3BDE6",
      INIT_58 => X"F96D3CB152FFFFFFFFFFFFE7FFEFC9E7FBFFFF997FDFF7FFBBDDFF2FFFB9C99E",
      INIT_59 => X"EFFFFFFFFFE0FFFE9CDE71BFF2F2E7FDF1BF1FBDCFB2FF8DA499E6DFFFFFFFF7",
      INIT_5A => X"BFFFE9CC677BFF77353FDFF3F77BD8FF32FF9DA99E6DFFFFFFFFBF90488177EF",
      INIT_5B => X"BFE23EB3FDFF7FFB3CC733C3F999B9EEBFFFFFFFFFFFFFFE6FFFFDFFFFFEFFFF",
      INIT_5C => X"F7FFB7BFA33BFFB9291EF3FFFFFFFFEFFFFFF2FFFFFFFFFFDBFFE5F7F8ECFC7F",
      INIT_5D => X"BFFDF39CCD7FFFFFFFFF7FFFFFFFFFFFFFFFFF3FFEEFB9CECFD7FBFF272F3FDF",
      INIT_5E => X"3FFFFFFFFFFFFFFFFFFDFFFFFFF3FFCE7A5FCCE667BFDF3B57FDF7FFF34DE3F3",
      INIT_5F => X"FFFFFFFE3FFFFFFF3FFDFBFBBF6FEF07DCFFBF7FEF07F8F9FD5F33985FF9CBEF",
      INIT_60 => X"FFFFF3FFDFFFFFFFDF7FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF000FFFFE3",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFDFFFFFFFDFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFE7FFFFFF7FFFFFFFF3FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFD3FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE7FFFFFFFFFE7FF3FFFFFFFFFB3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"801FFFFFFFFCFDFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_12__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_12__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_12__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(12),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_12__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_12__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_12__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_12__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_12__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_12__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFF1FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFCFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFF7FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"BFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFEBFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFB7FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFEFFFFFFC7FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFDFFFFFB3FFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF6FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFDFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFDFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF5FFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEBFFFFBFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FEBFFFFFFFFFFFFFE3FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFF97AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF6FFFF",
      INIT_22 => X"83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFDFFFFDFFFFFFFFFFEFFFE",
      INIT_23 => X"E0003F87FE0FFFF3FFF801FFF4003FFFFFFFFBFFFFFFFFFFBFFFEFB3FFFFFFFF",
      INIT_24 => X"FFFE7FFD3F2FFEC00BFFFBFFFDFFFFFFFFFFFDFFFEB47C7FE7FFE01BFFF0007F",
      INIT_25 => X"FFF200BFFFDFFFFFFFFFFFFFFFFFFFEF6FBFFCBFFA3C7FFE0007FD000FFD5FF7",
      INIT_26 => X"FFFEFFFFFFFFFFFEBFFFDEF8FFCBFF47D3FFF0007FC0003FF1FEBFFFE7FFC5F1",
      INIT_27 => X"FFFFFFFFFDFF8FFCBFFCFE0FFEFFC7FFE2FFFF9F83FFFE7FF8BFE7FD7FCBFFFF",
      INIT_28 => X"F8FFCBFF4FFCFFFFF47FFF3FFFF570FFFFE7FFE7F8BFF7FCBFFF7FFFFFFFFFFF",
      INIT_29 => X"47FFFF47FFF3FFFF8EAFFFFE7FFA7F8BFF7FCBFFF7FFFDFFFFFFFFFFFF7FFFFF",
      INIT_2A => X"3FFFFE43FFFFE7FFA7F8BFF7FCBFFF7FFFFFFFFFFFFFFFFFFFFFFF8FFCBFFEFF",
      INIT_2B => X"FE7FFA7F8BFD5FCBFFFFFFFBFFFFFFFFFFFF80001FF8FFCBFF7FF47FFFF47FFF",
      INIT_2C => X"F100BFFEFFFFBFFFFFFFFFFFFFFFFFFF8000BFFFFF47FE8007FFF3FFFFD05FFF",
      INIT_2D => X"FBFFFFFFFFFFFFFFFFFFF8000BFFFFF47FE8007FFF3FFFFF8BFFFFE7FFA7F8BF",
      INIT_2E => X"FFFFFFFFFF87FCBFFFFF47FF7F87FFF3FFFFF07FFFFE7FFA7F8BFE9FCBFFEFFF",
      INIT_2F => X"FF8BFF1FF47FFFF47FFF3FFFFFDFFFFFE7FFA7F8BFF000BFFEFFFF7FFFFFFFFF",
      INIT_30 => X"FFFF47FFF3FFFFF5FFFFFE7FFA7F8BFFFFCBFFEFFFF7FFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF5FFFFFE7FFE7F8BFFFFCBFFFFFFF7FFFFFFFFFFFFFFFFFFF8FFCBFFFFFC7",
      INIT_32 => X"7FFCBFCBFFFFCBFFFFFFF7FFFFFFFFFFFFFFFFFFF8FFCBFF8FFC7FFFF47FFF3F",
      INIT_33 => X"FCBFFFFFFD7FFFFFFFFFFFFFFFFFFF8FFCBFF8FFCFFFFF47FFF3FFFFF5FFFFFE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8FFCBFFC819FFFFF47FFF3FFFFF5FFFBFE7FF84097FFF",
      INIT_35 => X"FFFFFFFF8FFCBFFC010FFE0007FFF3FFFFF5FFFE007FFF0017FFFFCBFFFFFFD7",
      INIT_36 => X"DBFF9FF9FFEFFE7FFF7FFFFF4FFFBFFFFFEFFDFFFFFDBFFFFFFD7FFFFFFFFFFF",
      INIT_37 => X"FFE7FFFFFFFFF6FFFBFFDFFFBF9FFFFFDFFFF7FFD7FFFFFFFFFFFFFFFFFFFBFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFB7FDFFFC7F7FFE",
      INIT_39 => X"FFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF5FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FBFFFFFFFFFFFFFFFFFFFFFE3FC7FFFC01FFFF0FFFFF1FFFE003FFF7FFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFE3F87FFF800FFFF0FFFFE1FFFC003FFF5FFFFFFFFFFFFFFFFDFF",
      INIT_45 => X"FE3F07FFF0787FFF0FFFFE1FFF8003FFFFFFFEFFFFFFFFFFFEFFFFBFFFFFFFFF",
      INIT_46 => X"C3FFF0FFFFE1FFF0FE3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1FFF1FE3FFFBFFFF7FFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFFFE3F07FFE1F",
      INIT_48 => X"FFFFFBFFFFFFFFFFAFFFFBFFFFFFFFFFFFFFFFFFFFFE3E07FFE3FE3FFF0FFFFE",
      INIT_49 => X"FFFFF6FFFFBFFFFFFFFFFFFFFFFFFFFFE3E47FFC3FE1FFF0FFFFE1FFE1FE3FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFE3C47FFC3FF1FFF0FFFFE1FFE1FE3FFFDFFFFDFFFFF",
      INIT_4B => X"FFFFFFFFFFE38C7FFC7FF1FFF0FFFFE1FFE3FE3FFFFFFFFEFFFFFFFFFFFFFFFB",
      INIT_4C => X"38C7FFC7FF1FFF0FFFFE1FFE1FE3FFFEBFFFF7FFFFFFFFFBFFFFBFFFFFFFFFFF",
      INIT_4D => X"FFF0FFFFE1FFE1FE3FFFFBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"FE1FE3FFFFFFFFFDFFFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFE31C7FFC7FF1",
      INIT_4F => X"FFFFEFFFFFFFEDFFFFFBFFFFFFFFFFFFFFFFFFFFFE33C7FFC7FF1FFF0FFFFE1F",
      INIT_50 => X"FBFFFFFFBFFFFFFFFFFFFFFFFFFFFFE23C7FFC3FF1FFF0F9FFE1FFE1FE3FFFFD",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFE07C7FFC3FE3FFF0F1FFE1FFF1FE3FFFFAFFFFCBFFFFF",
      INIT_52 => X"FFFFFFFFE07C7FFE3FC3FFF0F1FFE1FFF0FE3FFFFDFFFFFFFFFFFF7FFFFFFBFF",
      INIT_53 => X"C7FFE1FC3FFF8F1FFE1FFF87E3FFFFD3FFFFF3FFFF9FFFFFFFBFFFFFFFFFFFFF",
      INIT_54 => X"F861FFE1FFF8003FFFFEBFFFFFF7FFCEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE0F",
      INIT_55 => X"C003FFFFF7FFFFFFE00FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE1FC7FFF0707FF",
      INIT_56 => X"FFFFF9FFDFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE1FC7FFF800FFFFC03FFE1FFF",
      INIT_57 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFE3FC7FFFE01FFFFE07FFE1FFFF803FFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFBFFFDFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFEF7FFFDFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF63FFFFFFFFF9FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFDBFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFDFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6B",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFE7FFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C7FFCF3FFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_13_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_13__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"CFFFFFFBFF8000007FFFF5FFBDFFDFFFFF7FFFFFFFEFFFFFFFFFFFFFF8F8FFFF",
      INIT_10 => X"000002FFFC000FF1FE000000FE0000001FFFFFFFFFFFF400017FFFFFFFFFFFFF",
      INIT_11 => X"007E0FE000000FF0000001FFFFFFFFFFFA000002FFFFFFFFA7FFFC0000001FFC",
      INIT_12 => X"007F00000007FFFFFFFFFF00000007FFFFFFF87FFF00000000FF0000001FFF00",
      INIT_13 => X"7FFFFFFFFFC00000001FFFFFFFA7FFF00000000FF00000007FE80007E0FE0000",
      INIT_14 => X"000000007FFFFFFA7FFF000000007FC0000001FE00007E0FE0000001E0000000",
      INIT_15 => X"FFFFA7FFC07FFFFF03FFFFFFF83FE0200FF1FFFFFFF01FFFFFFF03FFFFFFFFF0",
      INIT_16 => X"FFFFF07FFFFFFF81FC0FFFFFFFFFFFFFC0FFFFFFF07FFFFFFFFC0000000000FF",
      INIT_17 => X"FFFE3FC0FFFFFFFFFFFFFE1FFFFFFF87FFFFFFFF80000000000FFFFFFA7FFE3F",
      INIT_18 => X"FFFFFFFFFFC1FFFFFFF87FFFFFFFF000000000003FFFFFA7FFE1FFFFFF87FFFF",
      INIT_19 => X"1FFFFFFF87FFFFFFFC000000000001FFFFF87FFE1FFFFFF87FFFFFFFE3F81FFF",
      INIT_1A => X"FFFFFF80000202000007FFFFEFFFE1FFFFFF87FFFFFFFE3F03FFFFFFFFFFFFFE",
      INIT_1B => X"7FFC00003FFFFFFFFE1FFFFFF87FFFFFFFE3F87FFFFFFFFFFFFFE1FFFFFFF87F",
      INIT_1C => X"FFFFFFE1FFFFFF87FFFFFFFE3F83FFFFFFFFFFFFFE1FFFFFFF87FFFFFFE00001",
      INIT_1D => X"FFF87FFFFFFFE3F83FFFFFFFFFFFFFE1FFFFFFF87FFFFFFE00005FFFF00003FF",
      INIT_1E => X"FE3F87FFFFFFFFFFFFFC1FFFFFFF87FFFFFFC00007FFFF80001FFFFFFFFE1FFF",
      INIT_1F => X"FFFFFFFFE1FFFFFFF87FFFFFFC0001FFFFFE0000FFFFFFFFE1FFFFFF87FFFFFF",
      INIT_20 => X"FFFFFF87FFFFFF80003FFFFFF0000FFFFFFFFE1FFFFFF87FFFFFFFE3F03FFFFF",
      INIT_21 => X"FFF00007FFFFFF80003FFFFFFFE1FFFFFF87FFFFFFFE3F43FFFFFFFFFFFFF80F",
      INIT_22 => X"7FF80003FFFFFFFE1FF81FF87F7FFFFFE3F81FFFFC07FF800081E00007F87FFF",
      INIT_23 => X"FFFFE1FF81FF87F00000FE3F8051FFC07FD000001E00007F87FFFFFE00007FF0",
      INIT_24 => X"F87F00000FE3FC002FFC07FC000007F00007F87FFFFFE0001FFE00FFC0003FFF",
      INIT_25 => X"3FE000FFC07F000000FE00007F87FFFFFC0001FF800FFE0001FFFFFFFE1FF81F",
      INIT_26 => X"E000000FF7FFF7F87FFFFFC0003FF0003FE0001FFFFFFFE1FF81FF87F00000FE",
      INIT_27 => X"FFFF87FFFFF80003FE0001FF0000FFFFFFFE1FF81FF87F00000FE3FFC03FFC07",
      INIT_28 => X"80007F80001FE0000FFFFFFFE1FF81FF87FFFFFFFE3FFE01FFC07C03FFFBFFFF",
      INIT_29 => X"7F00007FFFFFFE1FF81FF87FFFFFFFE3FFF07FFC07E07FFFFFFFFFFFF87FFFFF",
      INIT_2A => X"FFE1FF81FF87FFFFFFFE3FFC07FFC07C0FFFFFFFFFFFFF87FFFFF00003F80000",
      INIT_2B => X"7FFFFFFFE3FFE07FFC07C1FFFFFFFFFFFFF87FFFFE00007F000008100003FFFF",
      INIT_2C => X"F81FFFC07C3FFFFFFFFFFFFF87FFFFF00007F800000000007FFFFFFE1FF81FF8",
      INIT_2D => X"FFFFFFFFFFFFF87FFFFE00007F800000000003FFFFFFE1FF81FF87FFFFFFFE3F",
      INIT_2E => X"FF87FFFFC00007F000000000001FFFFFFE1FF81FF87FFFFFFFE3FF80FFFC07C3",
      INIT_2F => X"007F000000000003FFFFFFE1FF81FF87FFFFFFFE3FF81FFFC07C1FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFE1FF81FF87FFFFFFFE3FF03FFFC07C1FFFFFFFFFFFFF87FFFFE00",
      INIT_31 => X"E1FF81FF87FFFFFFFE3FF03FFFC07C1FFFFFFFFFFFFF87FFFFC00007F8000000",
      INIT_32 => X"FFFFFFC1FE0BFFFC07E0FFFFFFFFFFFFF87FFFFC00007F800000000001FFFFFF",
      INIT_33 => X"FFFFC07E03FFFFFE00000207FFFFC00007F000008000000FFFFFFE1FF81FF87F",
      INIT_34 => X"0007E00000007FFFF800003F800007F00000FFFFFFE1FF81FF87F7FFFFF83FC0",
      INIT_35 => X"0FFFFF800007F80001FF00001FFFFFFE1FF81FF87FC0000001FC07FFFC07E000",
      INIT_36 => X"3FE0001FF00001FFFFFFE1FF81FF87F00000003F81FFFFC07F0000007F000000",
      INIT_37 => X"001FFFFFFE1FF81FF87F00000017FC0FFFFC07FE000007F0000001FFFFF80000",
      INIT_38 => X"FF81FF87F8000002FF85FFFFD17FF600007E0000007FFFFFC00003FF0003FF00",
      INIT_39 => X"00007FF87FFFFE0FFFFFFFFFFFFFFFFFFFFFFC00001FF800FFF00001FFFFFFE1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFE00FFF00000FFFFFFFFFFFFFFFFF80",
      INIT_3B => X"FFFFFFFFFFFFFFFC000007FF07FFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC000007FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFDFFFFF8000001FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFCFFFFF80000007FFFFBF00000FFFFFFFFFF",
      INIT_41 => X"FFFF3FFFFFFFFFFFFFEFFFFFC0000007FFFF3F00000FFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"C7F7FDBCBFFFFC00000017FFC3F00001FFFFFFFFFFFF5FFFE7FFFFFFFFFFFFFD",
      INIT_43 => X"FFE000000020203C00003FFFFFFF5E57C95BFC357EEDF3F8795FA5A9F3A7BBDF",
      INIT_44 => X"0003800003FFFFFFFE79F9E490FBFE7A6AFFFCF7EF92F7FFF3FF7FDFF6FFF3FF",
      INIT_45 => X"FFFFFFE3BF9E490FBFE4A4DFFFCFFEF9277EBF3FF7FDFFF7FF7FFFFE00000000",
      INIT_46 => X"9C9CA33A7279FF4E6FEE73D70FF3F7FF1FFF7CA7FFFFE000000000002800001F",
      INIT_47 => X"DFFFFCFFF93B7FE73BBFFDFFE7FF7FFFFE000060000000000003FFFFFFCD9BF9",
      INIT_48 => X"97FFF3DFFFDFDF79F3FFFFF000090000000000007FFFFFFDFE7F9E49CFA7E527",
      INIT_49 => X"26CEFB7FFFFE000290000002005003FFFFFFFFEB73E49CFBBA727BFFFFADCF93",
      INIT_4A => X"F00024000000300F807FFFFFFDCBD9A7DECD3EAD6FDFF2EF669DABEEFFFFF3E9",
      INIT_4B => X"03992807FFFFFFF3FBDF8CDD8FCF327F9F0FEF3E32771FDFFCFC30FDCFC7FFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F0094F208A0",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F80BED7CEFD3FFBB80FFFF",
      INIT_4E => X"0000000000000000000000000001000F805FC22E5C6F91981FFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFF000FC019CBAD8E0F95981FFFFFFFA000000000000000000",
      INIT_50 => X"FFFFFF000FC0E3DCF77F796FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF00004000080",
      INIT_54 => X"E3E03DF9EFF0307F077DF9F7879BEF7BEEF7FFFFFF0000C0000C1F0007FFFFFF",
      INIT_55 => X"F97BFFB7CFE7B7DFFBEB7D4FFFFFFFFC002C527AC73001FFFFFFFFDF37DF7EF0",
      INIT_56 => X"F2FFFFDE13CDC7FFFFFFE0036F6FACF3003FFFFFFFFFFE79EFEDFFF7D9BF6F7E",
      INIT_57 => X"DE7FFFFFFF006C0B5AF7F003FFFFFFFFFF679D1DFEFFFEFF7BE7FFFF7FFB3EE6",
      INIT_58 => X"06D0E5AF6F007FFFFFFFFF5679F9DFEFFBFFE76E3FFFFFFFB3EFF32FFFBFF13C",
      INIT_59 => X"1FFFFFFFFFF3E79D9DFEE0BFF675F3FFF0BF8B3EFFB3FFC5DD93CDDFFFFFFFF8",
      INIT_5A => X"6E79BFDFEEFBFEEF6F3FFFFBF7B3EFFB3EFBDB893CDFFFFFFFFFC06FEFDEFC30",
      INIT_5B => X"BFE27ED3FFFFFFFBBEFBB3E3F9B7B3C5FFFFFFFFFE000001B00003FFFFFEFFFF",
      INIT_5C => X"FFFFB3FFB73CFFBB5BBCDFFFFFFFFFE000001D00007FFFFF87FFE4E798DDFCFF",
      INIT_5D => X"9F81F6BB3C3FFFFFFFFF800000000007FFFFFA7FFFFFF9A9DF4FFBFEB7BB3FFF",
      INIT_5E => X"FFFFFFFFFE0000000003FFFFFFA7FFCE72F5DDEAF0BFD7B3F7FFF0FF03E9E2F3",
      INIT_5F => X"00000000FFFFFFFA7FFBFBF73EFD67FFFCFBBF3FDF77FFFFFDDFAFFBFBF9EBCB",
      INIT_60 => X"FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE000FFFFF8",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFA00000002FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFF8000000BFFFFFFFA7FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFE000FFFFFFD000005FFFFFFFF87FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE000FFFFFFFB800EFFFFFFFFFA7FFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"7FEFFFFFFFFF03FFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_13__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_13__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_13__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(13),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_13__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_13__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_13__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_13__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_13__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_13__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000003FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000000FFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF980000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"C0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF800000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFF4000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000004800000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF00000081FF00000001FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFF0000003FFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFE000004FFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF9000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFE0000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFF000003FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFA00005FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF400007FFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FF40000FFFFFFFFFFC0004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF00006FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80009FFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFF90001",
      INIT_23 => X"FFFFFFBFFFFFFFFDFFFFFDFFFFFFBFFFC00007FFFFFFFFFFC00017F7FFFFFFFF",
      INIT_24 => X"FFFF9FFEC0DFFF3FF3FFFC00027FFFFFFFFFFE0001727F7FFBFFDFFFFFEFFFFF",
      INIT_25 => X"FFEDFF3FFFA0000FFFFFFFFFFFE00013C7CFFF3FF9C3BFFEFFFFFEFFF3FEBFE9",
      INIT_26 => X"0001FFFFFFFFFFFF40003DFFFFF3FFBFECFFEFFFFFFFFFFFEFF97FFFF9FFFBFE",
      INIT_27 => X"FFFFF00003FFFFFF3FF37FFFFFFF3FFFFCFFFE7FFFFFFF9FFF3FDFFE9FF3FFF8",
      INIT_28 => X"FFFFF3FF3FF3FFFFFBFFFFCFFFF27F7FFFF9FF9FFF7FCBFF3FFF80001FFFFFFF",
      INIT_29 => X"BFFFFFBFFFFCFFFFF64FFFFF9FF9FFF7FCBFF3FFF80003FFFFFFFFFFFF80001F",
      INIT_2A => X"CFFFFDFDFFFFF9FF9FFF7FCBFF3FFF80003FFFFFFFFFFFF80001FFFFFF3FF9FF",
      INIT_2B => X"FF9FF9FFF7FEBFF3FFF00007FFFFFFFFFFFFFFFFFFFFFFF3FF8FFBFFFFFBFFFF",
      INIT_2C => X"EF033FFF00007FFFFFFFFFFFFFFFFFFFFFFF3FFFFFBFFE7FFFFFFCFFFFCFBFFF",
      INIT_2D => X"07FFFFFFFFFFFFFFFFFFFFFFF3FFFFFBFFE7FFFFFFCFFFFF73FFFFF9FF9FFF7F",
      INIT_2E => X"FFFFFFFFFFF8033FFFFFBFFF007FFFFCFFFFFFFFFFFF9FF9FFF7FE6033FFF000",
      INIT_2F => X"FFF3FFFFFBFFFFFBFFFFCFFFFF2FFFFFF9FF9FFF7FF7FF3FFF0000FFFFFFFFFF",
      INIT_30 => X"FFFFBFFFFCFFFFFAFFFFFF9FF9FFF7FFC033FFF0000FFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFAFFFFFF9FF9FFF7FFFFF3FFE0000FFFFFFFFFFFFFFFFFFFFFFFF3FF1FF3F",
      INIT_32 => X"9FFB7FB7FFFFF3FFE0000FFFFFFFFFFFFFFFFFFFFFFFF3FF6FF3FFFFFBFFFFCF",
      INIT_33 => X"FF3FFE0002FFFFFFFFFFFFFFFFFFFFFFFF3FF6FFBFFFFFBFFFFCFFFFFAFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFF3FFB7E7FFE003FFFFCFFFFFAFFFC019FFFFF6FFFF",
      INIT_35 => X"FFFFFFFFFFFF3FF3FEDFFEFFFFFFFCFFFFFAFFF9FF9FFEFFE7FFFFF3FFE0002F",
      INIT_36 => X"E3FFA007FFE001FFFF8FFFFFAFFF8001FFF003FFFFFE3FFE0002FFFFFFFFFFFF",
      INIT_37 => X"FFEFFFFEFFFFFFFFFFFFFFFF3FBFFFFFDBFFE8002FFFFFFFFFFFFFFFFFFFFCFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFB7FDBFFE7F7FFF",
      INIT_39 => X"FFFFFFFFFFFFFFE8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFE8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF80003FFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFA0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0001FFFFFFFFFFFF200",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFF00005FFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFE00005FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFC0000FFFFFFFFFFFE00005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"C00007FFFFFFFFFFD00005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFF900005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFF000005",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000FFFFFFFFFE400005FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFF400007FFFFFFFFC000005FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFF000003FFFFFFFF8000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00001FFFFFFFF2000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FC0000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000037FFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFF80000005FF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000FFFFFE00000005FFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFF4000000FFFF100000005FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFF80000001FF0000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000006002000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000005FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000000000000001FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000060003FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000010E0003FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF9C0000000007E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFE4000000000FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"00000003FE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFE0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE380030FFFE0007FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFE000FFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_14_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_14__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"EFFFFFF7FFFFFFFFFFFFF9FFFFFFE00000FFE000001FFFFFFFFFFFFFFF07FFFF",
      INIT_10 => X"FFFFFFFFFDFFF3CEFC000001FE0000003FFFFFFFFFFFF80000FFFFFFFFFFFFFF",
      INIT_11 => X"FFBDFFC0000007E0000000FFFFFFFFFFFC000001FFFFFFFFDFFFFFFFFFFFDFF3",
      INIT_12 => X"003E0000000FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF",
      INIT_13 => X"7FFFFFFFFF800000000FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE7FFFBDFFC0000",
      INIT_14 => X"000000003FFFFFFDFFFEFFFFFFFFFF3FFFFFFFFDFFFFBDFFC0000003E0000000",
      INIT_15 => X"FFFFDFFFDFFFFFFEFBF800000FFFDFDFF3CEFFFFFFF81FFFFFFE07FFFFFFFFE0",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFC1FFFFFFF83FFFFFFFFC0000000001FF",
      INIT_17 => X"FFFFDFBEFFFFFFFFFFFFFC0FFFFFFF83FFFFFFFF000000000007FFFFFDFFFFDF",
      INIT_18 => X"FFFFFFFFFFE0FFFFFFF83FFFFFFFE000000000003FFFFFDFFFFFFFFFFFFFFFFF",
      INIT_19 => X"0FFFFFFF83FFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFDF7DFFF",
      INIT_1A => X"FFFFFF800001FC00000FFFFFEFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFE",
      INIT_1B => X"FFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE0FFFFFFF83F",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFE0FFFFFFF83FFFFFFF00000",
      INIT_1D => X"FFFFFFFFFFFFFDFFBFFFFFFFFFFFFFE0FFFFFFF83FFFFFFE00003FFFE00003FF",
      INIT_1E => X"FFDFFFFFFFFFFFFFFFFE0FFFFFFF83FFFFFFC0000FFFFF80001FFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFF83FFFFFF80001FFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF83FFFFFF00003FFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFF",
      INIT_21 => X"FFF00007FFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFC1F",
      INIT_22 => X"FFF80003FFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFDFFFFFFFF01E00003F83FFF",
      INIT_23 => X"FFFFFFFFFDFFFFFFFFFFFFDFBFCEFFDFFFE000003E00003F83FFFFFE0000FFFF",
      INIT_24 => X"FFFFFFFFFFFDFFFFDFFDFFF8000003E00003F83FFFFFC0000FFC01FFC0001FFF",
      INIT_25 => X"DFFFFFFFDFFF0000007E00003F83FFFFFC0001FF0007FC0001FFFFFFFFFFFFDF",
      INIT_26 => X"E000001FE00003F83FFFFF80001FE0003FE0000FFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_27 => X"FFFF83FFFFF80003FC0001FE0000FFFFFFFFFFFFDFFFFFFFFFFFFDFFBFFFFDFF",
      INIT_28 => X"00003FC0000FF00007FFFFFFFFFFFDFFFFFFFFFFFFDFFBFFFFDFFE000007FFFF",
      INIT_29 => X"FF00007FFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFDFFC0FFFFFFFFFFFFF83FFFFF",
      INIT_2A => X"FFFFFFFDFFFFFFFFFFFFDFFFFFFFDFFC1FFFFFFFFFFFFF83FFFFF00007F80000",
      INIT_2B => X"FFFFFFFFFDFFFF7FFDFFC1FFFFFFFFFFFFF83FFFFF00007F800007F00007FFFF",
      INIT_2C => X"FFEFFFDFFC1FFFFFFFFFFFFF83FFFFE00007F000000000003FFFFFFFFFFFDFFF",
      INIT_2D => X"FFFFFFFFFFFFF83FFFFE00007F000000000003FFFFFFFFFFFDFFFFFFFFFFFFDF",
      INIT_2E => X"FF83FFFFE00007F000000000003FFFFFFFFFFFDFFFFFFFFFFFFDFFFEFFFDFFC1",
      INIT_2F => X"007F000000000001FFFFFFFFFFFDFFFFFFFFFFFFDFF7FFFFDFFC1FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFFFFFFDFFFFFFFFFFFFDFFFDFFFDFFC1FFFFFFFFFFFFF83FFFFC00",
      INIT_31 => X"FFFFFDFFFFFFFFFFFFDFEFFFFFDFFC0FFFFFFFFFFFFF83FFFFC00007F0000000",
      INIT_32 => X"FFFFFFBFFFF7FFFDFFC07FFFFFFFFFFFF03FFFFC00007F000000000001FFFFFF",
      INIT_33 => X"FFFFDFFE0000007FFFFFFC07FFFFC00007F800007F00001FFFFFFFFFFFDFFFFF",
      INIT_34 => X"0007E00000007FFFFC00007F80000FF00001FFFFFFFFFFFDFFFFF800000FFFDF",
      INIT_35 => X"0FFFFFC00003FC0000FF00000FFFFFFFFFFFDFFFFF3FFFFFFFFFFFFFFDFFF000",
      INIT_36 => X"3FC0001FF00000FFFFFFFFFFFDFFFFFFFFFFFFBFBFFFFFDFFF8000007E000000",
      INIT_37 => X"000FFFFFFFFFFFDFFFFFFFFFFFE7FBFFFFFDFFFC000007E0000001FFFFFC0000",
      INIT_38 => X"FFFDFFFFF7FFFFFFFFF9FFFFCEFFF800007E0000003FFFFF800001FE0003FF00",
      INIT_39 => X"FFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF0007FF00000FFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800000FFC01FFF00000FFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFF800000FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFF8000007FFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFC000000FFFFFFF00001FFFFFFFFFF",
      INIT_41 => X"FFFFBFFFFFFFFFFFFFEFFFFFC0000003FFFE7F00001FFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FBEE1E7B3FFFFC0000000FFF87E00001FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_43 => X"FFC00000001FC07E00001FFFFFFE9DBBB6DB9FFAE72DCDFFF6EEDBB6ECD9BDAF",
      INIT_44 => X"0007C00001FFFFFFFDB9BFE493FFFFD24DEFF7F6FF937FDDB3DFBFFEEF7FFFFF",
      INIT_45 => X"FFFFFFDF9BFE49FFFFBC26DEFF7F6FF93FFCFB3DFBFFEDEFDFFFFFFC00000000",
      INIT_46 => X"64979FCFD27FEF37C6FD925EEFB3DCFEFEDEFFDFFFFFE000000000007000003F",
      INIT_47 => X"DEFF7E6EF93CFDFB3D3FFFEDFFDFFFFFFE000000000000000003FFFFFFF1F1BF",
      INIT_48 => X"DFDFBFB7FFFEEF7BFFFFFFE000000000000006003FFFFFFEFE9BFE48FFFFBF27",
      INIT_49 => X"767F3FFFFFFF000060000000002007FFFFFFDFD97FE497FF77B27DEFF765FF93",
      INIT_4A => X"F000360000002007007FFFFFFCF9DF7E59FFF3736FCEF7677DFBB37CFBD33FFF",
      INIT_4B => X"3A66300FFFFFFFFDBFEF7FFFF7FFFFFF7FFEFFFDFFFEFFFEFF7FFFFBFFBFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F80630CE64E",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F80D5AAB32A6A95700FFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000FC0F7A396EE3A91100FFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFE000FC010A2989F0A91101FFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFE000FE0772EEEEE3AF7703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFE",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF00000000000",
      INIT_54 => X"FCFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF80004004081E000FFFFFFF",
      INIT_55 => X"0103F03FEF1F78383C67BEDC3FFFFFF800158CC0992000FFFFFFFFFFFFFFFFFF",
      INIT_56 => X"7E7FF9BF7FFDE7FFFFFFC002D5A52B52001FFFFFFFFCF2FBF7FC0F0E23DF9EFE",
      INIT_57 => X"DD7FFFFFFE00247E52A5E003FFFFFFFFCFEFBEFDCF7F3DF0F7CFFFFF3FF7BEFE",
      INIT_58 => X"0246252A42007FFFFFFFFE6EFBFDDDF7F7CFF75DFFFFF3FF7BECFBEFFFDA6FFF",
      INIT_59 => X"0FFFFFFFFFEFEFBEBDCF707CFAF69FFFF0FF0FBEDFBE7F87B6FFFDBFFFFFFFF0",
      INIT_5A => X"9EFBDDDC37F7CF776FFFFFFFF7FBEDFBF97BFB5FFFDFFFFFFFFF8025DEDE9C20",
      INIT_5B => X"7CEBBF5FFFFF3FF7BEDBBFF3FFBBDFFD9FFFFFFFFC000001000001FFFFFEFFFF",
      INIT_5C => X"F3FF77CCFBFFFFDB6DDDDBFFFFFFFFF000000E00003FFFFFFFFFEDEFBAADFF7F",
      INIT_5D => X"FFFBF9D88D7FFFFFFFFF80000000000FFFFFFDFFFE667DE9DF37F7CFA7BDFFFF",
      INIT_5E => X"FFFFFFFFFC0000000001FFFFFFDFFFDEFDBBEDE77F7CEF7A3BFFFFBFF7B7CD7F",
      INIT_5F => X"000000007FFFFFFDFFFCF3CF7E7EF70FCDF93FBFFF0BF03E7EBF77FC1FFDD5F7",
      INIT_60 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFC00000001FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF00000007FFFFFFFDFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFEFFFFFFFFFFC0001FFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_14__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_14__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_14__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(14),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_14__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_14__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_14__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_14__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_14__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_14__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"C0007FC3FE1FFFE3FFF003FFF8007FFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF",
      INIT_24 => X"FFFE3FFE000FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFC7FFE007FFE000FF",
      INIT_25 => X"7FE0007FFFFFFFFFFFFFFFFFFFFFFFFFBF87FC7FFC001FFE000FFC0007FC3FC3",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFF87FC7FF8001FFE000FFC0007FE1FC3FFFE3FFC000",
      INIT_27 => X"FFFFFFFFFFFF87FC7FF8FF0FFFFF8FFFF1FFFF0F87FFFE3FFC7F87FE3FC7FFFF",
      INIT_28 => X"F87FC7FF8FF8FFFFF8FFFF1FFFF8F0FFFFE3FFC7FC7FE3FC7FFFFFFFFFFFFFFF",
      INIT_29 => X"8FFFFF8FFFF1FFFF871FFFFE3FFC7FC7FE3FC7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"1FFFFC21FFFFE3FFC7FC7FE3FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF0FF",
      INIT_2B => X"FE3FFC7FC7FE3FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FFFFF8FFFFF8FFFF",
      INIT_2C => X"E0FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFF8FFF000FFFF1FFFFE03FFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFF80007FFFFF8FFF000FFFF1FFFFE07FFFFE3FFC7FC7F",
      INIT_2E => X"FFFFFFFFFF80007FFFFF8FFE000FFFF1FFFFF07FFFFE3FFC7FC7FF0007FFFFFF",
      INIT_2F => X"7FC7FFFFF8FFFFF8FFFF1FFFFF8FFFFFE3FFC7FC7FF8007FFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFF8FFFF1FFFFF8FFFFFE3FFC7FC7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF8FFFFFE3FFC7FC7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF0FF8F",
      INIT_32 => X"3FFC7FC7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF1FF8FFFFF8FFFF1F",
      INIT_33 => X"FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF1FF0FFFFF8FFFF1FFFFF8FFFFFE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF87FC7FF0FF0FFFFF8FFFF1FFFFF8FFFFFE3FFC3F87FFF",
      INIT_35 => X"FFFFFFFF87FC7FF8001FFE000FFFF1FFFFF8FFFC003FFC000FFFFFC7FFFFFFFF",
      INIT_36 => X"C7FFC003FFE000FFFF1FFFFF8FFFC003FFE000FFFFFC7FFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"001FFFF1FFFFF8FFFC003FFFC07FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF87F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE7FFF80FFFE",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_15_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_15__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F000000FFFFFFFFFFFFFFE007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"000001FFFE0007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF",
      INIT_11 => X"007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF80000003FF8",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF00000000FF80000007FF80",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFE000000007F80000003FF00007E0FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFC7FFE000000007F80000003FE00007E0FFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFC7FFE0FFFFFF07FFFFFFF01FC00007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFF83FFFFFFFC1F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFC1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1F",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1FFFFFF83FFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1FFFFFF83FFFFFFFC1F83FFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF83FFFFFFFC1F83FFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFEFFFC1FFFFFF83FFFFFFFC1F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFF83FFFFFFFC1F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FC1F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F83FFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F81FFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFEFFFC1FFC3FF83F80001FC1F80FFFFE0FFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"EFFFC1FFC3FF83F80001FC1FC03FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"F83F80001FC1FC000FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"1FE001FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3F",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83F80001FC",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83F80001FC1FF001FFE0F",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83FFFFFFFC1FFC03FFE0FFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFEFFFC1FFC3FF83FFFFFFFC1FFE03FFE0FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFC1FFC3FF83FFFFFFFC1FFE07FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"3FFFFFFFC1FFC0FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_2C => X"FC0FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF8",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83FFFFFFFC1F",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83FFFFFFFC1FF81FFFE0FFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83FFFFFFFC1FF81FFFE0FFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFEFFFC1FFC3FF83FFFFFFFC1FF03FFFE0FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"C1FFC3FF83FFFFFFFC1FF03FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFC1FE07FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_33 => X"7FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83F",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83FFFFFFF01FE0",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC3FF83F80000003FC0FFFFE0FFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFEFFFC1FFC3FF83F80000007FC0FFFFE0FFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFEFFFC1FFC3FF83F8000000FF81FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFC3FF83F8000001FF03FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"C1F70C387FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFC3837B0ED98387676E1F060DEC37061C37B07",
      INIT_44 => X"FFFFFFFFFFFFEFFFFDBF7BFFFDFBF36FFDDFF6EDEFFEF7EBDFBF7FDF6EF9FBFF",
      INIT_45 => X"FEFFFFDBF7BFFF5FBFB7FFBDFF6EDEFFEF7FBDFBF7FDF6F7DFBFFFFFFFFFFFFF",
      INIT_46 => X"0FF5C31B5FFBDF863DEC3F3619DFB87C1F6F7D83FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"BDFF79DEFFFD7EC5FB7FFDF6F7DFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE38F7B",
      INIT_48 => X"B7EFDBB7FFDF6EFDFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDFF77BFFF5FB7B5FF",
      INIT_49 => X"8F0C383FFFFFFFFF9FFFFFFFFFFFFFFFEFFFDFEFBBFFEDFB7B5FFDDFF7BEEFFF",
      INIT_4A => X"FFFFF9FFFFFFFFFFFFFFFEFFFE1DB870ECD83873B7E1F876E1C37761FD8787C1",
      INIT_4B => X"FFFFDFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_55 => X"0307F073DE0F70381CF3BEEE7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_56 => X"7779FDC6BBEEDBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDF77DE3CE0606038F9C7F",
      INIT_57 => X"EDBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEE77DEBEDF7F7DFAF8D7FCFFBFFB7DCF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFEFFFEEF7DCBEDF7F7DF2FAD7FCFFBFFB7DDF7779FDD6BBE",
      INIT_59 => X"FFFFFFEFFFF4F7DDDEDF7F7DF77AD7FCFF3FF37DDF7779F9D6BBEED3FFFFFFFF",
      INIT_5A => X"1F7DDDEE1707DF77A97FCF03F837DDF7709C1D6BBEE93FFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"7DF572B7FCFFBFFB7DDF77EDFDD4BBEEB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FBFFBBDD377C9FDD9BBEEB3FFFFFFFFFFFFFFFFFFFFFFFFFC7FFF6F7DD5EF97F",
      INIT_5D => X"99FD99BDDEB3FFFFFFFFFFFFFFFFFFFFFFFFFC7FFEEF7B96EFB7F7DE5B637FCF",
      INIT_5E => X"3FFFFFFFFFFFFFFFFFFFFFFFFFC7FFEF733BEEF77F7DEFB737FCFF3FFB99F677",
      INIT_5F => X"FFFFFFFFFFFFFFFC7FFDF787BECCF607DEFB7F7FCF07F07C3E0F739839FBE3E7",
      INIT_60 => X"FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC7FFFFF",
      INIT_63 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC7FFC000000000000000000000000",
      INIT_65 => X"000FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_15__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_15__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_15__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(15),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_15__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_15__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_15__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_15__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_15__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_15__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDB83D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFE60560FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFD0930386EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8638000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2000000009FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF980000000020FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFEB00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFAA0000000000D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"84000000000051FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF280000000000002FFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000377FFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFC10000000000000057FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFC0000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000000000002DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF940000001400000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5800002AB44000000DFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000183698000008FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE400001D3FFC0C00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFE80000B77FEE3A00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFDBC9800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001E",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00005BFFFFFDF4000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FA7FFFFDD000005FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF200004FFFFFFFF200001FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFB00000BFFFFFFFFF0000174FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"F8C00057FFFFFFFF8800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF0000078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"B5E7FFFFFFEFF9FFFFFFFFFFFFFFFFFDE7FFFEFFEFFEFFE7FFCFFFB4000BFFFF",
      INIT_22 => X"E4FFFFFFF7F8FFEFFF3FF5FFFE1FFFC0F3FEEFF2FFFD0001BFFFFFFFFFFC0000",
      INIT_23 => X"DFFF7F8A7F4FFFD7FF3D01BFF4FF6FFFB8002BFFFFFFFFFE00000F068DFA7FF7",
      INIT_24 => X"FFFE3FFE001FFB0003FFFE80029FFFFFFFFFF90001E5397FD3FFDC577FE7FF7F",
      INIT_25 => X"7FE0783FFF100013FFFFFFFFFFF0000FD7CFFE7FE8003FFE0007F80007F81EC1",
      INIT_26 => X"00023FFFFFFFFFFE400018B8FF83FF0F81FFFFF87FBD0F7FC8F87FFFD3FFC078",
      INIT_27 => X"FFFFE80007FF8FF83FD1411FFE0007F82083F31FC6FFFD3FFA594FFE9863FFF6",
      INIT_28 => X"F87F83FF8FF87FFFF87FFE8FFFF070FFFFD3FFC7F83FC9FE3FFFE0002FFFFFFF",
      INIT_29 => X"07FF0187FFE1FFFFC31FFFFD3FFC7FC3FCBFC3FFCC000D7FFFFFFFFFFE00001F",
      INIT_2A => X"1FFFF851FFFFD3FFCBFC3FCBFC3FFE4000DFFFFFFFFFFFF7FFF8FF840C3FF9FF",
      INIT_2B => X"FD3FFC3FA3FC9FC3FFE80005FFFFFFFFFFFF60007FF8FFC3FD4FF97FDFF87FFF",
      INIT_2C => X"E18A3FFD0000DFFFFFFFFFFFF7FFFEFF80003FFF7F07FA0007FFF1FFFFC01FFF",
      INIT_2D => X"03FFFFFFFFFFFEFFFFBFF90013FFFFF07FE0047FFF1FFFF607FFFFD3FFC3FA3F",
      INIT_2E => X"FFFFFFFFFF90013FFFFF87FB0047FFF1FFFFFA7FFFFD3FFC3FA3FA0013FFE800",
      INIT_2F => X"0063FF0FF07FFFB07FFF1FFFFF2FFFFFD3FFC3FA3FFC003FFF8000DFFFFFFFFF",
      INIT_30 => X"FFFF87FFF1FFFFFA7FFFFD3FFCBFC3FF9F43FFC80015FFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF2FFFFFD3FFC7FA3FEFFC3FFCC0011FFFFFFFFFFFFFFFFFFF8FFE3FF1FF87",
      INIT_32 => X"3FF87FC3FFFFC3FFCC0027FFFFFFFFFFFFFFFFFFF8DF83FF1FF9FFDFF07FFF1F",
      INIT_33 => X"FC3FFD80027FFFFFFFFFFFFFFFFFFF8FF83FD0FF97FDFF07FFF1FFFFF2FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8FF83FD17E5FFF8087FFF1FFFFF2FFF9043FFC530EFFF",
      INIT_35 => X"FFFFFFFF87F83FF1640FFE0007FFF1FFFFFA7FFC003FFE020EFFFFC3FFD00037",
      INIT_36 => X"A3FFE003FFE000FFFF8FFFFF0FFF80037FF000FFFFFE7FFD00037FFFFFFFFFFF",
      INIT_37 => X"000FFFECBFFFD87FFC005FF7EE7BFFFFEBFFC00037FFFFFFFFFFFFFFFFFFE87F",
      INIT_38 => X"FD4FFFE005FFFF2F3FFFFE3FFC80037FFFFFFFFFFFFFFFFFFED5FFBFFE7DB7FF",
      INIT_39 => X"FFFFFFFFFFFFFFD0001FFFFFFFFFFFFFFFFFFFEC5FEBFF7C1DFFA0017FFFBBFF",
      INIT_3A => X"FFFE00017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80019FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80017FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE0001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFE7FFECFDFFF80011FFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF0000DFFFFFFFFFFFF40003FFFFFFFFFFFFFFFFFFFFFE5FFBFFF898FFFFBFFF",
      INIT_42 => X"FFFFFFFE1FFF7FFFFFFFFFFFFFFFFFFFFF93F6FFFF93AFFFE7FFFFC4FFFF5FFF",
      INIT_43 => X"01FFFFFFFFFFFFFFFFFFFFF89F27FFFC267FFF6FFFFE37FFA402FFF40009BFFF",
      INIT_44 => X"FFFFFFFFFFFFCDE3FFFFD7FBFFFFFFFFCFFFFBC3EFFF20001FFFFFFFFFFFD800",
      INIT_45 => X"FCFD7FFFD75E0FFF7FFFF8FFFE860EFFDB00007FFFFFFFFFFE00005FFFFFFFFF",
      INIT_46 => X"E6FFF7FFFF8FFFF167EFFDD00017FFFFFFFFFFE00005FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFDF8EFFFA0001FFFFFFFFFFE900005FFFFFFFFFFFFFFFFFFFFFCFE3FFFECF",
      INIT_48 => X"800003FFFFFFFFFF200005FFFFFFFFFFFFFFFFFFFFFCF2AFFFBEEDDFFF7FFFF8",
      INIT_49 => X"FFFFB800005FFFFFFFFFFFFFFFFFFFFFCF73FFF98FFEFFF7FFFF8FFFFF7FEFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFCFFBFFF1AFFD7FF7FFFF8FFF9D7FEFFFD00007FFFFF",
      INIT_4B => X"FFFFFFFFFFCCE3FFFFCFCE7FF7FFFF8FFFDCFFEFFFF00000FFFFFFFFFF800005",
      INIT_4C => X"FCBFFFB3FFE7FF7FFFF8FFFFFFFEFFF880001FFFFFFFFFF000005FFFFFFFFFFF",
      INIT_4D => X"7FF7F9FF8FFFDFFFEFFFA800012FFFFFFFE8000005FFFFFFFFFFFFFFFFFFFFFC",
      INIT_4E => X"FEE7FEFFFF000024FFFFFFFE2000005FFFFFFFFFFFFFFFFFFFFFCC0DFFFF1FFF",
      INIT_4F => X"0003267FFFFFFC000005FFFFFFFFFFFFFFFFFFFFFCD65FFF5FFCE7FF7E0FF8FF",
      INIT_50 => X"EC0000005FFFFFFFFFFFFFFFFFFFFFCAA5FFF5DFCEFFF7D0FF8FFFED7FEFFFF6",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFCD41FFFFFFECFFFFC7FF8FFFDFFFEFFFF2000199FFFFF",
      INIT_52 => X"FFFFFFFFCFD1FFF23C38FFF76CFF8FFFE4E7EFFFFF80000A73FFFD08000005FF",
      INIT_53 => X"1FFFC44C2FFF4D5FF8FFFEECBEFFFFF000001DBFFFC00000005FFFFFFFFFFFFF",
      INIT_54 => X"FDCAFF8FFFE23DEFFFFE80000231838200000005FFFFFFFFFFFFFFFFFFFFFCDD",
      INIT_55 => X"DFFEFFFFE4000002C109000000005FFFFFFFFFFFFFFFFFFFFFCD91FFF9FCE1FF",
      INIT_56 => X"0000003C6000000005FFFFFFFFFFFFFFFFFFFFFDD70FFFFBDE5FFFB19FFC7FFF",
      INIT_57 => X"0000005FFFFFFFFFFFFFFFFFFFFFD8FA7FFD4CEFFFFD7BFFB4FFFCBF5FFFFF28",
      INIT_58 => X"FFFFFFFFFFFFFFFFFF1757FFC7707FFF445FFE9FFFD207FFFFFE400000171800",
      INIT_59 => X"FFFFFFFBF9FFFFF37FFFFF4FFFCBFFFFFFCFFFFF7C000000000000000000FFFF",
      INIT_5A => X"FFFFFBFFFFF5FFFCFFFFFFFCFFFFFDE000000000000000006FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFDB000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF9F",
      INIT_5C => X"FFFFFFFEB000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"10002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF380",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD300000000003E0000FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08000000001030007FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFC00000000020C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFEC40000000303C0006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000007CFC001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC72",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE200004EBFC0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1B8001787FC001AFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0FFF4CBFFC005FFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFB0B2CFDFFC00AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFB4FFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FF7FFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC447",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_16_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_16__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"EBFFFFC3FF200000BFFFE7007E17C000039FF800001BFFFFFFFFFFFFFB357FFF",
      INIT_10 => X"000003FFFC0003E07C000002FF0000007FFFFFFFFFFFF400037FFFFFFFFF3FFF",
      INIT_11 => X"007E07C000000FE0000001FFFFFFFFFFFA000002FFFFFFFFC3FFF00000001FF8",
      INIT_12 => X"003F00000007FFFFFFFFFE00000003FFFFFFFC7FFE00000001FF8000000FFF00",
      INIT_13 => X"3FFFFFFFFFC00000001FFFFFFF87FFE000000007F80000003FF00007E07C0000",
      INIT_14 => X"000000001FFFFFF87FFE000000203F00000001FC00007E07DFFFFE01C0000000",
      INIT_15 => X"FFFF87FFE09FFFF807F3FFFFD03F800007E07FFFFFF81E80000707FFFFFFFFD0",
      INIT_16 => X"FFFFF03FFFFFFF81FC03FFFFFFFFFFFFC1FFFFFFF07FFFFFFFF80000000001FF",
      INIT_17 => X"FFFC0F01FFFFFFFFFFFFFC1FFFFFFF83FFFFFFFF00000000000FFFFFF87FFE0F",
      INIT_18 => X"FFFFFFFFFFC1FFFFFFF87FFFFFFFF000000000007FFFFFC3FF81FFFFFF87FFFF",
      INIT_19 => X"07FFFFFF83FFFFFFFC000000000000FFFFF87FFC1FFFFFF47FFFFFFFC1F01FFF",
      INIT_1A => X"FFFFFF8000015E000007FFFFEFFFC1FFFFFFC7FFFFFFFC1F03FFFFFFFFFFFFFC",
      INIT_1B => X"BFF400007FFFFFFFFC1FFFFFFC7FFFFFFFC1F07FFFFFFFFFFFFFE0FFFFFFF83F",
      INIT_1C => X"FFFFFFC1FFFFFFC7FFFFFFFC1F07FFFFFFFFFFFFFC0FFFFFFF83FFFFFFF00001",
      INIT_1D => X"FFFC7FFFFFFFC1F83FFFFFFFFFFFFFC0FFFFFFF83FFFFFFE00003FFFF00003FF",
      INIT_1E => X"FC1F07FFFFFFFFFFFFFC1FFFFFFF83FFFFFFC0000FFFFF80000FFFFFFFFC1FFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFF83FFFFFFC0000FFFFFC0001FFFFFFFFC1FFFFFFC7FFFFFF",
      INIT_20 => X"FFFFFF83FFFFFF00001FFFFFF0000FFFFFFFFC1FFFFFFC7FFFFFFFC1F03FFFFF",
      INIT_21 => X"FFF00003FFFFFF00007FFFFFFFC1FFFFFFC7FFFFFFFC1F01FFFFFFFFFFFFF81F",
      INIT_22 => X"BFF00003FFFFFFFC1FFFDFFC7FBFFFCFC1F817FFFFE7FFE40101C00003F83FFF",
      INIT_23 => X"FFFFC1FF83FFC7F00001FC1FC03CFFC0FFE000003F00003F83FFFFFE0000FFF5",
      INIT_24 => X"FC7F80000FC1F8001FFC0FF4000007E00003F83FFFFFC0001FFA037F80003FFF",
      INIT_25 => X"1FE000FFC0FF0000007F00007F83FFFFF80001FF0007FE0001FFFFFFFC1FF81F",
      INIT_26 => X"E000001FC0000FF83FFFFF80001FE0003FC0001FFFFFFFC1FF81FFC7F00000FC",
      INIT_27 => X"00FF83FFFFF80003FE0000FE00007FFFFFFC1FF81FFC7F80001FC1FE801FFC0F",
      INIT_28 => X"80007FC0000FF0000FFFFFFFC1FF81FFC7FBFFFDFC1FFE01FFC0FE05FFEBFE80",
      INIT_29 => X"FF00007FFFFFFC1FF81FFC7FFFFFFFC1FFF07FFC0FC0FFFFFFFFFFFFF83FFFFF",
      INIT_2A => X"FFC1FF81FFC7FFFFFFFC1FFC03FFC0F80FFFFFFFFFFFFF83FFFFF00007FC0000",
      INIT_2B => X"7FFFFFFFC1FFC0FFFC0F81FFFFFFFFFFFFF83FFFFE00007F000008200003FFFF",
      INIT_2C => X"FC0FFFC0F83FFFFFFFFFFFFF83FFFFE00007F000000000001FFFFFFC1FF81FFC",
      INIT_2D => X"FFFFFFFFFFFFF83FFFFC00007F000000000003FFFFFFC1FF81FFC7FFFFFFFC1F",
      INIT_2E => X"FF83FFFFC00007F000000000003FFFFFFC1FF81FFC7FFFFFFFC1FF80FFFC0FC3",
      INIT_2F => X"007F000000000003FFFFFFC1FF81FFC7FFFFFFFC1FF00FFFC0FC1FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFC1FF81FFC7FFFFFFFC0FE81FFFC0F80FFFFFFFFFFFFF83FFFFC00",
      INIT_31 => X"C1FF81FFC7FFFFFFFC0FF01FFFC0FA0FFFFFFFFFFFFF83FFFFE00007F8000000",
      INIT_32 => X"FFFFFF81FC07FFFC0FE07FFFFFFFFFFFF03FFFFC00007F800000000000FFFFFF",
      INIT_33 => X"FFFFC0FE05FFFF7F00000303FFFF800003F000004200000FFFFFFC1FF81FFC7F",
      INIT_34 => X"0007F00000007FFFF800003FC0000FF00001FFFFFFC1FF81FFC7FBFFFFE81FC0",
      INIT_35 => X"0FFFFFC00007FC0001FF00001FFFFFFC1FF81FFC7F00000003F80FFFFC0FF000",
      INIT_36 => X"1FE0000FF00001FFFFFFC1FF81FFC7F80000007F80FFFFC0FF0000003E000000",
      INIT_37 => X"000FFFFFFC1FF83FF83F0000000FF01FFFFC0FF800000FF0000000FFFFF80000",
      INIT_38 => X"FFC3FF83F0000005FF83FFFFC0FFF180007C000000FFFFFFC00003FF0001FF00",
      INIT_39 => X"FFFFBFF71FFFFF67FFF8001FE7FFFFCFFFFFFC00001FF800FFF00000FFFFFFA1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFC01FFF00001FFFFFFCFFFF9FF33F7F",
      INIT_3B => X"FFFFFFFFFFFFFFF800000FFFD7FFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC000007FFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001",
      INIT_3F => X"FFFFFF9FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF8000001FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFF8FFFFF80000007FFFFBF00000FFFFFFFFFF",
      INIT_41 => X"3B9FFF7B9DFCFE7FDFDFFFFFC0000005FFFE3E00000FFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"D9EE1E787FFFFE0000000FFF03E00000FFFFFFC7E33B2FDF977F76EFBF2FFDEC",
      INIT_43 => X"FFE000000018C03E00001FFFFFFE393B92FB1F30267EC0FC66FED1E241C93F87",
      INIT_44 => X"0003C00001FFFFFFED397975DDD7E346587F36FFEDF643FFDFBDBE9F6A6AF3FF",
      INIT_45 => X"FFFFFF8BB7BF5B4BBFAEA5FCF16EEE7D373D9DFFF3CAE7E7DDBFFFFE00000000",
      INIT_46 => X"0D94C013CA79EF84DFEC130A0873903C3E4FFD83FFFFE000000000004000003F",
      INIT_47 => X"BEFF30CE7F34BFCDFF3FFCF4F7CF3FFFFF000000000000000003FFFFFFE35B38",
      INIT_48 => X"D3EF9BB7FFFF6EFFFBFFFFE000000000000000007FFFFFFCFD13BE584FF129A7",
      INIT_49 => X"EF4D3CFFFFFE000400000001003007FFFFFFDFC17BE584F17EFA7CEFF797EFB3",
      INIT_4A => X"F00030000000300F007FFFFFFC8C982C485BB921E7C0F676E4A9E264F9D72FE3",
      INIT_4B => X"20730007FFFFFFF919EF1DCEEF8F37FEBF4F77783E775FFE7ABF78FDDFD7EFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F00E7BEB2E0",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F805CA98725029CF00FFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFA000FC046C032902291100FFFFFFFFFFFFFFF",
      INIT_4F => X"00000070000000001000FC0181A0D190E9C081FFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFE000FC008DE6CF40245D83FFFFFFFC00000000008000000000000000000",
      INIT_51 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00003FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFE001FE",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF00004000000",
      INIT_54 => X"6CFCD8FFF7FCF8FF5F3EF3F76797EFF7DFE7FFFFFF80008004080A0007FFFFFF",
      INIT_55 => X"0303F077EE0738181C633CCE3FFFFFFC002D46120F2000FFFFFFFFBF379E7FFB",
      INIT_56 => X"6739FDF691CDFFFFFFFFE000342187D1001FFFFFFFF9F27BF3CE0E06039F1E7F",
      INIT_57 => X"DCFFFFFFFE004C6509377007FFFFFFFFCF6FFE3ECE7F7DF87AC3FDFF3FFB3CE6",
      INIT_58 => X"0097089141003FFFFFFFFEE6FFE9ECF7F3DFB7FC3FFFF3FF3FCDFE7FDF8A631C",
      INIT_59 => X"1FFFFFFFFFF5EFFC9EDF677DE67483FFF1FF1BFC8FF77BE0A6B1CDCFFFFFFFE0",
      INIT_5A => X"0EFFC9EC16A7DF73AB3FFF13F873C9F7703A8D693CCF7FFFFFFFC0468AC04630",
      INIT_5B => X"3DF732E7FFFFBFF3FF97F7CBF8FE93C497FFFFFFFE000000900003FFFFFFFFFF",
      INIT_5C => X"F3FFBD8DA27FBFCB49BEC97FFFFFFFF000001600003FFFFF83FFF2E7FD3EE57F",
      INIT_5D => X"1F81B9FD4CB7FFFFFFFF00000000000FFFFFFC3FFC467993EFB7F7DC0B233FFF",
      INIT_5E => X"BFFFFFFFFC0000000001FFFFFF87FFEF7999C6E76A7DE71E37FFF8BE8919F467",
      INIT_5F => X"00000000BFFFFFF87FFCF3C73E5E660FCEF3773FFF07F03A7E8633901FF9E3C3",
      INIT_60 => X"FFFF87FFDFBEF3F4CFE8FCFFBFFBFCF97F57FFCDFAFFEBFFDFFEF3E800FFFFF0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFA00000000FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF8000000DFFFFFFF87FFFFF",
      INIT_63 => X"0000000000000000000003000FFFFFFB000001FFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFA000FFFFFFFE00067FFFFFFFFC7FFC000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFF91FFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_16__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_16__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_16__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(16),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_16__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_16__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_16__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_16__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_16__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_16__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0F7DA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFBC1F9B13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFA3CFC793FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51C7FFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFF7FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFD1FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFF5FFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"5BFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFF7FFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFE3FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFD563BFFFFFF1FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFE80AC7FFFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFCBFFFFE59FF073FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFE7FFFF0CFFDE25FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFE87FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE1",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFA5FFFFFF2BFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF5BFFFFFFCFFFFF9FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF9FFFFBFFFFFFFFBFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF3FFFF3FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FD7FFFB7FFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFE7FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FAFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFEFFFFFEFFFFFFFFFFDBFFF5FFFF",
      INIT_22 => X"A1FFFFFFFFF9FFFBF17FFEFFFE9FFFB1FFFFDFFBFFF8FFFEBFFFFFFFFFF7FFFF",
      INIT_23 => X"8000BFBBFF6FFFEDFFFEEAFFD0007FFFB7FFD1FFFFFFFFFF5FFFFFC3F7FABFFF",
      INIT_24 => X"FFFC3FFE0007FF0002FFF97FFCFFFFFFFFFFFAFFFF1DB97FB7FFDFCBFFE802FF",
      INIT_25 => X"7FF07C2FFFEFFFF7FFFFFFFFFFDFFFF11FCDFC3FFC001FFE0007FC0007F81FC3",
      INIT_26 => X"FFFCFFFFFFFFFFFFFFFF9EF8DFA3FF0FE1FFEFE1FFBD877F43E83FFFE1FFA160",
      INIT_27 => X"FFFFCFFFFAFF8DFA3FF9060FFF009FFA298BFE1F43FFFE1FF8108FFEA0A2FFF1",
      INIT_28 => X"F85FA3FD9FF97FFFF1FFFE1FFFF8F8FFFFE1FF8BF83FCBFC2FFF1FFFEFFFFFFF",
      INIT_29 => X"07FFFF9FFFF1FFFF871FFFFE1FF83F83FCBFC2FFE3FFF3FFFFFFFFFFFFBFFFFF",
      INIT_2A => X"1FFFF831FFFFE1FF8BFA3FC3FC2FFF3FFF7FFFFFFFFFFFFC0007FF85FC3FD9FF",
      INIT_2B => X"FE1FF8BF83FE3FC2FFEFFFFDFFFFFFFFFFFFBFFFFFF8FFE3FF8FF0FFDFF1FFFF",
      INIT_2C => X"E0002FFF7FFF5FFFFFFFFFFFFFFFFFFF8C003FFFBF0FFE001FFFF1FFFFC03FFF",
      INIT_2D => X"F3FFFFFFFFFFFF3FFFFFF80003FFFFF2FFB001FFFF1FFFFE07FFFFE1FF8BF83F",
      INIT_2E => X"FFFFFFFFFF80003FFFFF2FFF001FFFF1FFFFF8FFFFFE1FF8BF83FE0002FFC7FF",
      INIT_2F => X"8003FF1FFAFFE071FFFF1FFFFF8FFFFFE1FF8BF83FB8002FFF7FFF3FFFFFFFFF",
      INIT_30 => X"FDFF9FFFF1FFFFF07FFFFE1FF8BFA3FFD082FFE7FFEFFFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF87FFFFE1FFC7FC7FFFFE2FFFBFFEBFFFFFFFFFFFFFFFFFFF87FA3FF0FF8F",
      INIT_32 => X"1FFC3FC7FFFFC2FFDBFFDFFFFFFFFFFFFFFFFFFFF8FFA3FF0FF1FFFFF1FFFF1F",
      INIT_33 => X"FC2FFD7FFF7FFFFFFFFFFFFFFFFFFF8DFA3FF0FF17FFFF1FFFF1FFFFF87FFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8DFA3FF0E60FFEFE9FFFF1FFFFF87FF8FA1FF86F8BFFF",
      INIT_35 => X"FFFFFFFF85FA3FF8400FFE001FFFF1FFFFF8FFF8003FFE120FFFFFC2FFDFFFEF",
      INIT_36 => X"C7FF80017FE000FFFE9FFFFF0FFFC003FF7001FFFFFE3FFDFFFE7FFFFFFFFFFF",
      INIT_37 => X"FFC7FFE5FFFFFEFFFDFFFFFB305FFFFFDFFFCFFFEFFFFFFFFFFFFFFFFFFFFC7F",
      INIT_38 => X"FF5FFFA007FFFCE7FFFFFE7FFD7FFC7FFFFFFFFFFFFFFFFFFFEFFD7FFFC5BFFF",
      INIT_39 => X"FFFFFFFFFFFFFFC7FFEFFFFFFFFFFFFFFFFFFFF87FEFFFFFCFFFF001FFFEBFFF",
      INIT_3A => X"FFFCFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFEFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFEBFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FF5FFFF6FBFFF7FFE3FFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFCFFFFF47FFFF4FFF",
      INIT_42 => X"FFFFFFFF2000BFFFFFFFFFFFFFFFFFFFFFE1F9BFFFA09FFFF67FFFEE7FFE1FDF",
      INIT_43 => X"FAFFFFFFFFFFFFFFFFFFFFFD7F9BFFF3F97FFF37FFFDDFFFCBFFFFE3FFF7FFFF",
      INIT_44 => X"FFFFFFFFFFFFD7F7BFFEFFE3FFF77FFF94FFF3FFFFFF1FFFEFFFFFFFFFFFFFFF",
      INIT_45 => X"FD5FFBFFD5219FFFF7FFFD4FFEF9DFFFF2FFFE7FFFFFFFFFFFFFFFAFFFFFFFFF",
      INIT_46 => X"F1FFFF7FFFD4FFE57CFFFFCFFFF7FFFFFFFFFFDFFFFAFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4FFFA3DFFFF9FFFE3FFFFFFFFFF8FFFFAFFFFFFFFFFFFFFFFFFFFFD5FFBFFBB2",
      INIT_48 => X"FFFFFFFFFFFFFFFF5FFFFAFFFFFFFFFFFFFFFFFFFFFD5DFBFFD8607FFFF7FFFD",
      INIT_49 => X"FFFFF7FFFFAFFFFFFFFFFFFFFFFFFFFFD55ABFFFDFCDFFFF7FFFD4FFFDFDFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFD5F2BFFFBFCC7FFF7FFFD4FFEDFDFFFFAFFFF9FFFFF",
      INIT_4B => X"FFFFFFFFFFD7BCBFFFBFEF7FFF7FFFD4FFFFFDFFFFDFFFFDFFFFFFFFFAFFFFFA",
      INIT_4C => X"4F4BFFFEFCE7FFF7FFFD4FFDFFDFFFFD7FFFDFFFFFFFFFFFFFFFAFFFFFFFFFFF",
      INIT_4D => X"FFFF76FFD4FFECFDFFFFFFFFFE7FFFFFFFDBFFFFFAFFFFFFFFFFFFFFFFFFFFFD",
      INIT_4E => X"FCFFDFFFFFFFFFDBFFFFFFFE9FFFFFAFFFFFFFFFFFFFFFFFFFFFD4A2BFFBFFCE",
      INIT_4F => X"FFFDC7FFFFFFD1FFFFFAFFFFFFFFFFFFFFFFFFFFFD4D2BFFBFFECFFFF76FFD4F",
      INIT_50 => X"E4FFFFFFAFFFFFFFFFFFFFFFFFFFFFD75ABFFBBFDD7FFF6EFFD4FFEEFDFFFFFB",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFDDBABFFFBFEDFFF76EFFD4FFCF7DFFFFE3FFFE63FFFFF",
      INIT_52 => X"FFFFFFFFDE7ABFF9EFCDFFFEC6FFD4FFCF59FFFFFD7FFFF5FFFFFE37FFFFFAFF",
      INIT_53 => X"ABFFAA0BDFFF60FFFD4FFF551FFFFFCFFFFFFAFFFFBFFFFFFFAFFFFFFFFFFFFF",
      INIT_54 => X"F7BEFFD4FFF565FFFFFE7FFFFD887CF1FFFFFFFAFFFFFFFFFFFFFFFFFFFFFDF3",
      INIT_55 => X"EFFFFFFFFBFFFFFDA412FFFFFFFFAFFFFFFFFFFFFFFFFFFFFFDEFABFFF7F6FFF",
      INIT_56 => X"FFFFFBC39FFFFFFFFAFFFFFFFFFFFFFFFFFFFFFCEFBBFFF9FF3FFF1F1FF9CFFF",
      INIT_57 => X"FFFFFFAFFFFFFFFFFFFFFFFFFFFFD5733FFE9FC3FFF3F9FFDBFFFD5FBFFFFF17",
      INIT_58 => X"FFFFFFFFFFFFFFFFFEFFEFFFFEF3FFFFCD7FFF7FFFFDF9FFFFFFBFFFFFE8E7FF",
      INIT_59 => X"FFFFFFFFFFFFFFF83FFFFDDFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFAFFFF",
      INIT_5A => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"AFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64FFFFFFFFFFC0FFFCFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFEE5FFFAFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFE5FFFFFFFFFD7CFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFD1FFFFFFFCF5CFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFB67CFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6D",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFB2BFCF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77FFCDFFFCFFEBFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B800873FFCFFB7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFDF70B7DDFFCFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFDFFFFFFCFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFBFFFFCFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBB7",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCDFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_17_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_17__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFE7FF1FFFFEBFFFE9FFBFE7DFFFFD1FEFFFFF8BFFFFFFFFFFFFE8E3BFFF",
      INIT_10 => X"000001FFFF0007E0FC000000FE0000001FFFFFFFFFFFFE0000BFFFFFFFF97FFF",
      INIT_11 => X"003E07E0000007E0000001FFFFFFFFFFFE0000017FFFFFFFC3FFF80000000FF8",
      INIT_12 => X"007F0000000FFFFFFFFFFE00000005FFFFFFFC3FFE00000001FF00000007FF80",
      INIT_13 => X"3FFFFFFFFFC000000017FFFFFFC3FFE00000000FF00000003FF00003E07C0000",
      INIT_14 => X"000000005FFFFFFC3FFE07FFFFE07F00000001FC00003E07FFFFFF01E0000000",
      INIT_15 => X"FFFFC3FFE1E0000403F40000381FC00003C07FFFFFF01F80000503FFFFFFFFE0",
      INIT_16 => X"FFFFF03FFFFFFF81FC07FFFFFFFFFFFFC1FFFFFFF07FFFFFFFF80000000000FF",
      INIT_17 => X"FFFC1F80FFFFFFFFFFFFFE1FFFFFFF03FFFFFFFF000000000007FFFFFC3FFE0F",
      INIT_18 => X"FFFFFFFFFFC1FFFFFFF87FFFFFFFF000000000007FFFFF83FFE1FFFFFF87FFFF",
      INIT_19 => X"07FFFFFF83FFFFFFF8000000000000FFFFF87FFE1FFFFFF83FFFFFFFC1F83FFF",
      INIT_1A => X"FFFFFF8000021800000FFFFFEFFFE1FFFFFF43FFFFFFFE0F03FFFFFFFFFFFFFE",
      INIT_1B => X"BFF000003FFFFEFFFE1FFFFFF43FFFFFFFE0F83FFFFFFFFFFFFFE07FFFFFF83F",
      INIT_1C => X"FFEFFFE1FFFFFF43FFFFFFFE0F83FFFFFFFFFFFFFE07FFFFFF83FFFFFFE00001",
      INIT_1D => X"FFF43FFFFFFFE0F03FFFFFFFFFFFFFC1FFFFFFF83FFFFFFE00005FFFE00001FF",
      INIT_1E => X"FE0F83FFFFFFFFFFFFFC1FFFFFFF83FFFFFF80000FFFFF80001FFFFEFFFE1FFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFF83FFFFFFC0001FFFFFC00017FFFEFFFE1FFFFFF43FFFFFF",
      INIT_20 => X"FFFFFF83FFFFFF00003FFFFFE00007FFFEFFFE1FFFFFF43FFFFFFFE0F83FFFFF",
      INIT_21 => X"FFE00007FFFFFF00007FFFEFFFE1FFFFFF43FFFFFFFE0F83FFFFFFFFFFFFFC0F",
      INIT_22 => X"BFF80001FFFEFFFE1FFFFFF43FBFFFDFE0F817FFFCE7FFD40181E00003F83FFF",
      INIT_23 => X"EFFFE1FFC3FF43F00000FE0FC03B7FC0FFD000001F00007F83FFFFFE0000FFE2",
      INIT_24 => X"F43F00000FE0FC000FFE07F0000007E00003F83FFFFFC0000FFA017FC0001FFF",
      INIT_25 => X"0FE000FFE07F000000BE00003F83FFFFF80001FF800FFE0001FFFEFFFE1FF83F",
      INIT_26 => X"E000000FFFFFFBF83FFFFFC0001FE0003FC0000FFFEFFFE1FF83FF43F00000FE",
      INIT_27 => X"FF7F83FFFFF80003FC0001FE0000FFFEFFFE1FF83FF43F80001FE0FE001FFE07",
      INIT_28 => X"80007F80001FE0000FFFEFFFE1FF83FF43F40002FE0FFA01FFE07C07FFEDFE7F",
      INIT_29 => X"FE00003FFEFFFE1FF83FF43FFFFFFFE0FFF07FFE07C07FFFFFFFFFFFF83FFFFF",
      INIT_2A => X"FFE1FF83FF43FFFFFFFE0FFE07FFE0780FFFFFFFFFFFFF83FFFFF00007F80000",
      INIT_2B => X"3FFFFFFFE0FFE07FFE0781FFFFFFFFFFFFF83FFFFE00003F00000C200003FFEF",
      INIT_2C => X"F80FFFE07C3FFFFFFFFFFFFF83FFFFE00003F000000000005FFEFFFE1FF83FF4",
      INIT_2D => X"FFFFFFFFFFFFF83FFFFE00007F000000000003FFEFFFE1FF83FF43FFFFFFFE0F",
      INIT_2E => X"FF83FFFFC00007F000000000001FFEFFFE1FF83FF43FFFFFFFE0FF81FFFE0783",
      INIT_2F => X"007F000000000003FFEFFFE1FF83FF43FFFFFFFE0FF80FFFE0781FFFFFFFFFFF",
      INIT_30 => X"00003FFEFFFE1FF83FF43FFFFFFFC0FF83FFFE0781FFFFFFFFFFFFF83FFFFC00",
      INIT_31 => X"E1FF83FF43FFFFFFFE1FF07FFFE0780FFFFFFFFFFFFF83FFFFC00007F0000000",
      INIT_32 => X"FFFFFF81FC03FFFE07E07FFFFFFFFFFFF03FFFF800007F800000000000FFEFFF",
      INIT_33 => X"7FFFE07C01FFFF7E7FFFFC03FFFFC00003F000007D00000FFEFFFE1FF83FF43F",
      INIT_34 => X"000BE0000000FFFFFC00003F800007F00000FFEFFFE1FF83FF43F80000383FC0",
      INIT_35 => X"0FFFFFC00003FC0001FF00001FFEFFFE1FF83FF43F00000003F807FFFE07F000",
      INIT_36 => X"3FE0001FF00001FFEFFFE1FF83FF43F00000003FC1FFFFE07F000000FE000000",
      INIT_37 => X"001FFEFFFC1FF81FF43F0000000FF80FFFFE07FC00000BF0000000FFFFF80000",
      INIT_38 => X"FFC3FF87F8000007FF01FFFFE0FFE480007F0000003FFFFF800001FF0003FF00",
      INIT_39 => X"00017FE77FFFFF97FFF7FFEFE000002FFFFFF800001FF8003FF00001FFEFFF81",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800001FFA01FFF00000FFEFFFC3FFC7FF83FC0",
      INIT_3B => X"FFFFFFFFFFFFFFF800000FFF5BFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFF8000007FFFFFFF00001FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF8000000FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFE3FFFFFFFFFFFFFDFFFFFC000000FFFFFBF00000FFEFFFFFFF",
      INIT_41 => X"B78F5EBBD7FC3EFFEF9FFFFF80000007FFFF3E00000FFEFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"DBE60E787FFFFC00000017FF07E00001FFEFFFEFEBBF4F9FB7BE7E4F7F8F7EFB",
      INIT_43 => X"FFE00000001E807C00003FFEFFFC3D33B2DB8D303625C8FA567E43E2C9937D83",
      INIT_44 => X"0003800003FFEFFFF93FBBAF96D70A477DFFA6EEEEFFE27D93927EDFC8769BFF",
      INIT_45 => X"FEFFFFD3FB937FCEDFBC76BCF06F6EEFEF67D93DE3EAFFFFD9BFFFFE00000000",
      INIT_46 => X"0FD4C60BC779EF0547EC1B060B97F07E0FEF7DC3FFFFE000000000001800003F",
      INIT_47 => X"9EFF765EFDBDFDBD793FFCFCFFDF3FFFFF000000000000000001FFEFFFF13BF8",
      INIT_48 => X"D7EFD9B3FFDF677AF7FFFFF000000000000002007FFEFFFCFEFBBEFDCFE13977",
      INIT_49 => X"0E0618BFFFFF000200000002006007FFEFFF9FE39BEF9CF3325779CFE305CFBB",
      INIT_4A => X"F00050000000200F007FFEFFFEA8DC3CE84E3A71F7CFF97270A16260FBD323CB",
      INIT_4B => X"430D180FFFEFFFE8DDC78CCD878FBB7E4FCFE77C76EF3FBE78BC7AF9CF9FE7FF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEF001762F6EA",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F8037AF24A65CB1D80FFFE",
      INIT_4E => X"0000000000000000000000000005000F8071A3AA477290100FFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFDFFFFFFFFFE000FC09DF82101479D981FFFEFFFA000000000000000000",
      INIT_50 => X"FFFFFF000FC0E896F6C26133581FFFEFFFDFFFFFFFFFF3FFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000007FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_52 => X"00007FFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEFFFFE",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFE00004000040",
      INIT_54 => X"F8631FFDCFF311FF5FBEF7F32787CFFFC5E7FFFFFF00000000081E0007FFFEFF",
      INIT_55 => X"0303E037FF0638383861BE7E3FFFFFF8001192108F3001FFFFEFFFDF3FBFBCF2",
      INIT_56 => X"277BFD943BCDFFFFFFFFC006022E1EB3003FFFFEFFF9F27DF3EE0E02038F0E3E",
      INIT_57 => X"DDFFFFFFFF00241953A26007FFFFEFFFE7FFBC3D8E7F3CF074C7FEFF3FF17EEF",
      INIT_58 => X"00419C9527003FFFFEFFFECFFBDBD9F7F3DFBFC97FFFFBFF9BECE677FF9843BC",
      INIT_59 => X"1FFFFFEFFFE0FFBCDDDB693CE270C3FFF53F1DBECF262FCDC4BBCD8FFFFFFFE0",
      INIT_5A => X"1F7BC8DE06E3CE73673FFF3FFADFEDFE703FDF6BBCC9FFFFFFFFC02C4EC4BC00",
      INIT_5B => X"3CE07E23FFFF3FF9FDCFA7A7FD9693CC9FFFFFFFFC000000B00003FFFFFEFFFF",
      INIT_5C => X"FBFFB58CA278FF9B893C4BFFFFFFFFE000001A00003FFFFFC3FFED67F83DFC7F",
      INIT_5D => X"8BA8989D9FFFFFFFFFFF400000000007FFFFF83FFE677BB1DF17F7CF77613FFF",
      INIT_5E => X"BFFFFFFFFC0000000000FFFFFFC3FFEF72B1C5E36A3CE71317FFF1BE5389C567",
      INIT_5F => X"00000000FFFFFFFC3FFCF7839ECCF60FDEF17F3FEF07F03E7E0F67D019FBC3C7",
      INIT_60 => X"FFFFC3FFFFFCF3E79F6EFCFFB3FBFEF67FA7FFEDF6BFD79FFFBFF3FFFEFFFFE0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFF800000000FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFE00000001FFFFFFFC3FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFE000FFFFFF8000003FFFFFFFFC3FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFA000FFFFFFFB80057FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"000FFFFFFFF39FFFFFFFFFFF9BFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_17__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_17__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_17__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(17),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_17__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_17__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_17__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_17__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_17__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_17__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF82FC9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFD9FFDCD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFB7FFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFCFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"BFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE7FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFCBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEC87FFFFFFCFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFEFFFFFFB5FF0BFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFEFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFDFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF5",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFDFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFFD7FFFFDFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFBFFFFAFFFFFFFF1FFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFDFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FDBFFFEFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFE7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFCFFFF",
      INIT_22 => X"5FFFFF000FFE000FF4FFE0FFFD1FFFEEBFFFE007FFFBFFFFDFFFFFFFFFFBFFFF",
      INIT_23 => X"CFFFBFD7FE8FFFE5FFF803FFFBFFBFFF9FFFFFFFFFFFFFFFDFFFFF0FCFFEFFFF",
      INIT_24 => X"FFFC3FFC0007FF0003FFFFFFFE3FFFFFFFFFFFFFFEF4B9FFB7FFF81FFFEFFCFF",
      INIT_25 => X"7FF1827FFFFFFFE7FFFFFFFFFFDFFFFD8787FE3FFC001FFE000FFA0007F83FE1",
      INIT_26 => X"FFFE7FFFFFFFFFFEBFFFDFF8FF87FF8060FFF019FFD3083FC2F83FFFD1FFC380",
      INIT_27 => X"FFFFEFFFFEFF8FF87FF0BF0FFF001FFC1103FF1F87FFFD1FFC5EC3FC2007FFF7",
      INIT_28 => X"F87F87FF1FF9FFFFF9FFFE9FFFF8F8FFFFD1FFCBFE3FE3FC7FFFFFFFCFFFFFFF",
      INIT_29 => X"8FFFFF9FFFE8FFFFC61FFFFD1FFCFFC3FE3FC7FFF7FFFFFFFFFFFFFFFF7FFFFF",
      INIT_2A => X"8FFFFC41FFFFD1FFC3F83FE3FC7FFEFFFF9FFFFFFFFFFFF3FFFFFF8FFC7FF0FF",
      INIT_2B => X"FD1FFC3F83FE1FC7FFE7FFF9FFFFFFFFFFFF7FFFFFF8FFE7FF4FF0FFFFF9FFFE",
      INIT_2C => X"E1027FFEFFFFFFFFFFFFFFFFFFFFFFFF84007FFFFF0FFF001FFFE8FFFFC03FFF",
      INIT_2D => X"FBFFFFFFFFFFFFFFFFFFF80007FFFFF0FFE001FFFE8FFFFE03FFFFD1FFC3F83F",
      INIT_2E => X"FFFFFFFFFF80007FFFFF0FFE001FFFE8FFFFF8FFFFFD1FFC3F83FE0007FFFFFF",
      INIT_2F => X"BF67FF4FF8FFFFF9FFFE8FFFFF0FFFFFD1FFC3F83FFC027FFDFFFF7FFFFFFFFF",
      INIT_30 => X"FFFF1FFFE8FFFFF8FFFFFD1FFC3F83FFF007FFDFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF07FFFFD1FF8FFC7FFFFC7FFFFFFF7FFFFFFFFFFFFFFFFFFF87FC7FF1FF0F",
      INIT_32 => X"1FF87F83FFFFC7FFCFFFF7FFFFFFFFFFFFFFFFFFF8FF87FF0FF97FFFF1FFFE8F",
      INIT_33 => X"FC7FFCFFFD7FFFFFFFFFFFFFFFFFFF8FF87FF1FF07FFFF1FFFE8FFFFF07FFFFD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8FF87FF8811FFE001FFFE8FFFFF07FFC061FFE52C3FFF",
      INIT_35 => X"FFFFFFFF87F87FF8420FFE001FFFE8FFFFF07FFC001FFC130FFFFFC7FFCFFFDF",
      INIT_36 => X"C7FFA003FFE0017FFE1FFFFF8FFF8003FFE001FFFFFE3FFCFFFD7FFFFFFFFFFF",
      INIT_37 => X"001FFFFCFFFFFC7FFC007FFFCEDFFFFFF3FFDFFFDFFFFFFFFFFFFFFFFFFFFCFF",
      INIT_38 => X"FFAFFFDFFBFFFDFFFFFFFDBFFCFFFF7FFFFFFFFFFFFFFFFFFFF7FD3FFD78FFFF",
      INIT_39 => X"FFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFBFFD7FFFFEFFFEFFEFFFF4FFF",
      INIT_3A => X"FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFBFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFBFFFFF07FFE7FFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FE7FFFDFFFFFFFFFFFF3FFFCFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFCD7FFFF9FFFFF1FFFFE03F",
      INIT_43 => X"FCFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFDFFF7FFFF7FFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFDFFDFFF7FFFDFFFFFFFFFFFE7FF",
      INIT_45 => X"FFFF7FFFFFFFDFFF7FFFFFFFFF7FFDFFF7FFFE7FFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_46 => X"3FFFF7FFFFFFFFFF9BDFFFDFFFE7FFFFFFFFFFCFFFFCFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFEFFFFCFF",
      INIT_48 => X"DFFFFBFFFFFFFFFFBFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF7FFFFF",
      INIT_49 => X"FFFFF3FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFEEFFDFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFF9DFCFFFF7FFFFFFFFFDFFDFFFBFFFFDFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFBFFFFFF7FFFFFFFFDDFFDFFFCFFFFCFFFFFFFFFEFFFFFC",
      INIT_4C => X"F7FFFFF9FFFFFF7FFFFFFFFEFFFDFFFDFFFFEFFFFFFFFFEFFFFFCFFFFFFFFFFF",
      INIT_4D => X"FFF7FFFFFFFFFDFFDFFFF7FFFFBFFFFFFFF9FFFFFCFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFDFFFF7FFFFAFFFFFFFF3FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_4F => X"FFFFE7FFFFFFEFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF7FFFFFFF",
      INIT_50 => X"FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFF7FFFFFFFFFFFFDFFFF1",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFBFFFFDDFDFFFF7FFFFFFFFFEFFDFFFF6FFFFEDFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFDFFFFDFFFFFDFFFFFC7FFFFFFCFF",
      INIT_53 => X"FFFFFFF7FFFFFEEFFFFFFFFBFDFFFFDFFFFFC3FFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_54 => X"FF5FFFFFFFFFFFDFFFFEFFFFFFE3FFEEFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"BFFDFFFFE7FFFFFFA447FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF7FFFFEF8FBFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFCFFFFDFFFFF5FFFFA05FFFFF7F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFCFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF4FFFCFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFE1FFFCFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFE3FFFFFFFFFF9CFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFAFFFFFFFFFEFCFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFAFCFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFD3FCF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8CFFFFE1FFCFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FFF87FFCFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFE7BB6FFFFCFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFD7FFFFFCFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFD7",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_18_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_18__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"EFFFFFE3FFBFFFFF7FFFF8FFFFFFFFFFFFBFF7FFFFDBFFFFFFFFFFFFE6707FFF",
      INIT_10 => X"000002FFFD0007E07E000002FF0000007FFFFFFFFFFFE600033FFFFFFFF8BFFF",
      INIT_11 => X"003C0FC000000FF0000000FFFFFFFFFFFC000001FFFFFFFF87FFF00000001FF0",
      INIT_12 => X"007E00000007FFFFFFFFFC00000005FFFFFFF83FFF000000007F8000000FFF80",
      INIT_13 => X"3FFFFFFFFF000000001FFFFFFF83FFF00000000FF80000003FF00003C0FC0000",
      INIT_14 => X"000000003FFFFFF83FFE07FFFFE03F80000003FC00003C0FC0000001E0000000",
      INIT_15 => X"FFFF83FFE080000307F7FFFFE03FC00003C07FFFFFF81E7FFFFC03FFFFFFFFF0",
      INIT_16 => X"FFFFF07FFFFFFFC1FC0BFFFFFFFFFFFF81FFFFFFF07FFFFFFFF80000000000FF",
      INIT_17 => X"FFFE0F81FFFFFFFFFFFFFC1FFFFFFF07FFFFFFFF80000000000FFFFFF83FFE1F",
      INIT_18 => X"FFFFFFFFFFC0FFFFFFF83FFFFFFFD000000000005FFFFF83FFA1FFFFFF83FFFF",
      INIT_19 => X"0FFFFFFF87FFFFFFF8000000000000FFFFF87FFA1FFFFFFC7FFFFFFFC1F83FFF",
      INIT_1A => X"FFFFFF800000AA000007FFFFFFFFA1FFFFFF87FFFFFFFE0F83FFFFFFFFFFFFFC",
      INIT_1B => X"3FF800007FFFFFFFFA1FFFFFF87FFFFFFFE0F03FFFFFFFFFFFFFE17FFFFFF87F",
      INIT_1C => X"FFFFFFA1FFFFFF87FFFFFFFE0F83FFFFFFFFFFFFFC17FFFFFF87FFFFFFF00001",
      INIT_1D => X"FFF87FFFFFFFE0F83FFFFFFFFFFFFFC17FFFFFF87FFFFFFC00003FFFC00003FF",
      INIT_1E => X"FE0F07FFFFFFFFFFFFFE0FFFFFFF87FFFFFFC00007FFFF00000FFFFFFFFA1FFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFF87FFFFFF80001FFFFFC0000FFFFFFFFA1FFFFFF87FFFFFF",
      INIT_20 => X"FFFFFF87FFFFFF80003FFFFFE00007FFFFFFFA1FFFFFF87FFFFFFFE0F01FFFFF",
      INIT_21 => X"FFE00007FFFFFF00007FFFFFFFA1FFFFFF87FFFFFFFE0F03FFFFFFFFFFFFFC0F",
      INIT_22 => X"7FF00001FFFFFFFA1FFDBFF87FFFFFEFE0F81FFFFCE7FF040101F00003F87FFF",
      INIT_23 => X"FFFFA1FF81FF87F00001FE0F801E7FE07FC000003E00007F87FFFFFE0000FFF6",
      INIT_24 => X"F87F80000FE0FC000FFE0FF4000007F00003F87FFFFFE0001FFE00FFC0001FFF",
      INIT_25 => X"0FE000FFE0FF0000007E00007F87FFFFF80000FF800FFC0000FFFFFFFA1FFC3F",
      INIT_26 => X"E000001FF7FFFBF87FFFFFC0001FF0003FE0000FFFFFFFA1FFC3FF87F80000FE",
      INIT_27 => X"FFFF87FFFFF80001FE0001FE0000FFFFFFFA1FFC3FF87F80000FE0FE001FFE0F",
      INIT_28 => X"80007FC0001FE0000FFFFFFFA1FFC3FF87FC0002FE0FFF01FFE0FE01FFF1FFFF",
      INIT_29 => X"FE00003FFFFFFA1FFC3FF87FFFFFFFE0FFE07FFE0FE0FFFFFFFFFFFFF87FFFFF",
      INIT_2A => X"FFA1FFC3FF87FFFFFFFE0FFC07FFE0FC1FFFFFFFFFFFFF87FFFFF00007F80000",
      INIT_2B => X"7FFFFFFFE0FFE0FFFE0F81FFFFFFFFFFFFF87FFFFF00007F800008200007FFFF",
      INIT_2C => X"F807FFE0FC1FFFFFFFFFFFFF87FFFFF00003F800000000005FFFFFFA1FFC3FF8",
      INIT_2D => X"FFFFFFFFFFFFF87FFFFC00007F800000000001FFFFFFA1FFC3FF87FFFFFFFE0F",
      INIT_2E => X"FF87FFFFC00007F000000000001FFFFFFA1FFC3FF87FFFFFFFE0FF80FFFE0FC1",
      INIT_2F => X"007F000000000001FFFFFFA1FFC3FF87FFFFFFFE0FF80FFFE0FC3FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFA1FFC3FF87FFFFFFFC0FF03FFFE0FC0FFFFFFFFFFFFF87FFFFC00",
      INIT_31 => X"A1FFC3FF87FFFFFFFE0FF07FFFE0FE1FFFFFFFFFFFFF83FFFFC00007F0000000",
      INIT_32 => X"FFFFFFC1FE03FFFE0FC07FFFFFFFFFFFF03FFFFC00007F800000000000FFFFFF",
      INIT_33 => X"FFFFE0FC0200017E00000607FFFFC00003F800007F00001FFFFFFA1FFC3FF87F",
      INIT_34 => X"0007E00000007FFFFC00007F800007F00000FFFFFFA1FFC3FF87FFFFFFE83FC0",
      INIT_35 => X"0FFFFF800007F80001FF00001FFFFFFA1FFC3FF87F80000003F80FFFFE0FF000",
      INIT_36 => X"1FC0001FF00000FFFFFFA1FFC3FF87F80000003FC0FFFFE0FF800000FF000000",
      INIT_37 => X"001FFFFFFA1FFC3FF87F8000000FF01FFFFE0FFC000007E0000001FFFFF80000",
      INIT_38 => X"FFC1FF03F8000006FF03FFFFE0FFE57FFE3E0000001FFFFFC00001FE0001FF00",
      INIT_39 => X"FFFEBFFF1FFFFDF7FFF0000FFFFFFFFFFFFFFC00001FF800FFF00001FFFFFFA1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFA01FFF00001FFFFFFDDFF99FFFBFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFC000007FF67FFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC000003FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFF9FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFF8000000FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFCFFFFF80000007FFFF7F00001FFFFFFFFFF",
      INIT_41 => X"F7DE3FF7D1FC3EFBFF9FFFFF80000003FFFE3E00000FFFFFFFFFFFFFFFFDFFFF",
      INIT_42 => X"D1E71C5A3FFFFA0000001FFF87F00000FFFFFFF7EFBABCDFC70EF76FFF9F6EEC",
      INIT_43 => X"FFE00000000E807C00003FFFFFFC38B392EF9F78B465ECF050FE0BB0E89BF907",
      INIT_44 => X"0007800001FFFFFFC8AF3974BDB9B3DB5CEF64AEEDFA66FF97FA3DCE6AC3B7FF",
      INIT_45 => X"FFFFFF9B93964BC87F37749CF55EEEFBBF6FDB7BF7F1E6EFDFBFFFFC00000000",
      INIT_46 => X"04B4861B5F7DEF06CEEC1A461F37D4FC1E7E7C83FFFFC000000000001800001F",
      INIT_47 => X"9EFE3BEEFFBCFC9DF91FFBE7EFCFBFFFFE000000000000000003FFFFFFF1F13A",
      INIT_48 => X"97EEBB13FF8F477FFFFFFFE000000000000006003FFFFFF8FC5FBECB4FF33177",
      INIT_49 => X"AE4E39BFFFFE000400000003000007FFFFFF8FCD73F4A4F733DF7DCFF31CCFFB",
      INIT_4A => X"F000000000003005007FFFFFFE3DF974E84832233FC0F877F1EB6724FB83A7F3",
      INIT_4B => X"017E1807FFFFFFECD9FE5DFD9BCF727E9F64777D76E2BFDE793CF8F7CFA7FFFE",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F0065CAC69F",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F80046B3BE534B75807FFF",
      INIT_4E => X"0000000000000000000000000000000F8056E0364A1E90080FFFFFFFFFFFFFFF",
      INIT_4F => X"00000020000000000000F801093A401069D881FFFFFFFE000000000000000000",
      INIT_50 => X"FFFFFE000FC076C445377077381FFFFFFFC0000000000C000000000000000000",
      INIT_51 => X"0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE7FFFF",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF00000000000",
      INIT_54 => X"F1F03AF9CFF8567FAF3FFEF7971DCE33CEFFFFFFFF0000C00408170007FFFFFF",
      INIT_55 => X"0107E037FE0F381818F13E6E7FFFFFFC00019CF80D3001FFFFFFFF8FFFDFFCEC",
      INIT_56 => X"623BF9CC93CFCBFFFFFFE006E8A82931001FFFFFFFFCF679F7EE0606038F9E3F",
      INIT_57 => X"F93FFFFFFE0064535195E007FFFFFFFFE67F9C9EDE7F3DF8F097FFFFBFF1BDCF",
      INIT_58 => X"0682D9906100FFFFFFFFFEE7F9CFE9F7F3CF27297FFFF3FF33DDE63FBF8D693C",
      INIT_59 => X"0FFFFFFFFFE2FF999EDF673CF7F6D3FFFA3FA73D8FA27BB4F093CFC3FFFFFFE8",
      INIT_5A => X"1F79DDEE37F3CF67EE7FFF73F373D9FA30BB0D0B3CEBBFFFFFFFC06C0D548220",
      INIT_5B => X"3CE43E17FFFFBFFBBD9BA3EBF8BF93CE9BFFFFFFFC000000B00003FFFFFFFFFF",
      INIT_5C => X"F3FF17DD2238FF8F299F79BFFFFFFFF000001400003FFFFF83FFF577B99EF57F",
      INIT_5D => X"3B98F8991E3BFFFFFFFF800000000007FFFFF83FFC4639BDEF17F7CE4B717FFF",
      INIT_5E => X"3FFFFFFFFA0000000002FFFFFF83FFCE6B93E6F27E3CCF1B33FFFEBFB90DE463",
      INIT_5F => X"000000003FFFFFF83FF9E7C3BEFE6603DEF93F7FDF03F07E7E8723F83BF9E3C7",
      INIT_60 => X"FFFF83FFFFBCF3E5CEF7FCDF97F7FEF7FFF7F7DFF3FFFFDF9FBFF3F801FFFFF8",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFE00000001FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFE0000000BFFFFFFF83FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFF000FFFFFF8000003FFFFFFFF83FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFA000FFFFFFFD0001FFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"7FFFFFFFFFF8B97FFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_18__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_18__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_18__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(18),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_18__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_18__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_18__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_18__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_18__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_18__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF40067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFD80020B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000001FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000007FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFE000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFC0000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"C0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE000000001000000000FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE0000000FFFB00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFE0000005FFFF08000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFEA000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000009",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFC0000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFE000003FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFF800000FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF00000FFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FE00000FFFFFFFFFE000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFE000007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFF",
      INIT_22 => X"FFFFFE0017FC000BFCBFF3FFFE1FFF9FBFFFE003FFFC00003FFFFFFFFFF80000",
      INIT_23 => X"C0003FCFFF1FFFF1FFF202FFFE00FFFF800003FFFFFFFFFF80000393C7FEFFFE",
      INIT_24 => X"FFFE3FFE0017FE0007FFF800017FFFFFFFFFFC00003279FFFBFFF81FFFF0017F",
      INIT_25 => X"7FE1007FFFC00007FFFFFFFFFFD0000187C7FA3FFC001FFE0017FC0007FE1FC1",
      INIT_26 => X"0001FFFFFFFFFFFE00001CF87FC3FF0020FFE0017FD1107FC1F83FFFE1FF8218",
      INIT_27 => X"FFFFF80001FF87FC3FF13F0FFE0117FE198BFF1F83FFFE1FFE5EC3FC0007FFF0",
      INIT_28 => X"F8FFC3FF8FF8FFFFF17FFE9FFFF8787FFFE1FFC3F83FE3FE7FFF00000FFFFFFF",
      INIT_29 => X"8FFFFF97FFF9FFFF871FFFFE1FFCBFC3FC3FE7FFF80003FFFFFFFFFFFF80002F",
      INIT_2A => X"9FFFF861FFFFE1FFC7F83FC3FE7FFE00001FFFFFFFFFFFF00002FF87F83FF1FF",
      INIT_2B => X"FE1FFC7F83FC1FE7FFE00003FFFFFFFFFFFFC0003FF87FC3FF5FF0FFFFF97FFF",
      INIT_2C => X"E0027FFF00003FFFFFFFFFFFFFFFFFFF80003FFFFF0FFF0017FFF9FFFFC03FFF",
      INIT_2D => X"07FFFFFFFFFFFFFFFFFFF80003FFFFF0FFF0017FFF9FFFFF03FFFFE1FFC7F83F",
      INIT_2E => X"FFFFFFFFFF80003FFFFF0FFF0017FFF9FFFFE07FFFFE1FFC7F83FF0007FFF000",
      INIT_2F => X"C0E3FFFFF8FFEFD17FFF9FFFFF87FFFFE1FFC7F83FF8007FFE00007FFFFFFFFF",
      INIT_30 => X"FFFF17FFF9FFFFF87FFFFE1FFC7F83FF9067FFE00003FFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF87FFFFE1FFCBFC7FFFFE7FFD0000FFFFFFFFFFFFFFFFFFFF8FFC3FF1FF0F",
      INIT_32 => X"1FF83F83FFFFE7FFE00007FFFFFFFFFFFFFFFFFFF87FC3FF1FF9FFFFF17FFF9F",
      INIT_33 => X"FE7FFE0000FFFFFFFFFFFFFFFFFFFF87FC3FF0FF17FFFF97FFF9FFFFF87FFFFC",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF87FC3FF17D0FFE0117FFF9FFFFF87FF8021FFE4C07FFF",
      INIT_35 => X"FFFFFFFF8FFC3FF0021FFE0017FFF9FFFFF87FFC001FFC130FFFFFE7FFE00007",
      INIT_36 => X"A7FFC007FFE0007FFF0FFFFF0FFFC003FFE001FFFFFE3FFE0000FFFFFFFFFFFF",
      INIT_37 => X"0017FFF7FFFFF8FFFA001FFFA03FFFFFFFFFE00007FFFFFFFFFFFFFFFFFFF8FF",
      INIT_38 => X"FFFFFFFFFFFFFE0FFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFB7FFBFFE81FFFF",
      INIT_39 => X"FFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFF",
      INIT_3A => X"FFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFF00009FFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FE00005FFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"00FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFE000",
      INIT_45 => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFA00007FFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEFFFFFFF80000BFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"800003FFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFC00001FFFFF",
      INIT_4B => X"FFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFE800000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFE000000FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFF000007FFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFF000001FFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"000017FFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_50 => X"F80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFF",
      INIT_52 => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000017FFFFE00000000FF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000005FFFFC00000000FFFFFFFFFFFFF",
      INIT_54 => X"F7FFFFFFFFFFFFFFFFFE00000003FFC000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFF00000002380000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD10000000000070001FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF900000000001E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFA00000000007E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"00000002FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000003FE0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000006FFE000FFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA0000DFFFE0017FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF0442FFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFEFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_19_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_19_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_19_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_19_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_19__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFEFFF000000FFFFE3FFBFF7EFFFFFBFEFFFFFE3FFFFFFFFFFFFF0703FFF",
      INIT_10 => X"000003FFFC0007C0FE000001FF0000007FFFFFFFFFFFF60003FFFFFFFFF9BFFF",
      INIT_11 => X"003E0FC000000FE0000000FFFFFFFFFFFA000003FFFFFFFF83FFF40000001FF8",
      INIT_12 => X"007E0000000FFFFFFFFFFE00000001FFFFFFFC7FFE00000001FF00000007FF00",
      INIT_13 => X"7FFFFFFFFF000000000FFFFFFFC7FFF000000007F00000003FF00003E0FC0000",
      INIT_14 => X"000000005FFFFFFC7FFE000000003F80000003FE00003E0FEFFFFF01E0000000",
      INIT_15 => X"FFFFC7FFC000000107FC0000081FC00007C0FFFFFFF81FFFFFFF03FFFFFFFFE0",
      INIT_16 => X"FFFFF07FFFFFFF81F805FFFFFFFFFFFF80FFFFFFF83FFFFFFFFC0000000001FF",
      INIT_17 => X"FFFC1F81FFFFFFFFFFFFFE0FFFFFFF87FFFFFFFF80000000000FFFFFFC7FFC0F",
      INIT_18 => X"FFFFFFFFFFE0FFFFFFF83FFFFFFFD000000000001FFFFFC7FFC1FFFFFF03FFFF",
      INIT_19 => X"1FFFFFFF83FFFFFFF8000000000000FFFFFC3FFC1FFFFFF43FFFFFFFC1F83FFF",
      INIT_1A => X"FFFFFF8000037A00000FFFFFFFFFC1FFFFFF43FFFFFFFE0F03FFFFFFFFFFFFFE",
      INIT_1B => X"FFF000003FFFFFFFFC1FFFFFF43FFFFFFFE0F83FFFFFFFFFFFFFC0FFFFFFF83F",
      INIT_1C => X"FFFFFFC1FFFFFF43FFFFFFFE0F83FFFFFFFFFFFFFE0FFFFFFF83FFFFFFF00000",
      INIT_1D => X"FFF43FFFFFFFE0F83FFFFFFFFFFFFFC0FFFFFFF83FFFFFFC00003FFFD00003FF",
      INIT_1E => X"FE0F83FFFFFFFFFFFFFE0FFFFFFF83FFFFFF80000FFFFF00000FFFFFFFFC1FFF",
      INIT_1F => X"FFFFFFFFC1FFFFFFF83FFFFFFC0001FFFFFE0000FFFFFFFFC1FFFFFF43FFFFFF",
      INIT_20 => X"FFFFFF83FFFFFF80003FFFFFF00007FFFFFFFC1FFFFFF43FFFFFFFE0F81FFFFF",
      INIT_21 => X"FFE00003FFFFFF00007FFFFFFFC1FFFFFF43FFFFFFFE0F03FFFFFFFFFFFFFC1F",
      INIT_22 => X"BFF80001FFFFFFFC1FF9BFF43F3FFFCFE0F81FFFFCE7FF7C0081E00003F83FFF",
      INIT_23 => X"FFFFC1FF81FF43F00000FE0FC00FFFE0FFE000001E00003F83FFFFFE0000FFE3",
      INIT_24 => X"F43F00001FE0FC000FFE0FF4000003E00007F83FFFFFC0000FF803FF80003FFF",
      INIT_25 => X"0FC001FFE0FF0000007E00003F83FFFFF80000FF8007FE0000FFFFFFFC1FF81F",
      INIT_26 => X"E000000FFFFFF3F83FFFFFC0003FE0003FE0001FFFFFFFC1FF81FF43F00001FE",
      INIT_27 => X"FFFF83FFFFF00003FE0000FF0000FFFFFFFC1FF81FF43F80000FE0FF001FFE0F",
      INIT_28 => X"80007FC0001FF00007FFFFFFC1FF81FF43F40003FE0FFA01FFE0FE05FFEDFFFF",
      INIT_29 => X"7F00003FFFFFFC1FF81FF43FFFFFFFE0FFE03FFE0FE0FFFFFFFFFFFFF83FFFFF",
      INIT_2A => X"FFC1FF81FF43FFFFFFFE0FFC07FFE0F80FFFFFFFFFFFFF83FFFFF00003FC0000",
      INIT_2B => X"3FFFFFFFE0FFE07FFE0FC1FFFFFFFFFFFFF83FFFFE00007F80000BC00003FFFF",
      INIT_2C => X"FC0FFFE0FC1FFFFFFFFFFFFF83FFFFF00007F000000000007FFFFFFC1FF81FF4",
      INIT_2D => X"FFFFFFFFFFFFF83FFFFE00007F000000000001FFFFFFC1FF81FF43FFFFFFFE0F",
      INIT_2E => X"FF83FFFFE00007F000000000003FFFFFFC1FF81FF43FFFFFFFE0FF80FFFE0FC1",
      INIT_2F => X"007F000000000003FFFFFFC1FF81FF43FFFFFFFE0FF81FFFE0F81FFFFFFFFFFF",
      INIT_30 => X"00002FFFFFFC1FF81FF43FFFFFFFC0FE83FFFE0FC1FFFFFFFFFFFFF83FFFFC00",
      INIT_31 => X"C1FF81FF43FFFFFFFC1FE05FFFE0FC0FFFFFFFFFFFFF83FFFFC00007F0000000",
      INIT_32 => X"FFFFFFC1FC03FFFE0FE0BFFFFFFFFFFFF03FFFFC00007F800000000000FFFFFF",
      INIT_33 => X"FFFFE0FC0000013F00000303FFFF800007F800003F00001FFFFFFC1FF81FF43F",
      INIT_34 => X"000BF00000007FFFF800007FC00007F00000FFFFFFC1FF81FF43FBFFFFF03FC0",
      INIT_35 => X"07FFFFC00003F80000FF00000FFFFFFC1FF81FF43F80000003FC07FFFE0FF000",
      INIT_36 => X"3FE0001FF00000FFFFFFC1FF81FF43F00000003F80FFFFE0FF800000BE000000",
      INIT_37 => X"000FFFFFFC1FF81FF43F00000007F01FFFFE0FFA00000BE0000000FFFFF80000",
      INIT_38 => X"FFC1FF43F8000001FF83FFFFC07FF1FFFFBF000000DFFFFF800003FF0003FF00",
      INIT_39 => X"00003FF8FFFFFD1FFFFFFFF7E000001FFFFFF800000FF8003FF00000FFFFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800000FFC00FFF00000FFFFFFE1FF81FF87F40",
      INIT_3B => X"FFFFFFFFFFFFFFF800000FFF4FFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC000007FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001",
      INIT_3F => X"FFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF9FFFFFC000000FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFF8FFFFFC0000007FFFF3F00001FFFFFFFFFF",
      INIT_41 => X"F38E5EF3F7FC7FFFFF9FFFFF80000005FFFC3E00001FFFFFFFFFFFFFFFFEFFFF",
      INIT_42 => X"C9FF1E5B3FFFFC0000000FFF03E00000FFFFFFFFCFFEBC9FFFFFF64F7F0FFFFA",
      INIT_43 => X"FFC000000011603E00003FFFFFFE1DBF964D0838B62EE4F266CEDBA6CDC9BB07",
      INIT_44 => X"0007C00001FFFFFFC53FF9FDD2F7925EE9EFF4F5E79FE7E9DFD13FDFEE4FF3FF",
      INIT_45 => X"FFFFFF8B9F935D3D7F246EBDFB7FDE6BEF65D9FDF7C9FCEFC97FFFFC00000000",
      INIT_46 => X"0DE5C11256FFFF845DE43F461F9FD4BC1FDF7CC3FFFFC000000000007000003F",
      INIT_47 => X"BFFE71DE7FFD7FD3BD5FFDFDEFCFFFFFFC000000000000000003FFFFFFF395F9",
      INIT_48 => X"C7DF9333FFDFCF78FBFFFFE000000000000004003FFFFFFD7D1BBFDDDFCF296F",
      INIT_49 => X"A64C3B3FFFFF000200000000006007FFFFFF9FCD79EDEDF73A1EFCDFE70CEFDF",
      INIT_4A => X"F000700000000001007FFFFFFED99D28D849D821AFE9FA67E4D9326DF9831BE9",
      INIT_4B => X"5802100FFFFFFFFB39DF8ECE8FCFFB7EDFC7777A36763FBD78BE71F7C7C7F000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEF0034FA2221",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F001C92176B239A1807FFF",
      INIT_4E => X"0000000000000000000000000003000FC0FC23920A3990001FFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000000000FA015508D980F91000FFFFFFFA000000000000000000",
      INIT_50 => X"FFFFFF000FE058AC8F704AF4E81FFFFFFF800000000000000000000000000000",
      INIT_51 => X"0000000000000007FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF001FF",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF00000000000",
      INIT_54 => X"F7EF99FFE7F7987E0FFFFAF7C3D7CF31C7EFFFFFFF00008000001E000FFFFFFF",
      INIT_55 => X"0307F077CF0E38301CF3BEDC7FFFFFF800214282950001FFFFFFFFFFF7FE3EF1",
      INIT_56 => X"373DFCEC31EDDBFFFFFFC001E1A730F2003FFFFFFFFDF67BE7CE0E02019F0C7F",
      INIT_57 => X"DC7FFFFFFE00405B1A34A003FFFFFFFFCE77BC1CDF7F3CFA7C87FCFFBFF13ECC",
      INIT_58 => X"06D22D896C007FFFFFFFFEE77BFDC8E7F7DFBF2C3FFFFBFF13EDFF6F9F98491E",
      INIT_59 => X"17FFFFFFFFE6F7BB9CDE717DF276C7FFF1BF193EDFF739A9E691ED8FFFFFFFF8",
      INIT_5A => X"0FFBCCCC07E7DF67A77FFFEBFE13E8FF781959291ECF7FFFFFFF004CFB886430",
      INIT_5B => X"7DE43223FFFF3FF9FF837781FDB2B3EC97FFFFFFFC000000300003FFFFFFFFFF",
      INIT_5C => X"F3FF9FCCA37B9FDF6B3E5B7FFFFFFFF000000600007FFFFFC7FFE6F79C0CFC7F",
      INIT_5D => X"99B1D1BCDE37FFFFFFFF80000000000FFFFFFC7FFC4E3B8CCF37F3DFB32D3FFF",
      INIT_5E => X"7FFFFFFFFE0000000002FFFFFFC7FFCE7B3BCCF2677DCFBB13FFFFBFE921C677",
      INIT_5F => X"00000000FFFFFFFC7FF9F3C79EDCF60BDEFB3F3FFF03E0781C0627D039F9E1C3",
      INIT_60 => X"FFFFC7FF9FFCF3F5CF6FFFFFDBFBFEFF7FF7F7CDFF7FFFDFDEFEF3E801FFFFE0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFE00000003FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFE8000000FFFFFFFFC7FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFD000FFFFFF9000002FFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"00000000006000FFFFFFF80001FFFFFFFFF83FFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"800FFFFFFFFE32FFFFFFFFFFB7FFC00000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_19__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_19__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_19__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(19),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_19__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_19__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_19__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_19__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_19__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_19__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_1__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F8000013FFBFFFFFBFFFFC00FD07F000009FE000001BFFFFFFFFFFFFFE89FFFF",
      INIT_10 => X"00000DFFFE1FF7CF7F000005FF000000FFFFFFFFFFFFF240037FFFFFFFFDBFFF",
      INIT_11 => X"00BF0FCFFFFFF7FFFFFFFFFFFFFFFFFFFCBFFFE9FFFFFFFFCFFFFB000001DFF0",
      INIT_12 => X"FF7FFFFFFFFFFFFFFFFFFD9FFFFFC3FFFFFFFE3FFF000000037F80000017FFF0",
      INIT_13 => X"FFFFFFFFFFEFFFFFFFB7FFFFFFE3FFF80000000FF8000000BFFC000BF0FCFFFF",
      INIT_14 => X"FFFFFFFE9FFFFFFE3FFF10000008BF80000083FC007E3E67CFFFFE7DE000000F",
      INIT_15 => X"FFFFE3FFD2E000068BF80000187FE08007E1FFFFFFFBFE000002FBFFFFFFFFF3",
      INIT_16 => X"FFFFF43FFFFFFF83FC09FFFFFFFFFFFFDFFFFFFFFB3FFFFFFFFEFFFFFFFFFAFF",
      INIT_17 => X"FFFC0F80FFFFFFFFFFFFFCDFFFFFFF3FFFFFFFFF7FFFFFFFFFF7FFFFFE3FFE0F",
      INIT_18 => X"FFFFFFFFFFDFFFFFFFFBBFFFFFFFD7FFFFFFFFFF7FFFFF8BFFB3FFFFFF4FFFFF",
      INIT_19 => X"EFFFFFFFBFFFFFFFF8FFFFE01FFFFBFFFFFA7FFB3FFFFFF6BFFFFFFFE0F83FFF",
      INIT_1A => X"FFFFFF7FFFECC8BFFFFFFFFFFFFFB1FFFFFF2BFFFFFFFE2F87FFFFFFFFFFFFFE",
      INIT_1B => X"FFFCFFFFFFFFFEFFFB1FFFFFF2BFFFFFFFE2FC7FFFFFFFFFFFFFEEFFFFFFFBFF",
      INIT_1C => X"FFEFFFB1FFFFFF2BFFFFFFFE2F43FFFFFFFFFFFFFEEFFFFFFFBFFFFFFFEFFFFE",
      INIT_1D => X"FFF2BFFFFFFFE2FC3FFFFFFFFFFFFFDEFFFFFFFBFFFFFFFCFFFF3FFFF7FFFFFF",
      INIT_1E => X"FE2F4BFFFFFFFFFFFFFCFFFFFFFFBFFFFFFF9FFFEFFFFF1FFFFFFFFEFFFB1FFF",
      INIT_1F => X"FFFFFFFFDDFFFFFFFBFFFFFFFFFFF8FFFFFCFFFEFFFFEFFFB1FFFFFF2BFFFFFF",
      INIT_20 => X"FFFFFFBFFFFFFF3FFFBFFFFFFFFFEFFFFEFFFB1FFFFFF2BFFFFFFFE2F47FFFFF",
      INIT_21 => X"FFFFFFF3FFFFFF3FFFBFFFEFFFB1FFFFFF2BFFFFFFFE2F07FFFFFFFFFFFFFBFF",
      INIT_22 => X"3FF9FFFDFFFEFFFB1FFA7FF2BF3FFFCFE2FC37FFFE0FFF08013FF00007FBFFFF",
      INIT_23 => X"EFFFB1FFFDFF2BF00005FE2FC09A7FDE7FD0000FFFFFFF7FBFFFFFFEFFFFFFE6",
      INIT_24 => X"F2BF80001FE2FE000FFE1FFBFFFFF3FFFFFFFBFFFFFFEFFFCFF903FFDFFF9FFF",
      INIT_25 => X"2FE003FFE1FEBFFFFF7FFFFF7FBFFFFFF9FFFDFF1FF3FCFFFEFFFEFFFB1FF83F",
      INIT_26 => X"FFC0007FEFFFFFFBFFFFFFDFFFBFFFFF5FEFFFCFFFEFFFB1FF83FF2BF80001FE",
      INIT_27 => X"003FBFFFFFF7FFFBFCFFFDFEFFFF7FFEFFFB1FF83FF2BFFFFFFFE2FFA07FFE1F",
      INIT_28 => X"BFFFBFBFFFDFF7FFEFFFEFFFB1FF83FF2BFBFFFCFE2FFA01FFE1FDF00003FE00",
      INIT_29 => X"7FFFFF3FFEFFFB1FF83FF2BFFFFFFFE2FFE0FFFE1FCF3FFFFFFFFFFFFBFFFFFF",
      INIT_2A => X"FFB1FF83FF2BFFFFFFFE2FFC03FFE1F9FFFFFFFFFFFFFFBFFFFFFFFFF7FBFFFF",
      INIT_2B => X"BFFFFFFFE2FFC1FFFE1FFFFFFFFFFFFFFFFBFFFFFEFFFFFF7FFFF837FFF3FFEF",
      INIT_2C => X"FA0FFFE1FBDFFFFFFFFFFFFFBFFFFFF7FFF3FBFFFF00FFFF9FFEFFFB1FF83FF2",
      INIT_2D => X"FFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFDFFEFFFB1FF83FF2BFFFFFFFE2F",
      INIT_2E => X"FFBBFFFFFFFFFFF7FFFFFFFFFFBFFEFFFB1FF83FF2BFFFFFFFE2FFA1FFFE1FBF",
      INIT_2F => X"FFFF7FFFFFFFFFFDFFEFFFB1FF83FF2BFFFFFFFE2FF86FFFE1FFFFFFFFFFFFFF",
      INIT_30 => X"FFFFEFFEFFFB1FF83FF2BFFFFFFFE0FF43FFFE1FDFFFFFFFFFFFFFFBFFFFFDFF",
      INIT_31 => X"B1FF83FF2BFFFFFFFC2FE09FFFE1FBCFFFFFFFFFFFFFF7FFFFFFFFF7F7FFFFFF",
      INIT_32 => X"FFFFFFE1FC03FFFE1FEFBFFFFFFFFFFFF33FFFFDFFFF3FBFFFF00FFFFCFFEFFF",
      INIT_33 => X"7FFFE1FEF000003E00000273FFFFDFFFF7F7FFFF407FFFDFFEFFFB1FF83FF2BF",
      INIT_34 => X"FFE7E000001F7FFFFFFFFF7FFFFFE7FFFFFDFFEFFFB1FF83FF2BFFFFFFF07FE0",
      INIT_35 => X"E7FFFF9FFFFFFBFFFCFFFFFFDFFEFFFB1FF83FF2BFFFFFFE01FE1FFFFE1FFFFF",
      INIT_36 => X"9FDFFFEFFFFFFFFFEFFFB1FF83FF2BF8000000BFE3FFFFE1FF9FFFFFBFFFFFFF",
      INIT_37 => X"FFEFFEFFFB5FF83FFAFF8000000FF83FFFFE1FF93FFFFFFFFFFFF8FFFFFDFFFF",
      INIT_38 => X"FFD1FFF3F400000AFF87FFFFE8FFEFFFFEBE000000DFFFFFFFFFFBFFFFF5FFFF",
      INIT_39 => X"0001FFFF9FFFFD07FFFFFFFFFFFFFFEFFFFFFFFFFFDFFDFEFFFFFFFEFFEFFF8D",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFB82FFFFFFFFFFEFFFE9FFDBFF97F40",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFF7FF07FFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFBFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"CFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF9",
      INIT_3F => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF7FFF",
      INIT_40 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFCFFFFF9FFFFFFFFFFFBFFFFFEFFEFFFFFFF",
      INIT_41 => X"77DEBFBF97FC3E7FCF9FFFFFDFFFFFF3FFFC3F7FFFCFFEFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"CDEE6C1E7FFFF9FFFFFFAFFF4BE7FFFCFFEFFFD7C73E9FDF8F6EFFEFFF9F9CFE",
      INIT_43 => X"FFDFFFFFFEA82BBFFFFFFFFEFFFDDE9B934B7A3A2D2EC5FDD7DF492B7EADF96F",
      INIT_44 => X"01FBDFFFFBFFEFFFF77F7BEFD3F5D7EB4EEFF6ECF7B272CDBBFC3D9F42FBBFFF",
      INIT_45 => X"FEFFFFE7DF967DBABFBD259DF4EFCF5D362DDDBFF7F3FCE7FFFFFFFEFFFFFFFE",
      INIT_46 => X"CFF7F7A7D27FFF76CDF573FFA853FD3FAFFEFCBFFFFFDFFFFFFFFFFF47FFFFFF",
      INIT_47 => X"BFFE79FFF933BF8DF95FFBFDFFCFFFFFFCFFFF9FFFFFFA7F9FFBFFEFFFC1FBFA",
      INIT_48 => X"6BCFDD1BFF9F767BFBFFFFE7FFF0FFFFFFFFF0FF7FFEFFFCFCBBDE7EDFA1F7A7",
      INIT_49 => X"868E7ABFFFFFFFFCDFFFFFF9FF17FFFFEFFFDFE3F7EFD5FB3B737EDFE37EE7F3",
      INIT_4A => X"FFFADA559B1D45A73FFFFEFFFF7EDA6F5BFF1FFF37C1F672F2D12A2AFFAF37E1",
      INIT_4B => X"8BBC13E7FFEFFFF91FFF3DCECF9F727FAFDDEF78F7731FBE787E75FDFF87E000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFBF179BB24D",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBF5405BAFFCDB793EFFFE",
      INIT_4E => X"0000000000000000000000000000FFFFBE9B51A94941B943DFFFEFFFFFFFFFFF",
      INIT_4F => X"00000020000000002FFFFDFD6D398D931D263CFFFEFFF8000000000000000000",
      INIT_50 => X"FFFFFE801FFF91ED361008695FDFFFEFFFC00000000008000000000000000000",
      INIT_51 => X"72C410049A504873FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_52 => X"EFFFFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFEFFFFE",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFEFFFFBFFFF7F",
      INIT_54 => X"F0FD7AFBC7E5B67E6F7DF7FFD72FFF77DEE7FFFFFFFFFC0310D01AFFF7FFFEFF",
      INIT_55 => X"DF7FEEFBDF4FF3B4F8E99F5EFFFFFFFFFF94DD4ADB4FFCFFFFEFFFBFAFBF7EFE",
      INIT_56 => X"AE7FFC8F37E4CFFFFFFFEFFFB7AA9CDCFF9FFFFEFFFFEA7FF7FEF62F2DCF9C3F",
      INIT_57 => X"4A7FFFFFFF7F94B67BC56FF3FFFFEFFFFFE7DF5CEFFFBEF1FBFFFFFF3FFF7FE5",
      INIT_58 => X"FA42EB5D28FEBFFFFEFFFFFE7DDBD8E7F3EF3F0EFFFFF3FFB7FCEEE7BFF8F13E",
      INIT_59 => X"D7FFFFEFFFFDE7DD9DDE6FBEEB71E3FFFEFF2F7F8F6F7FD59AD3E4BFFFFFFFE3",
      INIT_5A => X"4E7DE8DDC7F3EF6BE33FFF73FBF7FEF2FBFF5B597E4B7FFFFFFF1F81CFEFBB6F",
      INIT_5B => X"3EF4FF77FFFFBFF37FA7EFEFFB97D3FCD7FFFFFFFFFFDCEF497FF9FFFFFEFFFF",
      INIT_5C => X"F3FFB3AFB6FFBFFBEB7FCB7FFFFFFFEFFFFFE4FFFFFFFFFFE7FFEC67F9ADF47F",
      INIT_5D => X"BFF39CD8FEB7FFFFFFFF9FFFFE7FFFC7FFFFF8FFFEF73DAFDFC7F3EE5B25BFFF",
      INIT_5E => X"7FFFFFFFFDFFFFFFFFFEFFFFFFE3FFEFF6B5EDEF653EDF1293FFF6FE6317CDEF",
      INIT_5F => X"FFFFFFFE7FFFFFFE3FFAFFE75E5C66FFFCFBBFFFFFEFFABF1CEEE3FB3FFFF7CF",
      INIT_60 => X"FFFFE3FFFF3EF3F4DE79FCEFB7FFFEF8FF07EFDBF37983DFDE3F73E7FEFFFFE3",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFB7FFFFFFEFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFE5FFFFFD3FFFFFFFE3FFFFF",
      INIT_63 => X"0000000000000000000002800FFFFFFE4FFF93FFFFFFFFE3FFFFFFFFFFFFFFFF",
      INIT_64 => X"00000000002FFEFFFFFFFBBFEFFFFFFFFFFB7FF8000000000000000000000000",
      INIT_65 => X"800FFFFFFFF4017FFFFFFFFF83FFA00000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_97,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_1__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_1__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_1__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(1),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_1__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_1__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_96,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_1__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_1__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_1__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_40,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_1__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF8C9B4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFC4E3843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF51B7CE1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"E63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E7FFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF69FFFFFFF9FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFF87FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFF86FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFDAFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"A7FFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFD7FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFBFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFF9BFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFE33FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFF37E1FFFFFD7FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFE7242ABFFFFF8FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFB9FF893FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFDFFFFF08FFFF5DFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFECFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFF0",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFA7FFFFFDC7FFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE97FFFFFFC0FFFEFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF9FFFD7FFFFFFFF0FFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFB3FFFFFFFFB3FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FE3FFFEFFFFFFFFFE3FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFCFFF97DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF6FFFF",
      INIT_22 => X"FAFFFF0007FE000BFEBFF1FFFC5FFFFF3FFFD007FFF8FFFF9FFFFFFFFFFAFFFE",
      INIT_23 => X"D000BFFFFF2FFFCFFFEE0CFFF6006FFF87FFF3FFFFFFFFFFAFFFEFEBC7F8BFFF",
      INIT_24 => X"FFFE1FFFBFB7FFDFC6FFFFFFFDBFFFFFFFFFFBFFFEB77B7FB7FFECC7FFF003FF",
      INIT_25 => X"FFEEFB6FFFCFFFC7FFFFFFFFFFCFFFEF2797FF7FFD7EFFFEFF17F8F0FFFF17D3",
      INIT_26 => X"FFFFFFFFFFFFFFFFBFFE7BFF7FCBFF06E0FFFFFD7FAEEFFFEAFDFFFFD1FFA86A",
      INIT_27 => X"FFFFEBFFFFFFF7FCBFF106BFFE0117FC380FFE7FCFFFFD1FF88027FD0006FFFE",
      INIT_28 => X"FF7FCBFF9FFC7FFFFD7FFE9FFFF6737FFFD1FFC7F93FE9FC6FFFBFFFEFFFFFFF",
      INIT_29 => X"AFFF0157FFF8FFFF1B5FFFFD1FFD7FDBFC3FC6FFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0FFFFFD9FFFFD1FF97FFBFCBFC6FFEBFFF9FFFFFFFFFFFFC0002FFF7F8BFFFFF",
      INIT_2B => X"FD1FF97FFBFC9FE6FFEBFFF1FFFFFFFFFFFFBFFFFFFF7FCBFF3FF67FFFF77FFF",
      INIT_2C => X"FE796FFEFFFFBFFFFFFFFFFFFFFFFFFFF001BFFFFF67FF0057FFF8FFFFCBDFFF",
      INIT_2D => X"EBFFFFFFFFFFFFFFFFFFFFC07BFFFFF47FF7F57FFF8FFFFFE3FFFFD1FF97FFBF",
      INIT_2E => X"FFFFFFFFFFFC03BFFFFF47FE00D7FFF8FFFFF27FFFFD1FF97FFBFE3FB6FFFFFF",
      INIT_2F => X"FFCBFF4FF07FEFD17FFF8FFFFFEFFFFFD1FF97FFBFFF036FFCFFFEBFFFFFFFFF",
      INIT_30 => X"FFFF17FFF8FFFFF77FFFFD1FFD7FFBFFFF86FFF7FFEFFFFFFFFFFFFFFFFFFFFE",
      INIT_31 => X"FFFFE7FFFFF1FFC7FEBFFFFE6FFCFFFF7FFFFFFFFFFFFFFFFFFFF7F8BFF6FFA7",
      INIT_32 => X"1FF97FA7FFFFC6FFFBFFCFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFBFFFFF77FFF8F",
      INIT_33 => X"FE6FFD7FFCFFFFFFFFFFFFFFFFFFFFF7FCBFF7FF67FFFFD7FFF8FFFFF67FFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFF7FCBFF7D6DFFE0197FFF8FFFFFE7FFA039FF9CA57FFF",
      INIT_35 => X"FFFFFFFFF7FCBFF2958FFF00B7FFF0FFFFFE7FFC009FFF7E27FFFFC6FFC7FFDF",
      INIT_36 => X"DFFFF779FFFFFDFFFFFFFFFF7FFF9FFBFFF5F3FFFFFE3FFD7FFE7FFFFFFFFFFF",
      INIT_37 => X"8037FFE8FFFFFB7FFC005FFF8D5FFFFFEFFFC7FFD7FFFFFFFFFFFFFFFFFFFCFF",
      INIT_38 => X"FFEFFFFFFFFFFDFFFFFFFFBFFDFFFC7FFFFFFFFFFFFFFFFFFFC7FABFFD5C6FFF",
      INIT_39 => X"FFFFFFFFFFFFFFDFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFF7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE3FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFBFFFFF07FFEBFFFBFFFFFFFFFFFFA0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFBFFFBFFFFFFFFFFFF40005FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDEFFFFEFFF",
      INIT_42 => X"FFFFFFFFDFFFCFFFFFFFFFFFFFFFFFFFFFF7FF7FFFC05FFFFDFFFFCD7FFF9F9F",
      INIT_43 => X"FEFFFFFFFFFFFFFFFFFFFFFD7F43FFF971FFFF9FFFFDBFFFF403FFF4FFFDFFFF",
      INIT_44 => X"FFFFFFFFFFFFF9F3FFFF306FFFFDFFFFF5FFFCFDFFFFCFFFCFFFFFFFFFFFE5FF",
      INIT_45 => X"FCDFFFFFEEE4BFFFDFFFFE5FFFA613FFFAFFF97FFFFFFFFFFF3FFFEFFFFFFFFF",
      INIT_46 => X"D3FFFDFFFFE5FFF53A3FFFFFFFC7FFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"5FFE9FD3FFEDFFFE7FFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFCDF7FFFD5F",
      INIT_48 => X"BFFFFBFFFFFFFFFFCFFFFEFFFFFFFFFFFFFFFFFFFFFCDEBFFFDB743FFFDFFFFE",
      INIT_49 => X"FFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFCDF2FFFEDFD0FFFDFFFFE5FFE6FF3FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFCD9FFFFE3FFC7FFDFFFFE5FFECFF3FFFCFFFFBFFFFF",
      INIT_4B => X"FFFFFFFFFFCDF4FFFF3FFDFFFDFFFFE5FFE7FF3FFFC3FFF8FFFFFFFFFF5FFFFE",
      INIT_4C => X"D9CFFFA7FEDFFFDFFFFE5FFF3FF3FFFE3FFFE7FFFFFFFFD1FFFFEFFFFFFFFFFF",
      INIT_4D => X"FFFDFEFFE5FFC7FF3FFFEFFFFE7FFFFFFFEABFFFFEFFFFFFFFFFFFFFFFFFFFFC",
      INIT_4E => X"FEEFF3FFFF3FFFD3FFFFFFFF37FFFFEFFFFFFFFFFFFFFFFFFFFFCF5CFFFEFFFC",
      INIT_4F => X"FFFDC77FFFFFD57FFFFEFFFFFFFFFFFFFFFFFFFFFCF5CFFF97FFEFFFDFAFFE5F",
      INIT_50 => X"FBEFFFFFEFFFFFFFFFFFFFFFFFFFFFC75CFFFF3FE4FFFBF7FFE5FFEDFF3FFFF6",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFCB3CFFFFFFD6FFFDF4FFE5FFFEFF3FFFFAFFFE89FFFFF",
      INIT_52 => X"FFFFFFFFCBFCFFF51EF9FFF1EDFFE5FFECFF3FFFF83FFF9077FFFD03FFFFFEFF",
      INIT_53 => X"CFFF98F83FFF87DFFE5FFF3513FFFFE3FFFFFFFFFF93FFFFFFEFFFFFFFFFFFFF",
      INIT_54 => X"F299FFE5FFFE233FFFFFBFFFFE09FEB03FFFFFFEFFFFFFFFFFFFFFFFFFFFFCF5",
      INIT_55 => X"ABFBFFFFEBFFFFFE7B2DDFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFCFFFF79E7FF",
      INIT_56 => X"FFFFFC8C5FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFEFFFF58F7FFF6B5FFF3FFF",
      INIT_57 => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFFDFF97FFEC73FFFFA0FFFD1FFFE3FDFFFFFC7",
      INIT_58 => X"FFFFFFFFFFFFFFFFFF3FC7FFFEF3FFFFE8FFFE3FFFFE01FFFFFC7FFFFFFFDDFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFEFFFF",
      INIT_5A => X"FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFCFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"27FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67F",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFE17FF8FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEC5FFFFFFFFFEAE7FF8FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFEA3FFFFFFFEEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFF39FFFFFFDB7E7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"EFFFF7FFFE7FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EBFFFFE8FFE7",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF887FFE97FFE7FEFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAD01203FFE7FC7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF07F3FFFFE7FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFE737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FF3FFFFE6CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE61F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_2_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFE000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFE0000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000007FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE00000003FFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFC0000003FFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFF80000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFE000001FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFF000001FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFE00000BFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FE000007FFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF0000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFF",
      INIT_22 => X"82FFFF001FFC000FFCFFE2FFFE3FFFE0FFFFC003FFFC00001FFFFFFFFFF00000",
      INIT_23 => X"8000FFAFFF0FFFF5FFFFF7FFF000BFFFC00003FFFFFFFFFF8000032FC7FEBFFF",
      INIT_24 => X"FFFF3FFC0017FE0003FFF800007FFFFFFFFFFC000032F97FBBFFEFC7FFE0007F",
      INIT_25 => X"FFE1003FFFC0000FFFFFFFFFFFF00003778FFA7FFC003FFE0007FA0007FC3FE3",
      INIT_26 => X"0000FFFFFFFFFFFE000039FCFF87FF07E1FFE0087FB110BFE1FC3FFFF1FFE1F8",
      INIT_27 => X"FFFFF80001FFCFF87FF8430FFF0007FE090FFE0F8FFFFF1FFC618BFE0003FFF8",
      INIT_28 => X"FCFF87FF8FF1FFFFF87FFF8FFFF8F87FFFF1FFC3FC7FC3FC3FFF00001FFFFFFF",
      INIT_29 => X"17FFFF07FFE8FFFF071FFFFF1FFCBFA7FE3FC3FFF00003FFFFFFFFFFFF00003F",
      INIT_2A => X"8FFFFC41FFFFF1FFC3FE7FE3FC3FFF00003FFFFFFFFFFFF80003FFCFF87FF9FF",
      INIT_2B => X"FF1FFC3FE7FC1FC3FFF00003FFFFFFFFFFFFC0002FFCFFC7FFBFF97FFFF07FFE",
      INIT_2C => X"E1003FFE00003FFFFFFFFFFFFFFFFFFFC0007FFFFF97FF0007FFE8FFFFC03FFF",
      INIT_2D => X"03FFFFFFFFFFFFFFFFFFFC0007FFFFF97FF0007FFE8FFFFE03FFFFF1FFC3FE7F",
      INIT_2E => X"FFFFFFFFFFC0007FFFFF97FE0007FFE8FFFFF0FFFFFF1FFC3FE7FE0003FFE000",
      INIT_2F => X"4027FF9FF17FFFF07FFE8FFFFF07FFFFF1FFC3FE7FFC003FFE00003FFFFFFFFF",
      INIT_30 => X"FFFF87FFE8FFFFF8FFFFFF1FFC3FE7FFCFE3FFE00007FFFFFFFFFFFFFFFFFFFC",
      INIT_31 => X"FFFF8FFFFFF1FFCBFA3FFFFC3FFF00007FFFFFFFFFFFFFFFFFFFCFF87FF0FF17",
      INIT_32 => X"1FFC3FC3FFFFC3FFE00007FFFFFFFFFFFFFFFFFFFCFF87FF0FF07FFFF87FFE8F",
      INIT_33 => X"FC3FFE00007FFFFFFFFFFFFFFFFFFFCFF87FF1FF9FFFFF87FFE8FFFFF8FFFFFD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFCFF87FF0400FFE0087FFE8FFFFF8FFFC011FF82083FFF",
      INIT_35 => X"FFFFFFFFCFF87FF83C1FFE0007FFE8FFFFF8FFFC001FFC0C0FFFFFC3FFE00007",
      INIT_36 => X"A3FFC001FFE0007FFE8FFFFF87FFC001FFF000FFFFFE3FFE00007FFFFFFFFFFF",
      INIT_37 => X"FFFFFFE0FFFFFA7FF9FFBFFF809FFFFFC3FFE00007FFFFFFFFFFFFFFFFFFF87F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFF8FF83FFC80FFFF",
      INIT_39 => X"FFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFE00003FFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF00007FFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFF000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFF00001FFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFF80000FFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"C00003FFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFF800001",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFC000001FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFF000001FFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000FFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"F80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFF00000001FF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFF000000001FFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFE00000007FF8000000001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFF00000002000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000020001FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000F0001FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF100000000001E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFC00000000003E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"00000003FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000007FE0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFE000FFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000DFFFE001FFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF8001FFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_20_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_20_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_20_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_20_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_20__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"C7FFFFFBFF7FFFFF7FFFF7FF7CE7DFFFFF5FEFFFFFDFFFFFFFFFFFFFF8F8FFFF",
      INIT_10 => X"000000FFFF0007E0FE000001FE0000001FFFFFFFFFFFF800007FFFFFFFF9FFFF",
      INIT_11 => X"003E0FC0000007F0000000FFFFFFFFFFFC000000FFFFFFFFC7FFF80000003FF8",
      INIT_12 => X"007F00000007FFFFFFFFFD00000001FFFFFFFC7FFF00000000FF00000007FF80",
      INIT_13 => X"7FFFFFFFFFC000000007FFFFFFC7FFE00000000FF00000003FE00003E0FC0000",
      INIT_14 => X"000000003FFFFFFC7FFC000000007F80000001FC00003E0FC0000003F0000000",
      INIT_15 => X"FFFFC7FFE07FFFFF03FBFFFFF83FC00007E0FFFFFFF81E00000303FFFFFFFFF0",
      INIT_16 => X"FFFFF07FFFFFFF81FC07FFFFFFFFFFFF81FFFFFFF83FFFFFFFFC0000000000FF",
      INIT_17 => X"FFFE1F00FFFFFFFFFFFFFE0FFFFFFF87FFFFFFFF00000000000FFFFFFC7FFE1F",
      INIT_18 => X"FFFFFFFFFFC1FFFFFFF87FFFFFFFE000000000001FFFFFC7FFC1FFFFFF83FFFF",
      INIT_19 => X"0FFFFFFF87FFFFFFFC000000000000FFFFFC7FFC1FFFFFF83FFFFFFFC0F01FFF",
      INIT_1A => X"FFFFFF0000027600000FFFFFEFFFC1FFFFFF83FFFFFFFE1F03FFFFFFFFFFFFFE",
      INIT_1B => X"7FF000007FFFFFFFFC1FFFFFF83FFFFFFFE1F83FFFFFFFFFFFFFE0FFFFFFF87F",
      INIT_1C => X"FFFFFFC1FFFFFF83FFFFFFFE1F03FFFFFFFFFFFFFE0FFFFFFF87FFFFFFE00000",
      INIT_1D => X"FFF83FFFFFFFE1F03FFFFFFFFFFFFFE0FFFFFFF87FFFFFFE00005FFFE00003FF",
      INIT_1E => X"FE1F87FFFFFFFFFFFFFE1FFFFFFF87FFFFFFC00007FFFF00000FFFFFFFFC1FFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFF87FFFFFF80001FFFFFE0000FFFFFFFFC1FFFFFF83FFFFFF",
      INIT_20 => X"FFFFFF87FFFFFF00001FFFFFE0000FFFFFFFFC1FFFFFF83FFFFFFFE1F81FFFFF",
      INIT_21 => X"FFF00007FFFFFF00007FFFFFFFC1FFFFFF83FFFFFFFE1F83FFFFFFFFFFFFF81F",
      INIT_22 => X"7FF80003FFFFFFFC1FFC3FF83FFFFFFFE1F80FFFFE0FFF03FF81E00003F87FFF",
      INIT_23 => X"FFFFC1FFC3FF83F00000FE1FC021FFC07FD000001F00003F87FFFFFE00007FE9",
      INIT_24 => X"F83F00000FE1FC001FFC07F0000003F00003F87FFFFFE0001FF800FFC0003FFF",
      INIT_25 => X"1FE001FFC07F0000007F00003F87FFFFFC0001FF000FFE0000FFFFFFFC1FFC3F",
      INIT_26 => X"E000001FF00007F87FFFFF80001FE0003FE0001FFFFFFFC1FFC3FF83F00000FE",
      INIT_27 => X"003F87FFFFF00001FE0001FF00007FFFFFFC1FFC3FF83F80000FE1FE001FFC07",
      INIT_28 => X"00007FC0001FE0000FFFFFFFC1FFC3FF83FC0003FE1FFE01FFC07E01FFE9FE00",
      INIT_29 => X"7F00007FFFFFFC1FFC3FF83FFFFFFFE1FFE07FFC07C03FFFFFFFFFFFF87FFFFF",
      INIT_2A => X"FFC1FFC3FF83FFFFFFFE1FFC07FFC0781FFFFFFFFFFFFF87FFFFF00007F80000",
      INIT_2B => X"3FFFFFFFE1FFE0FFFC07C1FFFFFFFFFFFFF87FFFFF00003F80000BF00003FFFF",
      INIT_2C => X"F80FFFC0781FFFFFFFFFFFFF87FFFFE00003F800000000007FFFFFFC1FFC3FF8",
      INIT_2D => X"FFFFFFFFFFFFF87FFFFE00007F800000000003FFFFFFC1FFC3FF83FFFFFFFE1F",
      INIT_2E => X"FF87FFFFE00007F000000000003FFFFFFC1FFC3FF83FFFFFFFE1FF80FFFC0783",
      INIT_2F => X"007F000000000003FFFFFFC1FFC3FF83FFFFFFFE1FF01FFFC07C1FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFC1FFC3FF83FFFFFFFC1FF03FFFC07C1FFFFFFFFFFFFF87FFFFE00",
      INIT_31 => X"C1FFC3FF83FFFFFFFE1FF03FFFC0781FFFFFFFFFFFFF83FFFFE00007F8000000",
      INIT_32 => X"FFFFFF81FC03FFFC07C0BFFFFFFFFFFFF07FFFFC00003F000000000000FFFFFF",
      INIT_33 => X"FFFFC07C03FFFE3E00000007FFFFC00003F800003E00001FFFFFFC1FFC3FF83F",
      INIT_34 => X"0003E00000007FFFF800007F800007F00000FFFFFFC1FFC3FF83F7FFFFF03FE0",
      INIT_35 => X"07FFFF800003FC0001FF00001FFFFFFC1FFC3FF83F80000001F80FFFFC07E000",
      INIT_36 => X"1FE0001FF00001FFFFFFC1FFC3FF83F00000007F80FFFFC07F0000003F000000",
      INIT_37 => X"001FFFFFFC1FFC3FF83F00000007F80FFFFC07F8000003F0000001FFFFFC0000",
      INIT_38 => X"FF83FF83F8000001FF01FFFFC07FEA0000BE0000005FFFFFC00001FE0001FF00",
      INIT_39 => X"FFFF7FE87FFFFEE7FFFFFFFFFFFFFFEFFFFFFC00001FF0007FF00001FFFFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFC00FFF00000FFFFFFFFFFFDFFFFF3F",
      INIT_3B => X"FFFFFFFFFFFFFFFC00000FFFC3FFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC000007FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001",
      INIT_3F => X"FFFFFF9FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFC000001FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFF8000000FFFFFFF00000FFFFFFFFFF",
      INIT_41 => X"7FFF3F3FB9FFFF7BCFEFFFFF80000007FFFD7F00000FFFFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"C3F61E197FFFF800000007FF47E00001FFFFFFC7D77B5FFFFF9F7FFFBFFF1DED",
      INIT_43 => X"FFE000000000C07C00001FFFFFFE1C3780F999706677C0F0704EC3E065C13907",
      INIT_44 => X"0007800003FFFFFFF83DB9F4F5F3F356F8DFE6E7EFD3E3F9FFFF3FAEE6F7F3FF",
      INIT_45 => X"FFFFFFCBBB9FCF9F3F36ECBFFE4E7EDD3E3DBBFFF7FEEEE7DF3FFFFE00000000",
      INIT_46 => X"0CE5811356FBDF86F7EC32720EBFF87E2EEFFCC7FFFFE000000000006000003F",
      INIT_47 => X"FDFF736EFD303DD7F97FFEEEE7DF3FFFFC000000000000000003FFFFFFF1B7B9",
      INIT_48 => X"13DFB197FFEECEF9F3FFFFE000000000000000007FFFFFF9FC3BBE4C5F1F356F",
      INIT_49 => X"8F0C1C7FFFFE000200000002007003FFFFFF9FCBF1E4CDFB3B9EF9FFF714C7D3",
      INIT_4A => X"F000200000000001007FFFFFFC39D82AFC58B16177E0F873E1E16631FDD38FC7",
      INIT_4B => X"3B6B0007FFFFFFEA3BDE8CCCCFDF727E9FCEFF7A32F71FFFFCBC78F7EFC7E000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F00A4247422",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F8037CAE7703CD91807FFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000F805E213A520091000FFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFC000FC018822C0A0895800FFFFFFF9FFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFE000FE001C239110A89301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFEFFEFE",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFE00004000080",
      INIT_54 => X"EF603DF9F7F0177FFF7DF9F3BFDFEFBBEEF7FFFFFF00008000000B0007FFFFFF",
      INIT_55 => X"0307F077FF0F301018719C6E3FFFFFFC003DCEFACF3001FFFFFFFFBF37DF7FFF",
      INIT_56 => X"323BFCBEB3E5DFFFFFFFC00204213AF1003FFFFFFFFDE67DE3CC0602038F8EFE",
      INIT_57 => X"5CFFFFFFFF004C7A4996B003FFFFFFFFEEE7BE3FCE7F3CF276C3FCFF3FF3FCC4",
      INIT_58 => X"04D2203B4B00BFFFFFFFFECE7BF9FDF7F3DFAFEC3FFFF3FFBFCDF32FFFC94B3E",
      INIT_59 => X"17FFFFFFFFE3E7BDDFDF673DE2F087FFFF3FF3FC8FF37F9CE6B3E5D7FFFFFFF8",
      INIT_5A => X"0E7BCCFE1763DF67263FFFEBF63FC8FF383F0D493E4D7FFFFFFF804BBC469C10",
      INIT_5B => X"3DE53ED3FFFF3FF3BDC7F3EBF89CB1E4B7FFFFFFFE000001000003FFFFFEFFFF",
      INIT_5C => X"F3FF3BDDA33AFF89893CC97FFFFFFFE000001700007FFFFFC7FFF4E7BD7FFC7F",
      INIT_5D => X"1FB0F0B99F77FFFFFFFF800000000007FFFFFC7FFEE63988FF37F3DE3F333FFF",
      INIT_5E => X"BFFFFFFFFE0000000001FFFFFFC7FFEF7231CFE37F3DE71617FFF6BFE319D773",
      INIT_5F => X"00000000FFFFFFFC7FF9E7C7BEDC6607CCFB7F7FCF03E07C3C8F23D81FFBC3E7",
      INIT_60 => X"FFFFC7FFDF3FFFEEDF70FDCFB7F7FDF0FF0FEFCBF67983BFBF7F7FE7FEFFFFE0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFA00000003FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF0000000BFFFFFFFC7FFFFF",
      INIT_63 => X"0000000000000000000002000FFFFFF8000003FFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFF000FFFFFFFB800FFFFFFFFFFC7FFC000000000000000000000000",
      INIT_65 => X"7FEFFFFFFFF5457FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_20__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_20__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_20__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(20),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_20__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_20__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_20__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_20__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_20__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_20__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"01FFFEFFEFFFFFF7FB7FFDFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"DFFF7FD3FEEFFFDBFFE40DFFF3FF7FFFFFFFFFFFFFFFFFFFFFFFFF2BBFFD7FFF",
      INIT_24 => X"FFFC1FFC000FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFBA7FE3FFD037FFEFFF7F",
      INIT_25 => X"7FE0FC7FFFBFFFFFFFFFFFFFFFEFFFFF17CFFC7FF8001FFE0007FC0003FE3FE1",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFEFCFFE7FF07C0FFEFF07FEE0F7FE0F87FFFC3FFC3F0",
      INIT_27 => X"FFFFF7FFFFFFCFFE7FF0FD1FFEFF87FDE1F7FE0F03FFFC3FFC3F07FC1FE7FFFF",
      INIT_28 => X"FCFFE7FF1FF07FFFF87FFF0FFFF0F0FFFFC3FFC7FC7FE3FE7FFFFFFFFFFFFFFF",
      INIT_29 => X"87FFFF87FFF0FFFFC30FFFFC3FFC7F87FC3FE7FFFFFFFDFFFFFFFFFFFFFFFFDF",
      INIT_2A => X"0FFFF861FFFFC3FFCFF87FC3FE7FFFFFFFFFFFFFFFFFFFFFFFFDFFCFFE7FF0FF",
      INIT_2B => X"FC3FFCFF87FC1FE7FFFFFFFFFFFFFFFFFFFFBFFFDFFCFFE7FF8FF87FFFF07FFF",
      INIT_2C => X"E0FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFF87FE0007FFF0FFFFC03FFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFC0007FFFFF87FE0007FFF0FFFFE03FFFFC3FFCFF87F",
      INIT_2E => X"FFFFFFFFFFC0007FFFFF87FE0007FFF0FFFFE07FFFFC3FFCFF87FF0007FFFFFF",
      INIT_2F => X"FF87FF8FF87FFFF87FFF0FFFFF8FFFFFC3FFCFF87FF8007FFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFF87FFF0FFFFF8FFFFFC3FFCFF87FFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_31 => X"FFFF8FFFFFC3FFC7F87FFFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFCFFE7FF0FF87",
      INIT_32 => X"3FF83F83FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE7FF1FF87FFFF87FFF0F",
      INIT_33 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE7FF0FF0FFFFF87FFF0FFFFF8FFFFFE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFCFFE7FF0400FFEFF87FFF0FFFFF8FFFBFC3FF8604FFFF",
      INIT_35 => X"FFFFFFFFCFFE7FF0000FFE0007FFF0FFFFF8FFFC003FFC0007FFFFE7FFFFFFFF",
      INIT_36 => X"C7FFC003FFE0007FFF0FFFFF8FFFC001FFE000FFFFFC7FFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"0007FFF9FFFFF8FFFC003FFF407FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFCFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE7FFD00BFFF",
      INIT_39 => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF3FFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_21_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_21_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_21_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_21_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_21__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"D800001BFFFFFFFF3FFFF1FFFFFFFFFFFFFFEFFFFFDFFFFFFFFFFFFFED75BFFF",
      INIT_10 => X"000003FFFE0003C07E000000FE0000001FFFFFFFFFFFE400013FFFFFFFFEFFFF",
      INIT_11 => X"007C07C0000007E0000000FFFFFFFFFFFE000003FFFFFFFFC3FFF80000001FF0",
      INIT_12 => X"007E0000000FFFFFFFFFFC00000001FFFFFFFC3FFF00000000FF80000007FF80",
      INIT_13 => X"7FFFFFFFFF4000000017FFFFFFC3FFF00000000FF80000003FF00007C07C0000",
      INIT_14 => X"000000003FFFFFFC3FFC000000003F00000003FC00007C07C0000001E0000000",
      INIT_15 => X"FFFFC3FFC0FFFFFE07F00000083F800003C07FFFFFF01E00000203FFFFFFFFE0",
      INIT_16 => X"FFFFF07FFFFFFFC1FC0BFFFFFFFFFFFFC0FFFFFFF83FFFFFFFFC0000000001FF",
      INIT_17 => X"FFFE1F81FFFFFFFFFFFFFC0FFFFFFF87FFFFFFFF00000000000FFFFFFC3FFE0F",
      INIT_18 => X"FFFFFFFFFFE1FFFFFFF87FFFFFFFE000000000003FFFFFC3FFE1FFFFFF87FFFF",
      INIT_19 => X"1FFFFFFF87FFFFFFF8000000000000FFFFFC3FFE1FFFFFF87FFFFFFFC1F01FFF",
      INIT_1A => X"FFFFFF80000106000007FFFFEFFFE1FFFFFF87FFFFFFFE1F03FFFFFFFFFFFFFC",
      INIT_1B => X"7FF000003FFFFFFFFE1FFFFFF87FFFFFFFE1F83FFFFFFFFFFFFFC1FFFFFFF87F",
      INIT_1C => X"FFFFFFE1FFFFFF87FFFFFFFE1F87FFFFFFFFFFFFFC1FFFFFFF87FFFFFFF00001",
      INIT_1D => X"FFF87FFFFFFFE1F87FFFFFFFFFFFFFC1FFFFFFF87FFFFFFC00003FFFC00003FF",
      INIT_1E => X"FE1F87FFFFFFFFFFFFFE1FFFFFFF87FFFFFFC0000FFFFF00001FFFFFFFFE1FFF",
      INIT_1F => X"FFFFFFFFE0FFFFFFF87FFFFFF80001FFFFFE0000FFFFFFFFE1FFFFFF87FFFFFF",
      INIT_20 => X"FFFFFF87FFFFFF00001FFFFFE0000FFFFFFFFE1FFFFFF87FFFFFFFE1F03FFFFF",
      INIT_21 => X"FFF00003FFFFFF80003FFFFFFFE1FFFFFF87FFFFFFFE1F83FFFFFFFFFFFFFC0F",
      INIT_22 => X"7FF80003FFFFFFFE1FFC1FF87FFFFFEFE1F817FFFE0FFFC7FF01E00007F87FFF",
      INIT_23 => X"FFFFE1FFC1FF87F80000FE1F807EFFE0FFE000001E00007F87FFFFFE00007FF3",
      INIT_24 => X"F87F80000FE1FC000FFE0FFC000007E00007F87FFFFFC0001FFA00FFC0003FFF",
      INIT_25 => X"1FC001FFE0FE000000FE00007F87FFFFF80000FF0003FE0000FFFFFFFE1FFC1F",
      INIT_26 => X"E000001FE00007F87FFFFFC0001FF0003FC0000FFFFFFFE1FFC1FF87F80000FE",
      INIT_27 => X"FFFF87FFFFF00003FE0000FF0000FFFFFFFE1FFC1FF87F00000FE1FF803FFE0F",
      INIT_28 => X"00003F80000FE0000FFFFFFFE1FFC1FF87FBFFFDFE1FF801FFE0FE02001BFFFF",
      INIT_29 => X"FF00007FFFFFFE1FFC1FF87FFFFFFFE1FFE07FFE0FE0FFFFFFFFFFFFF87FFFFF",
      INIT_2A => X"FFE1FFC1FF87FFFFFFFE1FFC03FFE0FC1FFFFFFFFFFFFF87FFFFF00007F80000",
      INIT_2B => X"7FFFFFFFE1FFC07FFE0F81FFFFFFFFFFFFF87FFFFF00007F000004100007FFFF",
      INIT_2C => X"FC0FFFE0F83FFFFFFFFFFFFF87FFFFF00007F000000000003FFFFFFE1FFC1FF8",
      INIT_2D => X"FFFFFFFFFFFFF87FFFFC00007F000000000001FFFFFFE1FFC1FF87FFFFFFFE1F",
      INIT_2E => X"FF87FFFFC00007F000000000003FFFFFFE1FFC1FF87FFFFFFFE1FF81FFFE0F83",
      INIT_2F => X"007F000000000001FFFFFFE1FFC1FF87FFFFFFFE1FF01FFFE0F81FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFE1FFC1FF87FFFFFFFC1FF03FFFE0F80FFFFFFFFFFFFF87FFFFE00",
      INIT_31 => X"E1FFC1FF87FFFFFFFE1FF03FFFE0FC1FFFFFFFFFFFFF03FFFFC00007F0000000",
      INIT_32 => X"FFFFFF81FE07FFFE0FC0FFFFFFFFFFFFF83FFFF800007F000000000000FFFFFF",
      INIT_33 => X"7FFFE0FE000000FFFFFFFC07FFFFC00007F00000BE00000FFFFFFE1FFC1FF87F",
      INIT_34 => X"0007E00000007FFFFC00007F80000FF00000FFFFFFE1FFC1FF87F7FFFFF83FC0",
      INIT_35 => X"07FFFF800007F80000FF00000FFFFFFE1FFC1FF87F00000003FC0FFFFE0FF000",
      INIT_36 => X"3FE0000FF00001FFFFFFE1FFC1FF87F80000003F81FFFFE0FF8000007E000000",
      INIT_37 => X"000FFFFFFE1FFC1FF87F8000000FF00FFFFE0FFA000007E0000001FFFFFC0000",
      INIT_38 => X"FFC1FF87F0000003FF81FFFFE0FFEC00007E0000003FFFFF800001FF0001FF00",
      INIT_39 => X"FFFF7FF7BFFFFDFFFFFFFFFFFFFFFFEFFFFFF800000FF0003FF00000FFFFFFE1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800001FFE00FFF00000FFFFFFC1FFC3FF83FFF",
      INIT_3B => X"FFFFFFFFFFFFFFF800000FFF3BFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFF8000003FFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFF8000001FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFE3FFFFFFFFFFFFFDFFFFFC000000FFFFFBF00000FFFFFFFFFF",
      INIT_41 => X"7F8E3E7FFFFC3FFFFF87FFFF80000003FFFE3F00001FFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"C3FE1C383FFFFC00000017FF03E00000FFFFFFFFE7FF1FFF8FFFFFFF3F0F9FFC",
      INIT_43 => X"FFC000000017603E00001FFFFFFE183F90D90C387625C1F0606E43B0E1C13907",
      INIT_44 => X"0003800003FFFFFFFC3BB9EE95F9F76B68EFF6EEE7B677FDF39F7F9EC6FDFFFF",
      INIT_45 => X"FFFFFFCBFB9EE91F9FB5B69EFF6EEE7B6F7D9B39F3F9EEF7CFFFFFFC00000000",
      INIT_46 => X"0E95C21B4B7BEF064EE436460E33947E1EEE7C87FFFFE000000000007800001F",
      INIT_47 => X"FEFF78EE7B7C7DEF3B3FF9EEF7CFFFFFFE000000000000000001FFFFFFE197B9",
      INIT_48 => X"B7DFBB13FF9ECF7DFFFFFFE000000000000004007FFFFFFDFE3BBFEADFB7B5B7",
      INIT_49 => X"664D1B7FFFFF000000000000002003FFFFFFDFC7BBFEB5F93B137DEFF72FEFB7",
      INIT_4A => X"F00010000000200D007FFFFFFEDCB9665CDB322327C8F76765DB276CFFD3B7F9",
      INIT_4B => X"2990100FFFFFFFF5B9CF6CFFF7FF727F4FBCF73DB3FEFFBCFF7FBFFBF7BFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F000470A6AA",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F8015F1CC662597980FFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FC0BA40A8283991000FFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000002000FC01860089A0990801FFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFE000FC014B011B04199A81FFFFFFF800000000000000000000000000000",
      INIT_51 => X"0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00003FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFEFFFFF",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF00000000000",
      INIT_54 => X"EEE03DF9FFE03F7FFF3CF1F7BBCFCFFBECE7FFFFFF8000400404020007FFFFFF",
      INIT_55 => X"0103E037CF0F703818639E4C3FFFFFF800308E529D0001FFFFFFFFFF279F7CEF",
      INIT_56 => X"777FF99631E6C7FFFFFFE00308EC2970001FFFFFFFF9E779E7DE0E06039F9E7E",
      INIT_57 => X"687FFFFFFE0000120AB62003FFFFFFFFEF77DEBDCF7F7DF072D3FEFFBFF33FCE",
      INIT_58 => X"0000E40A20007FFFFFFFFE4F7DEBD9F7F7CFAFE83FDFF3FF33FCF76FFFDA6B1E",
      INIT_59 => X"0FFFFFFFFFE5F7DD9DCF607CF27C97FDF0BF8B3FDFB77F85D6B1E697FFFFFFF0",
      INIT_5A => X"0F7DD9DE17E7CF676D7FDFE3FEB3FDFB70BF5F6B1E7F7FFFFFFFC00041C09000",
      INIT_5B => X"7CE13E77FDFF3FF33EDFB7C3FDF691E797FFFFFFFE000000000001FFFFFEFFFF",
      INIT_5C => X"F3FF338CB37CFFDB49BEF37FFFFFFFF000001400003FFFFFC3FFE4F7D81DFD7F",
      INIT_5D => X"9FB5F8BDDC37FFFFFFFF80000000000FFFFFFC3FFE6779AFDFB7F7CEB7B97FDF",
      INIT_5E => X"FFFFFFFFFE0000000003FFFFFFC3FFCE7191EDE36F7CE73233FDFEBFE3B1E077",
      INIT_5F => X"000000007FFFFFFC3FF8F3CB3ECC760FCCF93F7FDF07F03A3E0F67B81BF9C1C7",
      INIT_60 => X"FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFE8",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFC00000000FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFF80000007FFFFFFFC3FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFE000FFFFFFD000006FFFFFFFFC3FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE000FFFFFFFD0004FFFFFFFFFC3FFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"000FFFFFFFF98CFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_21__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_21__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_21__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(21),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_21__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_21__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_21__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_21__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_21__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_21__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"E0003FC7FE1FFFE1FFF803FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFE1FFE000FFE0007FFFFFFFFFFFFFFFFFFFFFFFFF9FCFFC3FFC00BFFE000FF",
      INIT_25 => X"FFE0007FFFFFFFFFFFFFFFFFFFFFFFFFD787FC7FFC003FFE000FFC0003FC1FC1",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFDF87FC7FF8000FFE000FFC0003FE1F83FFFE1FFC000",
      INIT_27 => X"FFFFFFFFFFFF87FC7FF07E0FFFFF0FFFF1FFFE1F87FFFE1FF87FC7FE1FC7FFFF",
      INIT_28 => X"F87FC7FF8FF0FFFFF0FFFF0FFFF8F07FFFE1FFC7F83FC3FC7FFFFFFFFFFFFFFF",
      INIT_29 => X"0FFFFF0FFFF0FFFF871FFFFE1FFC7FC3FC3FC7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0FFFFC01FFFFE1FFC7FC3FC3FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF8FF",
      INIT_2B => X"FE1FFC7FC3FE3FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF0FF0FFFFF8FFFF",
      INIT_2C => X"E1FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFF0FFF000FFFF0FFFFC01FFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFF80007FFFFF0FFF000FFFF0FFFFF03FFFFE1FFC7FC3F",
      INIT_2E => X"FFFFFFFFFF80007FFFFF0FFF000FFFF0FFFFF07FFFFE1FFC7FC3FF0007FFFFFF",
      INIT_2F => X"7FC7FF7FF0FFFFF0FFFF0FFFFF0FFFFFE1FFC7FC3FF8007FFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFF0FFFF0FFFFF0FFFFFE1FFC7FC3FFC007FFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF0FFFFFE1FFC7FC3FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF1FF0F",
      INIT_32 => X"1FF87F87FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF1FF0FFFFF0FFFF0F",
      INIT_33 => X"FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FF1FF8FFFFF0FFFF0FFFFF0FFFFFE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF87FC7FF83E1FFE008FFFF0FFFFF0FFFC001FFC1F07FFF",
      INIT_35 => X"FFFFFFFF87FC7FF0001FFE000FFFF0FFFFF0FFFC001FFE000FFFFFC7FFFFFFFF",
      INIT_36 => X"C7FFC001FFE000FFFF0FFFFF0FFFC001FFE001FFFFFC7FFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFEFFFFF7FFFBFFDFFF7FDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF87F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFE",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_81,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_82,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_83,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_84,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_85,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_86,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_87,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_88,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_89,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_90,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_91,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_92,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_93,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_94,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_22_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_22_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_22_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_22_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_22__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F000000FFF800000FFFFFA003C0FE00000BFF0000037FFFFFFFFFFFFF18C7FFF",
      INIT_10 => X"000000FFFE0003C0FC000000FE0000001FFFFFFFFFFFF000007FFFFFFFFC7FFF",
      INIT_11 => X"003C0FE000000FE0000001FFFFFFFFFFFC000001FFFFFFFF87FFFC0000003FF0",
      INIT_12 => X"003E0000000FFFFFFFFFFF00000007FFFFFFF87FFF00000000FF0000000FFF00",
      INIT_13 => X"7FFFFFFFFF800000000FFFFFFF87FFE000000007F00000007FF00003C0FE0000",
      INIT_14 => X"000000007FFFFFF87FFE000000007F00000001FC00003C0FE0000001E0000000",
      INIT_15 => X"FFFF87FFE07FFFFE07F80000001FC00003C0FFFFFFF01FFFFFFD03FFFFFFFFF0",
      INIT_16 => X"FFFFF83FFFFFFF81F803FFFFFFFFFFFFC0FFFFFFF87FFFFFFFF80000000000FF",
      INIT_17 => X"FFFC1F81FFFFFFFFFFFFFE1FFFFFFF83FFFFFFFF800000000007FFFFF87FFC1F",
      INIT_18 => X"FFFFFFFFFFC0FFFFFFF83FFFFFFFE000000000003FFFFF87FFC1FFFFFF83FFFF",
      INIT_19 => X"0FFFFFFF83FFFFFFFC000000000001FFFFF87FFC1FFFFFF83FFFFFFFE1F03FFF",
      INIT_1A => X"FFFFFF00000104000007FFFFFFFFC1FFFFFF83FFFFFFFC1F83FFFFFFFFFFFFFE",
      INIT_1B => X"7FFC00003FFFFEFFFC1FFFFFF83FFFFFFFC1F07FFFFFFFFFFFFFE0FFFFFFF83F",
      INIT_1C => X"FFEFFFC1FFFFFF83FFFFFFFC1F07FFFFFFFFFFFFFE0FFFFFFF83FFFFFFE00000",
      INIT_1D => X"FFF83FFFFFFFC1F07FFFFFFFFFFFFFE0FFFFFFF83FFFFFFE00001FFFF00001FF",
      INIT_1E => X"FC1F03FFFFFFFFFFFFFE0FFFFFFF83FFFFFFC0000FFFFF80001FFFFEFFFC1FFF",
      INIT_1F => X"FFFFFFFFC1FFFFFFF83FFFFFF80000FFFFFC0000FFFFEFFFC1FFFFFF83FFFFFF",
      INIT_20 => X"FFFFFF83FFFFFF80003FFFFFF00007FFFEFFFC1FFFFFF83FFFFFFFC1F83FFFFF",
      INIT_21 => X"FFE00007FFFFFF00003FFFEFFFC1FFFFFF83FFFFFFFC1F01FFFFFFFFFFFFFC0F",
      INIT_22 => X"3FF80003FFFEFFFC1FF83FF83F00001FC1F80FFFFE07FF87FF01E00003F83FFF",
      INIT_23 => X"EFFFC1FF83FF83F00001FC1FC020FFE07FC000001E00003F83FFFFFE00007FF3",
      INIT_24 => X"F83F00001FC1FC000FFE07F8000003E00003F83FFFFFE0000FFC00FF80001FFF",
      INIT_25 => X"1FE000FFE07F0000007E00003F83FFFFFC0001FF8007FC0001FFFEFFFC1FF83F",
      INIT_26 => X"E000001FE00003F83FFFFF80003FE0001FE0000FFFEFFFC1FF83FF83F00001FC",
      INIT_27 => X"FFFF83FFFFF80003FC0001FE00007FFEFFFC1FF83FF83F00001FC1FF001FFE07",
      INIT_28 => X"80003F80000FE00007FFEFFFC1FF83FF83FFFFFFFC1FF803FFE07E000003FFFF",
      INIT_29 => X"7F00007FFEFFFC1FF83FF83FFFFFFFC1FFF03FFE07C0FFFFFFFFFFFFF83FFFFF",
      INIT_2A => X"FFC1FF83FF83FFFFFFFC1FFE07FFE07C1FFFFFFFFFFFFF83FFFFF00007F80000",
      INIT_2B => X"3FFFFFFFC1FFC0FFFE07C1FFFFFFFFFFFFF83FFFFF00003F000000000007FFEF",
      INIT_2C => X"F80FFFE07C1FFFFFFFFFFFFF83FFFFE00007F800000000003FFEFFFC1FF83FF8",
      INIT_2D => X"FFFFFFFFFFFFF83FFFFE00007F000000000003FFEFFFC1FF83FF83FFFFFFFC1F",
      INIT_2E => X"FF83FFFFC00007F000000000003FFEFFFC1FF83FF83FFFFFFFC1FF81FFFE07C1",
      INIT_2F => X"007F000000000001FFEFFFC1FF83FF83FFFFFFFC1FF01FFFE07C1FFFFFFFFFFF",
      INIT_30 => X"00001FFEFFFC1FF83FF83FFFFFFFE1FF03FFFE07C1FFFFFFFFFFFFF83FFFFC00",
      INIT_31 => X"C1FF83FF83FFFFFFFC1FF03FFFE07C0FFFFFFFFFFFFF87FFFFC00007F0000000",
      INIT_32 => X"FFFFFF81FE03FFFE07E07FFFFFFFFFFFF07FFFFC00007F800000000001FFEFFF",
      INIT_33 => X"7FFFE07E0000007FFFFFFE03FFFF800003F000003E00000FFEFFFC1FF83FF83F",
      INIT_34 => X"0007E00000007FFFF800007F800007F00000FFEFFFC1FF83FF83FFFFFFF01FE0",
      INIT_35 => X"0FFFFF800003F80000FF00001FFEFFFC1FF83FF83F00000001FC07FFFE07F000",
      INIT_36 => X"3FC0001FF00000FFEFFFC1FF83FF83F00000007FC0FFFFE07F8000007E000000",
      INIT_37 => X"000FFEFFFC1FF83FF83F0000000FF81FFFFE07FC000007E0000000FFFFFC0000",
      INIT_38 => X"FF83FF83F0000000FF03FFFFE07FF800007E0000007FFFFFC00003FE0003FF00",
      INIT_39 => X"0000FFF03FFFFE0FFFFFFFFFE000001FFFFFFC00001FF8007FF00000FFEFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00000FF800FFF00000FFEFFFFFFFFFFFFFF80",
      INIT_3B => X"FFFFFFFFFFFFFFFC00000FFF7FFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC000007FFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFF8000000FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFDFFFFF8000000FFFFF3F00000FFEFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFF3E00000FFEFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"C1F60C387FFFFC00000007FFC3F00001FFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_43 => X"FFC000000010403C00001FFEFFFC3817A06F9830663EC1F860CE81606181F98F",
      INIT_44 => X"0003800001FFEFFFFDBF3BFFFCFBFA4FFDCFF4FCEFFE77E9DF9F3FDE6EF9F3FF",
      INIT_45 => X"FEFFFFD3F3BFFF4FBFA7FCFCFF4FCEFFE77CB9F9F3FDE7E7DF3FFFFE00000000",
      INIT_46 => X"0FF4C31A5FF9CF861CEC3E36199F98FC1E7E7D83FFFFC000000000005000001F",
      INIT_47 => X"BCFF7DCEFFF87CC5F97FFDE7E7DF3FFFFE000000000000000003FFEFFFC3873B",
      INIT_48 => X"B7CF93B7FFDE6EFDF3FFFFF000000000000004003FFEFFFDFF339FFE4FA7A5FF",
      INIT_49 => X"8F0E383FFFFE000000000000002003FFEFFFDFCFB3FFE4FB7A3FF9CFF73ECFFF",
      INIT_4A => X"F000300000003007807FFEFFFE0DF8306CCC3071FFE6F876E081F761FD8383C1",
      INIT_4B => X"2A01080FFFEFFFF1BFEF1FDD87CFBFFF3F0EEFBC7E761FDEFC7C30F9CF87FFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F001002AE8A",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F809D4E83BA0AF5300FFFE",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000FC0D5C3065C6E90981FFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFF000FC011C3A9900691181FFFEFFFBFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFF000FC0E37CEE4E38F6501FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000003FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF000FE",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF00000000000",
      INIT_54 => X"F2FFFFFFEFFFF0FF07FFFFFFC7ABFF7FFFFFFFFFFF000040000C1E0007FFFEFF",
      INIT_55 => X"0307F073DE0730183C733CEC3FFFFFFC001DCCE0592000FFFFEFFFDFFFFFFFF0",
      INIT_56 => X"7379F9869BCEDBFFFFFFC0034FEF84D2001FFFFEFFFDF77DE3EE0706018F0C7F",
      INIT_57 => X"EDBFFFFFFE00247A5041E003FFFFEFFFEE77DC1ECE7F3CF0F1D7FDFFBFF37DE7",
      INIT_58 => X"024225A542007FFFFEFFFEE77DCBEDE7F3CF6FAD7FCFF3FF37DCF7379F9861BC",
      INIT_59 => X"0FFFFFEFFFE0F7DDDECE7F3CF37A93FCFF3FF37DDF7379B9D49BCE9BFFFFFFF0",
      INIT_5A => X"1F7D9DEE2613CE77A93FCF13F937DDF7305C9D29BCE9BFFFFFFF8025DE9E7C20",
      INIT_5B => X"3CF63233FCFF3FF37DDF73EDF9D59BCE9BFFFFFFFC000001A00001FFFFFFFFFF",
      INIT_5C => X"F3FF3BCC333C9F9D89BEEBBFFFFFFFF000000800007FFFFF87FFF6F7DD9EF87F",
      INIT_5D => X"99CD91BD5EBBFFFFFFFF000000000007FFFFF87FFE667B96EF87F3CE5B613FCF",
      INIT_5E => X"3FFFFFFFFC0000000001FFFFFF87FFEF703BCEF6703CCF3633FCF13F1B81D073",
      INIT_5F => X"000000003FFFFFF87FFCF787BEECE707CEF97F7FCF03F03C7C1F339819FBC1E3",
      INIT_60 => X"FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFF0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFF800000000FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFE00000003FFFFFFF87FFFFF",
      INIT_63 => X"0000000000000000000000000FFFFFFC000003FFFFFFFF87FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFF000FFFFFFFA0002FFFFFFFFF87FFC000000000000000000000000",
      INIT_65 => X"000FFFFFFFFE03FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_81,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_82,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_83,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_84,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_85,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_86,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_87,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_88,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_89,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_90,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_91,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_92,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_93,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_94,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_22__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_22__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_22__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(22),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_22__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_22__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_22__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_22__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_22__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_22__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"C0007F83FE1FFFE3FFF001FFF8003FFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFF",
      INIT_24 => X"FFFE3FFE000FFF0003FFFFFFFFFFFFFFFFFFFFFFFFF6787FC7FFE007FFE000FF",
      INIT_25 => X"7FE0003FFFFFFFFFFFFFFFFFFFFFFFFFAF87FC3FF8001FFE000FFC0007FC3FC3",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFF87FC3FF8001FFE000FFC0007FE1FC3FFFE3FFC000",
      INIT_27 => X"FFFFFFFFFFFF87FC3FF8FF0FFFFF8FFFF0FFFF0F87FFFE3FFC3F87FE3FC3FFFF",
      INIT_28 => X"F87FC3FF0FF8FFFFF8FFFF1FFFF070FFFFE3FF87FC7FE3FC3FFFFFFFFFFFFFFF",
      INIT_29 => X"8FFFFF8FFFF1FFFF860FFFFE3FF87FC7FE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"1FFFFC21FFFFE3FF87FC7FE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC3FF0FF",
      INIT_2B => X"FE3FF87FC7FE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC3FFFFF8FFFFF8FFFF",
      INIT_2C => X"E0003FFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFF8FFE000FFFF1FFFFE03FFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFF80003FFFFF8FFE000FFFF1FFFFE07FFFFE3FF87FC7F",
      INIT_2E => X"FFFFFFFFFF80003FFFFF8FFE000FFFF1FFFFF07FFFFE3FF87FC7FE0003FFFFFF",
      INIT_2F => X"7FC3FFFFF8FFFFF8FFFF1FFFFF8FFFFFE3FF87FC7FF0003FFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFF8FFFF1FFFFF8FFFFFE3FF87FC7FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_31 => X"FFFF8FFFFFE3FF87FC7FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC3FF0FF8F",
      INIT_32 => X"3FFC7FC7FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC3FF0FF8FFFFF8FFFF1F",
      INIT_33 => X"FC3FFFFFFFFFFFFFFFFFFFFFFFFFFF87FC3FF0FF0FFFFF8FFFF1FFFFF8FFFFFE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF87FC3FF0FF0FFFFF0FFFF1FFFFF8FFFFFE3FFC3F87FFF",
      INIT_35 => X"FFFFFFFF87FC3FF8001FFE000FFFF1FFFFF8FFF8003FFC0007FFFFC3FFFFFFFF",
      INIT_36 => X"C3FF8003FFE000FFFF1FFFFF8FFF8003FFE000FFFFFC3FFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"000FFFF1FFFFF8FFFC003FFF803FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF87F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FFE007FFE",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_81,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_82,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_83,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_84,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_85,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_86,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_87,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_88,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_89,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_90,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_91,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_92,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_93,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_94,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_23_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_23_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_23_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_23_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_23__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"E0000007FFFFFFFFFFFFFC007E0FC000007FE000000FFFFFFFFFFFFFFE03FFFF",
      INIT_10 => X"000001FFFC0007E0FC000001FE0000003FFFFFFFFFFFF80000FFFFFFFFFC7FFF",
      INIT_11 => X"007E0FC0000007E0000000FFFFFFFFFFF8000000FFFFFFFFC7FFF80000001FF8",
      INIT_12 => X"003E00000007FFFFFFFFFE00000003FFFFFFFC7FFF00000000FF80000007FF80",
      INIT_13 => X"7FFFFFFFFF800000000FFFFFFFC7FFE000000007F80000003FE00007E0FC0000",
      INIT_14 => X"000000003FFFFFFC7FFE000000007F80000003FE00007E0FC0000003E0000000",
      INIT_15 => X"FFFFC7FFC0FFFFFF03FFFFFFF01FC00007E0FFFFFFF81FFFFFFE07FFFFFFFFE0",
      INIT_16 => X"FFFFF83FFFFFFFC1F807FFFFFFFFFFFFC1FFFFFFF03FFFFFFFFC0000000001FF",
      INIT_17 => X"FFFC1F80FFFFFFFFFFFFFC0FFFFFFF83FFFFFFFF000000000007FFFFFC7FFC1F",
      INIT_18 => X"FFFFFFFFFFE0FFFFFFF83FFFFFFFE000000000003FFFFFC7FFC1FFFFFF83FFFF",
      INIT_19 => X"0FFFFFFF83FFFFFFFC000000000001FFFFFC7FFC1FFFFFF83FFFFFFFC1F81FFF",
      INIT_1A => X"FFFFFF800000F800000FFFFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFE",
      INIT_1B => X"FFF800007FFFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFE0FFFFFFF83F",
      INIT_1C => X"FFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFE0FFFFFFF83FFFFFFF00000",
      INIT_1D => X"FFF83FFFFFFFC1F03FFFFFFFFFFFFFE0FFFFFFF83FFFFFFE00003FFFE00003FF",
      INIT_1E => X"FC1F03FFFFFFFFFFFFFC0FFFFFFF83FFFFFFC00007FFFF80001FFFFEFFFC1FFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFF83FFFFFF80001FFFFFC0000FFFFEFFFC1FFFFFF83FFFFFF",
      INIT_20 => X"FFFFFF83FFFFFF00003FFFFFE00007FFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFF",
      INIT_21 => X"FFF00007FFFFFF00007FFFEFFFC1FFFFFF83FFFFFFFC1F81FFFFFFFFFFFFF81F",
      INIT_22 => X"FFF80003FFFEFFFC1FFC1FF83F80001FC1F80FFFFC0FFFF80001E00003F83FFF",
      INIT_23 => X"EFFFC1FFC1FF83F80001FC1F801FFFC0FFE000003E00003F83FFFFFE0000FFFC",
      INIT_24 => X"F83F80001FC1FC000FFC0FF8000003E00003F83FFFFFC0000FFC01FFC0001FFF",
      INIT_25 => X"1FE001FFC0FF0000007E00003F83FFFFFC0001FF0007FC0001FFFEFFFC1FFC1F",
      INIT_26 => X"E000000FE00003F83FFFFF80001FE0003FE0000FFFEFFFC1FFC1FF83F80001FC",
      INIT_27 => X"FFFF83FFFFF80003FC0001FE0000FFFEFFFC1FFC1FF83F80001FC1FF001FFC0F",
      INIT_28 => X"00003FC0000FF00007FFEFFFC1FFC1FF83FFFFFFFC1FFC03FFC0FC000007FFFF",
      INIT_29 => X"FF00007FFEFFFC1FFC1FF83FFFFFFFC1FFE03FFC0FC07FFFFFFFFFFFF83FFFFF",
      INIT_2A => X"FFC1FFC1FF83FFFFFFFC1FFE07FFC0FC0FFFFFFFFFFFFF83FFFFF00003F80000",
      INIT_2B => X"3FFFFFFFC1FFC07FFC0FC1FFFFFFFFFFFFF83FFFFE00007F800007F00003FFEF",
      INIT_2C => X"FC0FFFC0FC1FFFFFFFFFFFFF83FFFFE00007F000000000003FFEFFFC1FFC1FF8",
      INIT_2D => X"FFFFFFFFFFFFF83FFFFE00007F000000000003FFEFFFC1FFC1FF83FFFFFFFC1F",
      INIT_2E => X"FF83FFFFE00007F000000000001FFEFFFC1FFC1FF83FFFFFFFC1FF80FFFC0FC1",
      INIT_2F => X"007F000000000001FFEFFFC1FFC1FF83FFFFFFFC1FF81FFFC0FC1FFFFFFFFFFF",
      INIT_30 => X"00001FFEFFFC1FFC1FF83FFFFFFFC1FF01FFFC0FC1FFFFFFFFFFFFF83FFFFC00",
      INIT_31 => X"C1FFC1FF83FFFFFFFC1FE03FFFC0FC0FFFFFFFFFFFFF83FFFFC00007F0000000",
      INIT_32 => X"FFFFFFC1FE07FFFC0FC07FFFFFFFFFFFF03FFFFC00007F000000000001FFEFFF",
      INIT_33 => X"7FFFC0FE0000007E00000007FFFFC00007F800004100001FFEFFFC1FFC1FF83F",
      INIT_34 => X"0007E00000007FFFFC00003F80000FF00001FFEFFFC1FFC1FF83F80000001FC0",
      INIT_35 => X"0FFFFFC00003FC0000FF00000FFEFFFC1FFC1FF83F80000003FC0FFFFC0FE000",
      INIT_36 => X"3FC0001FF00000FFEFFFC1FFC1FF83F80000003F80FFFFC0FF0000007E000000",
      INIT_37 => X"000FFEFFFC1FFC1FF83F80000007F81FFFFC0FFC000007E0000001FFFFF80000",
      INIT_38 => X"FFC1FF83F8000001FF01FFFFC0FFF000007E0000003FFFFF800001FE0003FF00",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF0007FF00000FFEFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800000FFC01FFF00000FFEFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFF8000007FF87FFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFF8000007FFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFCFFFFFC0000007FFFFFF00001FFEFFFFFFF",
      INIT_41 => X"FFFFBFFFFFFFFFFFFFEFFFFFC0000003FFFE7F00001FFEFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"C1E70C383FFFFC0000000FFF87E00001FFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_43 => X"FFC00000000F807E00001FFEFFFC1833B0C998387664E1F060DEC33060C33B07",
      INIT_44 => X"0007C00001FFEFFFFDB97BE491FBF3624DDFF6E5EF92F7CB93BF7FDF6E79FBFF",
      INIT_45 => X"FEFFFFDB97BE495FBFB4279DFF6E5EF92F7EBD3BF7FDF4F7DFBFFFFC00000000",
      INIT_46 => X"0495830B527BDF0625EC131609D3B87C1F4F7D83FFFFE000000000002000003F",
      INIT_47 => X"9DFF785EF93D7EC13B3FFDF4F7DFBFFFFE000000000000000003FFEFFFE1897B",
      INIT_48 => X"97EFDBB7FFDF6E79FBFFFFE000000000000002003FFEFFFCFE57BE495FB7B527",
      INIT_49 => X"060C383FFFFF000000000000000007FFEFFFDFE93BE48DFB73527DDFF7A4EF93",
      INIT_4A => X"F000200000002007007FFEFFFC199870C8D8387327C1F06661C33360F98707C1",
      INIT_4B => X"12661007FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F80630C4044",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F80D4A2B2286A91700FFFE",
      INIT_4E => X"0000000000000000000000000000000F8077A296EE3A91100FFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFE000FC010A2988B0A91101FFFEFFFC000000000000000000",
      INIT_50 => X"FFFFFE000FE0770EE6EE3A67703FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000003FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00007FFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFE",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF00000000000",
      INIT_54 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF80004004081E000FFFFEFF",
      INIT_55 => X"0103F033CE0F70381CE3BECE7FFFFFF800040040812000FFFFEFFFFFFFFFFFFF",
      INIT_56 => X"7679FDC63BECC3FFFFFFC002D5252B52001FFFFEFFFCF279E3CC0606038F9C7E",
      INIT_57 => X"CD3FFFFFFE00240E52A5E003FFFFEFFFCE679EBCDF7F7DFAF8C7FCFF3FFB3CCE",
      INIT_58 => X"0244252A42007FFFFEFFFE6E79C9CDF7F7DF270D7FCFFBFFB3CDF3679FDD6BBE",
      INIT_59 => X"0FFFFFEFFFF4E79C9CDF707DF672D7FCF03F033CDF3679C196BBECD3FFFFFFF0",
      INIT_5A => X"1E79DDCC1707DF77297FCF03F033CDF37098194BBEC93FFFFFFF8025CEDE9C20",
      INIT_5B => X"7DE17297FCFFBFFB3CDB37E1FD90BBECB3FFFFFFFC000001000001FFFFFEFFFF",
      INIT_5C => X"FBFFB3DD377C9FD91B9CCB3FFFFFFFE000000E00003FFFFFC7FFE4E7984CF97F",
      INIT_5D => X"99F999988C33FFFFFFFF80000000000FFFFFFC7FFEEF7980CF37F7DE03237FCF",
      INIT_5E => X"3FFFFFFFFC0000000001FFFFFFC7FFCE733BECE77F7DEFB337FCFF3FF399E677",
      INIT_5F => X"000000007FFFFFFC7FFDF3873E4CF607DCFB3F3FCF07F07C3E0F739839F9E3E7",
      INIT_60 => X"FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFC00000001FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFF00000007FFFFFFFC7FFFFF",
      INIT_63 => X"0000000000000000000000000FFFFFFE000001FFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE000FFFFFFFC0001FFFFFFFFFC7FF8000000000000000000000000",
      INIT_65 => X"000FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_81,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_82,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_83,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_84,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_85,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_86,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_87,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_88,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_89,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_90,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_91,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_92,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_93,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_94,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_23__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_23__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_23__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(23),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_23__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_23__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_48,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_23__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_23__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_23__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_23__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_2__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"D800001BFF7FFFFF3FFFEDFFFFFFF00000FFE000001FFFFFFFFFFFFFEB04BFFF",
      INIT_10 => X"000004FFFC3FFBDE7F000004FE0000009FFFFFFFFFFFE040013FFFFFFFF93FFF",
      INIT_11 => X"FF7CE7C0000017E0000003FFFFFFFFFFFE80000BFFFFFFFFCFFFF60000015FF8",
      INIT_12 => X"007E0000001FFFFFFFFFFC8000000BFFFFFFFBBFFEFFFFFFFDFF7FFFFFCFFFCF",
      INIT_13 => X"FFFFFFFFFF6000000037FFFFFFBBFFEFFFFFFFFFF7FFFFFF3FFBFFF7CE7C0000",
      INIT_14 => X"00000000BFFFFFFBBFFCE8000017FFFFFFFFF9FCFF817C87C0000005E0000000",
      INIT_15 => X"FFFFBBFFDC000001FFFC000013FF9F2FFBFEFFFFFFF03E0000038BFFFFFFFFE0",
      INIT_16 => X"FFFFFF3FFFFFFFBFFDEFFFFFFFFFFFFF82FFFFFFF83FFFFFFFFE0000000003FF",
      INIT_17 => X"FFFEFFFFFFFFFFFFFFFFFE0FFFFFFFC7FFFFFFFF400000000017FFFFFBBFFCFF",
      INIT_18 => X"FFFFFFFFFFF1FFFFFFFC7FFFFFFFE000000000001FFFFFB3FFEDFFFFFFB7FFFF",
      INIT_19 => X"1FFFFFFFC7FFFFFFF8000000000003FFFFFBFFFEDFFFFFFD3FFFFFFFCCFBDFFF",
      INIT_1A => X"FFFFFFC0000F30800017FFFFEFFFEDFFFFFFD3FFFFFFFCCFBBFFFFFFFFFFFFFD",
      INIT_1B => X"7FF00000BFFFFEFFFEDFFFFFFD3FFFFFFFCCF33FFFFFFFFFFFFFD1FFFFFFFC7F",
      INIT_1C => X"FFEFFFEDFFFFFFD3FFFFFFFCCF37FFFFFFFFFFFFFD1FFFFFFFC7FFFFFFF80003",
      INIT_1D => X"FFFD3FFFFFFFCCFB7FFFFFFFFFFFFFD1FFFFFFFC7FFFFFFD00007FFFC00007FF",
      INIT_1E => X"FCCFB7FFFFFFFFFFFFFC1FFFFFFFC7FFFFFFC0001FFFFF00002FFFFEFFFEDFFF",
      INIT_1F => X"FFFFFFFFE0FFFFFFFC7FFFFFF80000FFFFFC0000FFFFEFFFEDFFFFFFD3FFFFFF",
      INIT_20 => X"FFFFFFC7FFFFFF00001FFFFFE8000FFFFEFFFEDFFFFFFD3FFFFFFFCCF7DFFFFF",
      INIT_21 => X"FFF8000FFFFFFF8000FFFFEFFFEDFFFFFFD3FFFFFFFCCFFDFFFFFFFFFFFFFE2F",
      INIT_22 => X"3FF80007FFFEFFFEDFF81FFD3F40003FCCFBC7FFFC0FFFCFFF83E00007FC7FFF",
      INIT_23 => X"EFFFEDFFC3FFD3F00005FCCFFE10FFE0FFE000007E00007FC7FFFFFE00017FFE",
      INIT_24 => X"FD3F7FFFFFCCFCFA3FFFEFF6000007E00007FC7FFFFFC0000FF900FFC0001FFF",
      INIT_25 => X"CFC7FEFFFEFF800001FE00007FC7FFFFF80000FF801FFC0002FFFEFFFEDFFBFF",
      INIT_26 => X"F000007FF00007FC7FFFFFC0001FF8005FD0001FFFEFFFEDFFBFFFD3F7FFFFFC",
      INIT_27 => X"FFFFC7FFFFF40007FC0000FE0001FFFEFFFEDFFBFFFD3FFFFFFFCCFFDFFFFFEF",
      INIT_28 => X"00007FE0001FE0000FFFEFFFEDFFBFFFD3F00001FCCFF9FFFFFEFD03FFF1FFFF",
      INIT_29 => X"FF8000FFFEFFFEDFFBFFFD3FFFFFFFCCFFF7FFFFEFE1FFFFFFFFFFFFFC7FFFFF",
      INIT_2A => X"FFEDFFBFFFD3FFFFFFFCCFFEF3FFFEFC3FFFFFFFFFFFFFC7FFFFF80007F80001",
      INIT_2B => X"3FFFFFFFCCFFEF7FFFEFA3FFFFFFFFFFFFFC7FFFFE8000FFC0000FD00007FFEF",
      INIT_2C => X"F9EFFFFEFA3FFFFFFFFFFFFFC7FFFFF00007F000000000007FFEFFFEDFFBFFFD",
      INIT_2D => X"FFFFFFFFFFFFFC7FFFFD0000FF800000000005FFEFFFEDFFBFFFD3FFFFFFFCCF",
      INIT_2E => X"FFC7FFFFD00007F000000000003FFEFFFEDFFBFFFD3FFFFFFFCCFF9EFFFFEFA3",
      INIT_2F => X"007F000000000003FFEFFFEDFFBFFFD3FFFFFFFCCFFBBFFFFEFA1FFFFFFFFFFF",
      INIT_30 => X"00001FFEFFFEDFFBFFFD3FFFFFFFCCFEBBFFFFEF82FFFFFFFFFFFFFC7FFFFC00",
      INIT_31 => X"EDFFBFFFD3FFFFFFFEDFF77FFFFEFC0FFFFFFFFFFFFF47FFFFC00007F8000000",
      INIT_32 => X"FFFFFFDDFFFBFFFFEFC1FFFFFFFFFFFFF87FFFF800007F000000000000FFEFFF",
      INIT_33 => X"FFFFFEFD03FFFFFFFFFFFC0FFFFFC00007FC00008100000FFEFFFEDFFBFFFD3F",
      INIT_34 => X"0003E00000007FFFFA00007F80000FF00001FFEFFFEDFFBFFFD3F3FFFFF7DFDE",
      INIT_35 => X"17FFFF800007FE0001FF00000FFEFFFEDFFBFFFD3F8000017BFFEFFFFFEFF800",
      INIT_36 => X"7FD0003FF00001FFEFFFEDFFBFFFD3F7FFFFFFBFFFFFFFFEFFC000007E000000",
      INIT_37 => X"001FFEFFFE9FFBFFF57F7FFFFFD7F7CFFFFFEFFB000003E0000001FFFFFC0000",
      INIT_38 => X"FFD3FF3FF7FFFFF8FFBDFFFFDF7FEC00007E0000003FFFFF800001FF8005FF00",
      INIT_39 => X"0001BFF87FFFFF1FFFFFFFFFFFFFFFEFFFFFF800000FF4003FF00001FFEFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800000FFA86FFF00000FFEFFFFFFFBDFFFFFC0",
      INIT_3B => X"FFFFFFFFFFFFFFF8000017FFF3FFF00001FFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC00000BFFFFFFF00001FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFFCFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF8000003FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFC000001FFFFFFF80002FFEFFFFFFF",
      INIT_41 => X"F3FFDF33B7FFBF7FCFE7FFFFC0000007FFFFFF00001FFEFFFFFFFFFFFFFDFFFF",
      INIT_42 => X"FBEF7C7B3FFFFC00000037FF0FE00000FFEFFFD7FF7E7C9F87FFF64FBFFFFDF9",
      INIT_43 => X"FFE0000000D7A8FF00001FFEFFFC9FBBFF4BD937B7BEFCF2E75F9BAEDCBB39E7",
      INIT_44 => X"000F800003FFEFFFCCB9FFFC93FDBE736EEFF5FFFFB3E3DBBFF37FDFC74DF7FF",
      INIT_45 => X"FEFFFF83B7F3493D1F24B4FCFA7F7FCD2E27F9FFFBCDF6F7D93FFFFC00000000",
      INIT_46 => X"5C9DB32E737DEF6457FF7323BF1FF6FCAF6F7F93FFFFF000000000000C00005F",
      INIT_47 => X"DEFFF75EFD37BFFD7FDFF9F6FFFFBFFFFE000060000002000001FFEFFFED957F",
      INIT_48 => X"73FF91D7FF9E7EFEFBFFFFE0000F0000000000007FFEFFFD7C57BE4BDF2F2BB7",
      INIT_49 => X"2F5C59FFFFFF80027000000200700BFFEFFF9FF13BECA5F1727B79CFF705C7B3",
      INIT_4A => X"F8023F440001642D80FFFEFFFFACBBA2CD6ABCB1B7EFFCEB748D2BB6FBAF8BC9",
      INIT_4B => X"1DD3580FFFEFFFFBFDFFBDDDCFDF36FEEF5577FEFB663FDF78BC74F7FFC7FFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F80A035C28A",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F81366B892694DFD807FFE",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FE0FF34FA3A38BB080FFFEFFFFFFFFFFF",
      INIT_4F => X"00000000000000000000FC019286AD80097281FFFEFFFBFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFE801FD0143318810309805FFFEFFF800000000000000000000000000000",
      INIT_51 => X"0040000082004007FFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"E000BFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEFFFFF",
      INIT_53 => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF80004004081",
      INIT_54 => X"EBFD1BFBFFEDD7FFF77DF4F7FF93CFB1C6F7FFFFFF4000C00414070017FFFEFF",
      INIT_55 => X"2303E93FEF9E783999737E5D7FFFFFFA00198DE099B000FFFFEFFFFFAFBEBEFE",
      INIT_56 => X"7ABBFF855BCCCFFFFFFFE00200A5EFD7003FFFFEFFFCF679F7CF0FFA618FBDFE",
      INIT_57 => X"C93FFFFFFE0058BB2CDCB003FFFFEFFFF7EFBE5FCEFFFCF6FABBFDFF3FF17ECF",
      INIT_58 => X"0496F66CEF007FFFFEFFFE4EFBC9EDE7F3DF270E7FEFFFFF57EDF3A7BFFE49BC",
      INIT_59 => X"0FFFFFEFFFE2EFB9FEFE6E3DE370D3FEFEBFE97EFFFBBFB386DBCC8BFFFFFFF8",
      INIT_5A => X"2EFB9BEF26EBDE77AF7FEF6FFE97EBFBB7FD39C9BCC9BFFFFFFFC04A71C19410",
      INIT_5B => X"3DF5BB23FEFF7FF5BF9B7BB7FFB599D4DBFFFFFFFF025CEE594203FFFFFEFFFF",
      INIT_5C => X"F7FFDF8EE3BABFB9ADBF53BFFFFFFFF80000070000BFFFFF87FFFCEF983EFE7F",
      INIT_5D => X"9FC794FD7EFBFFFFFFFF80000060000FFFFFFB7FFCCFF981EF57F3DED7B93FEF",
      INIT_5E => X"BFFFFFFFFD0000000007FFFFFFBBFFDE7F75C6EB72BDD7BFFBFEF8FF8DDBFF7B",
      INIT_5F => X"00000001FFFFFFFBBFFDF7833E6C6F03FDF97FBFEF8FF03FFC677BF21DFDCFD3",
      INIT_60 => X"FFFFBBFF9F7CF3F4CFE9FFEFDBFBFEF87F07E7D9FFF983DFDF7E73F000FFFFEC",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFD00000005FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFC000001FFFFFFFFBBFFFFF",
      INIT_63 => X"00000000000000000000007FFFFFFFFBC0001EFFFFFFFFBBFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE800FFFFFFFD3FE4FFFFFFFFF87FFE000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFF98CFFFFFFFFFFC3FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_2__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_2__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_2__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(2),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_2__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_2__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_2__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_2__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_2__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_2__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF73D53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFF9FFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF23FFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"F85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFF4FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFBBFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFD7FFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFD7FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFE35FFFFFFFDFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFCA0C47FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFF6BFFCDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFDFFFFFEFFFFF1FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFAFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE7FFFFFFDFFFFF9FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFF9FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFE7FFFFBFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FC7FFFD7FFFFFFFFD7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFE3FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_22 => X"78FFFEFFFFFFFFF7F97FFDFFFF9FFF9FBFFFCFFFFFFEFFFFBFFFFFFFFFF1FFFF",
      INIT_23 => X"B0003FDBFE1FFFFBFFF3E9FFFC00BFFFDFFFFBFFFFFFFFFFBFFFF74BBFFF3FFE",
      INIT_24 => X"FFFD3FFFBFAFFFDFCFFFFDFFFEFFFFFFFFFFFCFFFF373BFFB3FFEFBBFFF002FF",
      INIT_25 => X"7FE3F8FFFFFFFFF7FFFFFFFFFFFFFFF337B7FFFFFF7E9FFFFF0FFBF0FBF91FD3",
      INIT_26 => X"FFFDFFFFFFFFFFFE7FFFB8FB7FCBFFC3B2FFEFF8FF9F0F7FC9FCFFFFF3FFC5F5",
      INIT_27 => X"FFFFE3FFFDFFB7FCBFFC85BFFEFFCFFFFA73FF2FC3FFFF3FF840EFFF7FCFFFFB",
      INIT_28 => X"FB7FCBFFCFF97FFFF0FFFEBFFFF571FFFFF3FFA7FCBFDFFCFFFFBFFFCFFFFFFF",
      INIT_29 => X"FFFFFF0FFFFBFFFF0F3FFFFF3FFBFFC3FF7FEFFFFFFFFFFFFFFFFFFFFF7FFF9F",
      INIT_2A => X"3FFFF8E3FFFFF3FFF7FC3FF3FEFFFFFFFFBFFFFFFFFFFFF00000FFB7F8BFF4FF",
      INIT_2B => X"FF3FFF7FC3FE5FCFFFFFFFF7FFFFFFFFFFFFC0001FFB7FCBFF6FF37FFFF0FFFF",
      INIT_2C => X"F302FFFEFFFFBFFFFFFFFFFFFFFFFFFFA400BFFFFF37FE800FFFFBFFFFD2FFFF",
      INIT_2D => X"F3FFFFFFFFFFFFBFFFFFFA000BFFFFF37FF800FFFFBFFFFE83FFFFF3FFF7FC3F",
      INIT_2E => X"FFFFFFFFFFAC00BFFFFF37FE7F0FFFFBFFFFF87FFFFF3FFF7FC3FE3FCFFFEFFF",
      INIT_2F => X"BFEBFF9FF77FFFF0FFFFBFFFFF1FFFFFF3FFF7FC3FF902FFFEFFFFBFFFFFFFFF",
      INIT_30 => X"FFFF0FFFFBFFFFF1FFFFFF3FFB7FC3FF9FAFFFF7FFF3FFFFFFFFFFFFFFFFFFFA",
      INIT_31 => X"FFFF8FFFFFD3FFAFFE3FFFFCFFFD7FFE7FFFFFFFFFFFFFFFFFFFB7F8BFFBFF77",
      INIT_32 => X"3FFEFFAFFFFFEFFFEFFFEFFFFFFFFFFFFFFFFFFFFB7FCBFF3FFCFFFFF0FFFFBF",
      INIT_33 => X"FCFFFEFFFFFFFFFFFFFFFFFFFFFFFFB7FCBFFBFF67FFFF0FFFFBFFFFF8FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFB7FCBFF41D1FFFFFCFFFFBFFFFF8FFF9FC3FF89B1FFFF",
      INIT_35 => X"FFFFFFFFB7FCBFF5A32FFE000FFFF3FFFFF8FFFA003FFE4107FFFFEFFFFFFFFF",
      INIT_36 => X"E7FFDF6BFFEFFE7FFF6FFFFFE7FFBFFDFFE7FCFFFFFF7FFEFFFEFFFFFFFFFFFF",
      INIT_37 => X"FFD7FFEDFFFFF2FFFDFFFFFF4FBFFFFFD3FFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFE0FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFB7F97FFE7EBFFE",
      INIT_39 => X"FFFFFFFFFFFFFFD7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFF",
      INIT_3A => X"FFFC7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFE7FFF1FFFFFFFFFFFF20000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF7FFF9FFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF7FFFCFFFFFFFFFFFFFFFFFFFFFF9F8FFFFC05FFFF2FFFFF5FFFFFFFF",
      INIT_43 => X"FEFFFFFFFFFFFFFFFFFFFFFE9F8FFFFBFEFFFF9FFFFF9FFFE805FFF3FFF97FFF",
      INIT_44 => X"FFFFFFFFFFFFDFF83FFF071FFFF8FFFFE3FFFA3C5FFF3FFFCFFFFFFFFFFFEFFF",
      INIT_45 => X"FEFF83FFF457FFFF8FFFFF3FFFFDF9FFF3FFFEFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_46 => X"81FFF8FFFFF3FFF9849FFF9FFFF7FFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"3FFF6FF9FFFDFFFE3FFFFFFFFFFCFFFFEFFFFFFFFFFFFFFFFFFFFFEFF03FFD3F",
      INIT_48 => X"CFFFF7FFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFEFC03FFC3FFDFFF8FFFFF",
      INIT_49 => X"FFFFF5FFFFEFFFFFFFFFFFFFFFFFFFFFEFF73FFC1FE2FFF8FFFFF3FFE8FD9FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFEFA73FFF7FE8FFF8FFFFF3FFE0FD9FFFAFFFFDFFFFF",
      INIT_4B => X"FFFFFFFFFFEFA43FFA7FE8FFF8FFFFF3FFFBFD9FFFEFFFFEFFFFFFFFFBFFFFFE",
      INIT_4C => X"F1C3FFBBFF8FFF8FFFFF3FFFBFD9FFFDFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_4D => X"FFF8FFFFF3FFFBFD9FFFE7FFFF7FFFFFFFFAFFFFFEFFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"FF1FD9FFFFBFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFBC3FFB3FF8",
      INIT_4F => X"FFFFBFFFFFFFCFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFBC3FFC7FF9FFF8F5FFF3F",
      INIT_50 => X"F87FFFFFEFFFFFFFFFFFFFFFFFFFFFEC7C3FFE7FF8FFFCF2FFF3FFEAFD9FFFF9",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFEEBC3FFD1FCEFFF8ECFFF3FFF0FD9FFFFFFFFFE1FFFFF",
      INIT_52 => X"FFFFFFFFE87C3FFEDFF5FFF3F9FFF3FFF97D9FFFFBFFFFFC7FFFFE7FFFFFFEFF",
      INIT_53 => X"C3FFD57F3FFFDE9FFF3FFF9989FFFFDFFFFFF5FFFF97FFFFFFEFFFFFFFFFFFFF",
      INIT_54 => X"F103FFF3FFF7209FFFFF7FFFFF09FFD7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFE07",
      INIT_55 => X"8801FFFFE3FFFFFFAA32FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFE37C3FFE9877FF",
      INIT_56 => X"FFFFFE747FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFE2FE3FFFA21FFFF763FFE1FFF",
      INIT_57 => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFFDBFF3FFFA02FFFFF0BFFEFFFFE3FDFFFFF3F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFEFFFFFFFF7FFFFFE97FFFFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFEEFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFC5FFF8FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFCFFFFFFFFFEBEFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFA7FFFFFFFFFBEFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4F",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFF1BFEF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFF9DFFEFFEFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64FE46FFFEFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFEFFCAFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF37",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC37FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_3_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_3__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F0000007FF7FFFFFBFFFF7FF7EE7EFFFFFBFFFFFFFF7FFFFFFFFFFFFF3FC7FFF",
      INIT_10 => X"FFFFFDFFFDFFF3CE7D000004FE0000009FFFFFFFFFFFF440007FFFFFFFF9FFFF",
      INIT_11 => X"00BD17E000001FE0000002FFFFFFFFFFFC800009FFFFFFFFC7FFFD0000019FF3",
      INIT_12 => X"003E0000001FFFFFFFFFFF8000000DFFFFFFF8BFFFC0000002FFC000000FFFA0",
      INIT_13 => X"FFFFFFFFFFA00000002FFFFFFF8BFFE800000017FC000000FFF0000BD17E0000",
      INIT_14 => X"00000000FFFFFFF8BFFE080000107F3FFFFF87FF0000BD17E0000005E0000000",
      INIT_15 => X"FFFF8BFFF0FFFFFE8FFC00001C5F805FF3EEFFFFFFF03FFFFFFD8BFFFFFFFFF0",
      INIT_16 => X"FFFFF07FFFFFFFE1F81BFFFFFFFFFFFFC2FFFFFFF87FFFFFFFFA0000000002FF",
      INIT_17 => X"FFFC1F03FFFFFFFFFFFFFE1FFFFFFFC3FFFFFFFFC0000000001FFFFFF8BFFC1F",
      INIT_18 => X"FFFFFFFFFFD0FFFFFFFC3FFFFFFFE000000000003FFFFF8BFFE3FFFFFF87FFFF",
      INIT_19 => X"0FFFFFFFC3FFFFFFFC000000000002FFFFF8FFFE1FFFFFF83FFFFFFFE1FC5FFF",
      INIT_1A => X"FFFFFF40000D02800017FFFFEFFFE1FFFFFF83FFFFFFFE1F87FFFFFFFFFFFFFF",
      INIT_1B => X"7FFC0000BFFFFFFFFE1FFFFFF83FFFFFFFE1F07FFFFFFFFFFFFFF0FFFFFFFC3F",
      INIT_1C => X"FFFFFFE1FFFFFF83FFFFFFFE1F03FFFFFFFFFFFFFF0FFFFFFFC3FFFFFFE80002",
      INIT_1D => X"FFF83FFFFFFFE1F83FFFFFFFFFFFFFF0FFFFFFFC3FFFFFFF00001FFFF00005FF",
      INIT_1E => X"FE1F03FFFFFFFFFFFFFC0FFFFFFFC3FFFFFFC0001FFFFF80003FFFFFFFFE1FFF",
      INIT_1F => X"FFFFFFFFC1FFFFFFFC3FFFFFF80001FFFFFE0000FFFFFFFFE1FFFFFF83FFFFFF",
      INIT_20 => X"FFFFFFC3FFFFFF80003FFFFFF80007FFFFFFFE1FFFFFF83FFFFFFFE1FC1FFFFF",
      INIT_21 => X"FFE8000FFFFFFF0000BFFFFFFFE1FFFFFF83FFFFFFFE1F87FFFFFFFFFFFFFE2F",
      INIT_22 => X"7FF80007FFFFFFFE1FF9BFF83F3FFFDFE1FC27FFFCEFFF8FFF03E00003FC3FFF",
      INIT_23 => X"FFFFE1FFE5FF83FC0006FE1FA08EFFF1FFC000007E00003FC3FFFFFE00017FF6",
      INIT_24 => X"F83FC0002FE1FE03CFFF1FFA000003E00003FC3FFFFFE0001FFF00FF80003FFF",
      INIT_25 => X"1FF000FFF1FF8000017E00003FC3FFFFFC0001FF8017FE0003FFFFFFFE1FFA5F",
      INIT_26 => X"F000007FE00003FC3FFFFF80003FE8007FF0000FFFFFFFE1FFA5FF83FC0002FE",
      INIT_27 => X"FFFFC3FFFFFC0007FE0001FF00017FFFFFFE1FFA5FF83F3FFFCFE1FE807FFF1F",
      INIT_28 => X"80003FA0000FE00007FFFFFFE1FFA5FF83F80001FE1FFA05FFF1FD00000BFFFF",
      INIT_29 => X"7F8000FFFFFFFE1FFA5FF83FFFFFFFE1FFF0BFFF1FC1FFFFFFFFFFFFFC3FFFFF",
      INIT_2A => X"FFE1FFA5FF83FFFFFFFE1FFD0BFFF1FC3FFFFFFFFFFFFFC3FFFFF80007F80001",
      INIT_2B => X"3FFFFFFFE1FFE17FFF1FE3FFFFFFFFFFFFFC3FFFFE8000BF400000000007FFFF",
      INIT_2C => X"FE0FFFF1FE1FFFFFFFFFFFFFC3FFFFE00007F800000000003FFFFFFE1FFA5FF8",
      INIT_2D => X"FFFFFFFFFFFFFC3FFFFF0000FF000000000007FFFFFFE1FFA5FF83FFFFFFFE1F",
      INIT_2E => X"FFC3FFFFD00007F000000000003FFFFFFE1FFA5FF83FFFFFFFE1FF83FFFF1FE1",
      INIT_2F => X"007F000000000001FFFFFFE1FFA5FF83FFFFFFFE1FFC3FFFF1FE1FFFFFFFFFFF",
      INIT_30 => X"00001FFFFFFE1FFA5FF83FFFFFFFE1FF05FFFF1FC3FFFFFFFFFFFFFC3FFFFE00",
      INIT_31 => X"E1FFA5FF83FFFFFFFC1FE83FFFF1FC1FFFFFFFFFFFFFC3FFFFC00007F0000000",
      INIT_32 => X"FFFFFFE3FD07FFFF1FE17FFFFFFFFFFFF07FFFFC00007F800000000001FFFFFF",
      INIT_33 => X"FFFFF1FF0000007FFFFFFE0BFFFF800003F400000000000FFFFFFE1FFA5FF83F",
      INIT_34 => X"0007E00000007FFFFA00007F800007F00001FFFFFFE1FFA5FF83F80000047FD0",
      INIT_35 => X"1FFFFF800003FA0000FF00001FFFFFFE1FFA5FF83F3FFFFF07F81FFFFF1FF800",
      INIT_36 => X"7FF0003FF00000FFFFFFE1FFA5FF83FC0000003FE3FFFFF1FFC000007E000000",
      INIT_37 => X"000FFFFFFE1FFA5FF87FC000000FF83FFFFF1FFD000007E0000000FFFFFC0000",
      INIT_38 => X"FFF5FFBFFBFFFFF8FFF9FFFFEEFFF800007E0000007FFFFFC00003FE8007FF00",
      INIT_39 => X"00017FE7BFFFFF17FFFFFFFFE000001FFFFFFC00001FFC007FF00000FFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFD86FFF00000FFFFFFFFFFFDFFFFF40",
      INIT_3B => X"FFFFFFFFFFFFFFFC000017FF77FFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFC00000FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003",
      INIT_3F => X"FFFFFFBFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF8000002FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFDFFFFF8000001FFFFF3F80002FFFFFFFFFF",
      INIT_41 => X"FFFF3FFFF9FFBFFBFFE7FFFF80000001FFFFBE00000FFFFFFFFFFFFFFFFDFFFF",
      INIT_42 => X"F9F79E9A3FFFFC00000027FFCBF00001FFFFFFEFDFFBFFFF979F7FFFFFFF7FEF",
      INIT_43 => X"FFC0000000D008BD00001FFFFFFC5FD7D6599AFD6724EEF776FE9D767B9FBBDF",
      INIT_44 => X"000B800001FFFFFFF9397DEED1F5FF534BEFE7FCEFB26FFFD7FF3FCF5F73FBFF",
      INIT_45 => X"FFFFFFD797DE6D5F1F3536DCFF4F4EFD27FFFF7FFBFCF5EFFFFFFFFE00000000",
      INIT_46 => X"A6CDE9F3737BEFD604EC93BF4B77FFFC5F5EFECBFFFFD000000000002400005F",
      INIT_47 => X"9EFF745EF93DFFE3B93FF8F5E7FFFFFFFE000000000002000003FFFFFFDD8D7D",
      INIT_48 => X"DFFFFFBFFF8E5E7FFFFFFFF000000000000000003FFFFFFAFC97DF6DDF8735B7",
      INIT_49 => X"76FF7BBFFFFE80008000000000000BFFFFFF9FD57DFEE5F933DB7DCFF7C7FFB3",
      INIT_4A => X"F80236440001742780FFFFFFFEEAF977585D3AE76FD9F3EEFC9FF2FDFBE377DB",
      INIT_4B => X"0E01680FFFFFFFE47BCE4EEEF7FFBB7E4F2DEF39367EFFDEFF3FB3F1EFBFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F8014038AAA",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F819CDEC7FAAAF5380FFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000FE0D4D7465C6EBA981FFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFF000FC011C3EFD60E93B81FFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFF801FD0E3FDEF7E7866785FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0040000082004003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"E000FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFF000FE",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF80000004001",
      INIT_54 => X"F862BDFDF7E21F7FF7FFF3F3BF83EFBBEFFFFFFFFF400040001C1E0017FFFFFF",
      INIT_55 => X"49FFEFBFCEFFB793FDE97FCDFFFFFFFE003DCFF25DA001FFFFFFFFBF679F7FFE",
      INIT_56 => X"B639F8BFD7DED3FFFFFFC0034FEF607E001FFFFFFFFEFBFBEFFFF773CDEFAF7E",
      INIT_57 => X"E87FFFFFFE0034BA762BE003FFFFFFFFDF67DF9CCF7FBDF075FFFDFF3FFFBFFD",
      INIT_58 => X"024227E3C2007FFFFFFFFEFE7DFBCFEFF7CFE72DBFFFFBFF7BFEF36FDFCE557D",
      INIT_59 => X"0FFFFFFFFFFEE7DCBCCEF97CFFFBCBFFF17F13BF8F3679CEE797DEBFFFFFFFF0",
      INIT_5A => X"7E7D88CCAE97CEE7A6FFFF9FF1BBF8F77A5CABDF7DEDFFFFFFFF8025DEBF7C20",
      INIT_5B => X"7CFB763FFFFFBFF7BEC337F5FCF9D7CE9FFFFFFFFD025CEFE94201FFFFFEFFFF",
      INIT_5C => X"FBFFF38E6F78DFC99F5FE5FFFFFFFFF80000180000FFFFFFA7FFECEFDE8CFFFF",
      INIT_5D => X"598CF9DE4DBFFFFFFFFF000000600007FFFFF8FFFFFEBD8BCFCFF7CE63A1FFFF",
      INIT_5E => X"3FFFFFFFFF0000000005FFFFFF8BFFDEF57FFCE3F0FCCFD31BFFF9BF1751C077",
      INIT_5F => X"000000013FFFFFF8BFF8E3CBFEFCFF77DDF93F3FCF73E73F7EDFA3FDBBF9FFF3",
      INIT_60 => X"FFFF8BFFDFBFFFEFDF76FDDFB7F7FDF7FFFFFFFFF67FFFBFBFFFFFEFFFFFFFF4",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFFFFF900000004FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800FFFFFE40000013FFFFFFF8BFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFF000FFFFFFEC0001BFFFFFFFF8BFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE800FFFFFFFA3FE2FFFFFFFFF8FFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"7FEFFFFFFFFE03FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_3__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_3__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_3__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(3),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_3__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_3__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_3__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_3__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_3__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_3__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDCBE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFC08FF2CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFF2FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFF93FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"DFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF93FFFFFFFDFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE543FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE7FFFFFA3FFD3FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFDFFFFFE7FFFF1FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF9",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFD7FFFFFFC7FFFF9FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FEFFFFE7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF7FFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEFFFF",
      INIT_22 => X"79FFFE000FFC0007F87FE0FFFE3FFFDF7FFFE003FFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_23 => X"D000FFBFFF3FFFCDFFEBF9FFF800BFFFBFFFF7FFFFFFFFFF9FFFF3F387FC7FFF",
      INIT_24 => X"FFFD9FFF4057FEA037FFFDFFFFBFFFFFFFFFFDFFFFF1BBFFDFFFEFEFFFE002FF",
      INIT_25 => X"FFFDFB7FFFFFFFEFFFFFFFFFFFEFFFFD6F8FFA3FFC813FFF00FFFE0F0BFCBFEB",
      INIT_26 => X"FFFEFFFFFFFFFFFE7FFFFCF8FF97FFB82EFFEFFFFFDFEFBFE6FF7FFFD9FFF80A",
      INIT_27 => X"FFFFEFFFF9FF8FF97FFB795FFE003FFC1D87FF5F3BFFFD9FFF3F5BFFA017FFFF",
      INIT_28 => X"F8FF97FFAFFB7FFFFBFFFFDFFFF2FE7FFFD9FFDBFB7FC7FD7FFF7FFFDFFFFFFF",
      INIT_29 => X"1FFFFFBFFFEDFFFFBA5FFFFD9FFCBFF7FEFFD7FFFFFFF9FFFFFFFFFFFFBFFFCF",
      INIT_2A => X"5FFFFB1DFFFFD9FFC3FF7FEBFD7FFFFFFF9FFFFFFFFFFFF3FFFFFF8FFD7FFDFF",
      INIT_2B => X"FD9FFC3FF7FEBFD7FFFFFFF9FFFFFFFFFFFFFFFFDFF8FFD7FFEFF97FFFF3FFFE",
      INIT_2C => X"FD037FFF7FFF7FFFFFFFFFFFFFFFFFFF9BFF7FFFFF97FF7FFFFFEDFFFFED3FFF",
      INIT_2D => X"FBFFFFFFFFFFFFFFFFFFF9FFF7FFFFF97FF7FFFFFEDFFFFF7FFFFFD9FFC3FF7F",
      INIT_2E => X"FFFFFFFFFF94037FFFFF97FFFF7FFFEDFFFFEF7FFFFD9FFC3FF7FF4037FFF7FF",
      INIT_2F => X"4077FF8FF97FFFFBFFFEDFFFFF37FFFFD9FFC3FF7FF6FD7FFE7FFFFFFFFFFFFF",
      INIT_30 => X"FFFFBFFFEDFFFFFBFFFFFD9FFC3FF7FFDFB7FFCFFFF7FFFFFFFFFFFFFFFFFFF9",
      INIT_31 => X"FFFF2FFFFFD9FFDBFF7FFFFD7FFDFFFF7FFFFFFFFFFFFFFFFFFF8FFD7FFBFF17",
      INIT_32 => X"9FFD7F97FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFF8FF97FF5FF3FFFFFBFFFEDF",
      INIT_33 => X"FD7FFEFFFE7FFFFFFFFFFFFFFFFFFF8FF97FF5FF8FFFFFBFFFEDFFFFF2FFFFFD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8FF97FFBDF6FFF003FFFEDFFFFF2FFF8039FFB3B2BFFF",
      INIT_35 => X"FFFFFFFF8FF97FF67EEFFFFFFFFFE5FFFFF2FFFDFF9FFCBFE7FFFFD7FFEFFFFF",
      INIT_36 => X"A3FFA085FFF001FFFEBFFFFF5FFFE005FFF803FFFFFE7FFEFFFE7FFFFFFFFFFF",
      INIT_37 => X"FFF7FFFEFFFFFEFFFBFFBFFF309FFFFFDFFFEFFFF7FFFFFFFFFFFFFFFFFFFC7F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7FFFFFFFFFFFFFFFFFFFBFFDBFFE01BFFE",
      INIT_39 => X"FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFA0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF7FFFBFFFFFFFFFFFF00002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFFCFFBBFFFF8BFFFFFFFFFFFFFFF7FDF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFCDFF3FFFE02FFFF7FFFFE5FFFFFFBFFF7FFFDFFFF",
      INIT_44 => X"FFFFFFFFFFFFDFF33FFFF8FFFFF6FFFFEDFFF9C3FFFFBFFFCFFFFFFFFFFFF7FF",
      INIT_45 => X"FCFFF3FFE67BFFFF6FFFFEDFFF300BFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_46 => X"9FFFF6FFFFEDFFEE7EBFFFFFFFE7FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"DFFE5FFBFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF3FFCDF",
      INIT_48 => X"9FFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF3FFEDFE9FFF6FFFFE",
      INIT_49 => X"FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFCFEF3FFFFFDDFFF6FFFFEDFFF7FDBFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFCF983FFDBFE6FFF6FFFFEDFFEFFDBFFFFFFFF9FFFFF",
      INIT_4B => X"FFFFFFFFFFCDC53FFBBFE5FFF6FFFFEDFFFFFDBFFFDFFFFDFFFFFFFFFF7FFFFF",
      INIT_4C => X"F293FFB7FE4FFF6FFFFEDFFEDFDBFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFF6FFFFEDFFFFFDBFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_4E => X"FEDFDBFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCED93FFB7FE4",
      INIT_4F => X"FFFFCFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE793FF9FFF5FFF6FFFFEDF",
      INIT_50 => X"F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFC9993FFFBFE6FFF6E4FFEDFFE6FDBFFFFB",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFCF793FFCDFD9FFF6E8FFEDFFF6FDBFFFF9FFFFF3FFFFF",
      INIT_52 => X"FFFFFFFFCF793FFEBFC9FFF7FCFFEDFFF7FDBFFFFBFFFFFB7FFFFE3FFFFFFFFF",
      INIT_53 => X"93FFFF71FFFF8E4FFEDFFF6C6BFFFFDFFFFFC1FFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FBFCFFEDFFF5DFBFFFFF7FFFFFCBFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE7",
      INIT_55 => X"87FBFFFFF7FFFFFF6E65FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCF93FFE6597FF",
      INIT_56 => X"FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFB3FFF9DEFFFFB99FFEDFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FA3FFFA00FFFFB0BFFE1FFFD407FFFFF3F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFEEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFF3FFFEFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF3FFFFFFFFFE5FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFF97FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFF5FFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFBFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFC2FFFFFF7FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8BFFA07FFFFFE7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF77D2FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEADFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_4_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_4__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"D0000003FFFFFFFF7FFFF2007E0FC000007FE000000FFFFFFFFFFFFFFC03FFFF",
      INIT_10 => X"000001FFFD0007E0FD000005FE000000BFFFFFFFFFFFF84000FFFFFFFFFD7FFF",
      INIT_11 => X"FF7EEFC0000017E0000002FFFFFFFFFFF8800008FFFFFFFFD3FFF8FFFFFE3FF8",
      INIT_12 => X"003E00000017FFFFFFFFFE8000000BFFFFFFF97FFF3FFFFFFDFFBFFFFFE7FF9F",
      INIT_13 => X"FFFFFFFFFFA00000002FFFFFFF97FFE7FFFFFFE7FBFFFFFF3FF7FFF7EEFC0000",
      INIT_14 => X"00000000BFFFFFF97FFCF7FFFFEF3F8000007BFCFFFF7EEFC0000007E0000000",
      INIT_15 => X"FFFF97FFEFFFFFFF77F3FFFFE39FDF8007C07FFFFFF83FFFFFFE8FFFFFFFFFE0",
      INIT_16 => X"FFFFF3BFFFFFFFDDFBEFFFFFFFFFFFFFC3FFFFFFF03FFFFFFFFE0000000003FF",
      INIT_17 => X"FFFDDFBDFFFFFFFFFFFFFC0FFFFFFFC3FFFFFFFF400000000017FFFFF97FFDCF",
      INIT_18 => X"FFFFFFFFFFF0FFFFFFFC3FFFFFFFE000000000003FFFFF97FFFDFFFFFFFFFFFF",
      INIT_19 => X"0FFFFFFFC3FFFFFFFC000000000003FFFFF93FFFFFFFFFFFBFFFFFFFDDF3BFFF",
      INIT_1A => X"FFFFFFC0000CFC80001FFFFFFFFFFFFFFFFFFBFFFFFFFDDF7BFFFFFFFFFFFFFF",
      INIT_1B => X"FFF80000FFFFFEFFFFFFFFFFFFBFFFFFFFDDF7BFFFFFFFFFFFFFF0FFFFFFFC3F",
      INIT_1C => X"FFEFFFFFFFFFFFFBFFFFFFFDDF7FFFFFFFFFFFFFFF0FFFFFFFC3FFFFFFF80002",
      INIT_1D => X"FFFFBFFFFFFFDDFFFFFFFFFFFFFFFFF0FFFFFFFC3FFFFFFF00003FFFE00007FF",
      INIT_1E => X"FDDF7BFFFFFFFFFFFFFE0FFFFFFFC3FFFFFFC00017FFFF80003FFFFEFFFFFFFF",
      INIT_1F => X"FFFFFFFFC0FFFFFFFC3FFFFFF80001FFFFFC0000FFFFEFFFFFFFFFFFFBFFFFFF",
      INIT_20 => X"FFFFFFC3FFFFFF00003FFFFFE80007FFFEFFFFFFFFFFFFBFFFFFFFDDFBBFFFFF",
      INIT_21 => X"FFF8000FFFFFFF0000FFFFEFFFFFFFFFFFFBFFFFFFFDDFB9FFFFFFFFFFFFFA3F",
      INIT_22 => X"FFF80007FFFEFFFFFFFBFFFFBF00000FDDFBCFFFFDFFFFF00003E00003FC3FFF",
      INIT_23 => X"EFFFFFFFDBFFFBFBFFF8FDDFDF1FFFEEFFE000005E00003FC3FFFFFE0001FFF9",
      INIT_24 => X"FFBFBFFFCFDDFDFC1FFEEFFA000003E00003FC3FFFFFC0000FFD01FFC0001FFF",
      INIT_25 => X"DFCFFCFFEEFF8000017E00003FC3FFFFFC0001FF0017FC0003FFFEFFFFFFF9BF",
      INIT_26 => X"F000006FE00003FC3FFFFF80001FE8007FF0000FFFEFFFFFFF9BFFFBFBFFFCFD",
      INIT_27 => X"FFFFC3FFFFFC0007FC0001FE0001FFFEFFFFFFF9BFFFBF80000FDDFFBFBFFEEF",
      INIT_28 => X"00003FE0000FF00007FFEFFFFFFF9BFFFBFFFFFFFDDFFFF9FFEEFF000007FFFF",
      INIT_29 => X"FF8000FFFEFFFFFFF9BFFFBFFFFFFFDDFFEF3FFEEFC17FFFFFFFFFFFFC3FFFFF",
      INIT_2A => X"FFFFFF9BFFFBFFFFFFFDDFFCF7FFEEFC2FFFFFFFFFFFFFC3FFFFF80003F80001",
      INIT_2B => X"BFFFFFFFDDFFFEFFFEEFE3FFFFFFFFFFFFFC3FFFFF8000FFC00007F00003FFEF",
      INIT_2C => X"FDEFFFEEFE1FFFFFFFFFFFFFC3FFFFE00007F000000000003FFEFFFFFFF9BFFF",
      INIT_2D => X"FFFFFFFFFFFFFC3FFFFF0000FF000000000007FFEFFFFFFF9BFFFBFFFFFFFDDF",
      INIT_2E => X"FFC3FFFFF00007F000000000001FFEFFFFFFF9BFFFBFFFFFFFDDFFFDFFFEEFE1",
      INIT_2F => X"007F000000000001FFEFFFFFFF9BFFFBFFFFFFFDDFF3DFFFEEFE1FFFFFFFFFFF",
      INIT_30 => X"00001FFEFFFFFFF9BFFFBFFFFFFFDDFFF9FFFEEFC3FFFFFFFFFFFFFC3FFFFC00",
      INIT_31 => X"FFFF9BFFFBFFFFFFFDDFE7FFFFEEFC0FFFFFFFFFFFFFC3FFFFC00007F0000000",
      INIT_32 => X"FFFFFF9DFEF7FFFEEFC17FFFFFFFFFFFF03FFFFC00007F000000000001FFEFFF",
      INIT_33 => X"FFFFEEFF0000007E0000000FFFFFC00007FC00007F00001FFEFFFFFFF9BFFFBF",
      INIT_34 => X"0007E00000007FFFFE00003F80000FF00000FFEFFFFFFF9BFFFBF00000039FEF",
      INIT_35 => X"1FFFFFC00003FE0000FF00000FFEFFFFFFF9BFFFBF800000FBFDEFFFFEEFE800",
      INIT_36 => X"7FD0003FF00000FFEFFFFFFF9BFFFBFBFFFFFF7F9DFFFFEEFF4000007E000000",
      INIT_37 => X"000FFEFFFFFFF9BFFFFFBFFFFFEFF3CFFFFEEFFD000007E0000001FFFFF80000",
      INIT_38 => X"FFCBFFC7F8000004FF83FFFFE0FFF000007E0000003FFFFF800001FE8007FF00",
      INIT_39 => X"00017FFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFF800001FF4007FF00000FFEFFFE1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800000FFD87FFF00000FFEFFFC1FFC3FF83FC0",
      INIT_3B => X"FFFFFFFFFFFFFFF800001FFF8FFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFF800000FFFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF00000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFBFFFFFC000003FFFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0000017FFFFFF80003FFEFFFFFFF",
      INIT_41 => X"7F8E7E7FFFFC7FFFFF9FFFFFC0000003FFFEFF00001FFEFFFFFFFFFFFFFDFFFF",
      INIT_42 => X"C1EEAEF97FFFFC0000002FFF8FE00001FFEFFFFFE7FF1FFFF7FFFFFF3F0F9FFC",
      INIT_43 => X"FFC0000000CFC8FF00001FFEFFFC7E5BD16D497DF6F6D3F0716F057876A57D57",
      INIT_44 => X"000FC00001FFEFFFFC3D39FFFBFBF7F7DAFFF6EDE7FBF7CD9FDFFFBE767BFFFF",
      INIT_45 => X"FEFFFFC3D39F7FBFFFBF7EBDFF7E5E79B77C99FDF7FBE4FFEFFFFFFC00000000",
      INIT_46 => X"87FFE62BE7FFFFC7B5E61A87189FD77C3E4FFCC3FFFFF000000000007400007F",
      INIT_47 => X"9FFF7B4E7DBC7CF9FF7FFFE4FFEFFFFFFE000000000002000003FFEFFFDFE539",
      INIT_48 => X"B7CF9B1BFFFF5EFDFFFFFFE000060000000006003FFEFFFCFF139F7EFFEFBDFF",
      INIT_49 => X"EFCD5F3FFFFF80002000000000200FFFEFFFDFCD7BFFEFFF379FFDDFF737EFFB",
      INIT_4A => X"F80224440001642700FFFEFFFFCFBDEFE8DBF7A7B7F8FFFEE6BF6BEDFBAB7FDF",
      INIT_4B => X"36667007FFEFFFFFB9DFECFFFFFF327FDF7EE77FB37FFF9DFFFFF7FDF7FFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F00636D6444",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F81D5A2B228EA91700FFFE",
      INIT_4E => X"0000000000000000000000000000000FA077B6D6EE3ABB100FFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFE000FC010A2DACF0A93301FFFEFFFC000000000000000000",
      INIT_50 => X"FFFFFE801FF0770FE6EE3AF7707FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0040000082004003FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"E000FFFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000004001",
      INIT_54 => X"E9E03DF9FFF03F7FF73CF9F7BB93CFFBECE7FFFFFFC0004004181E001FFFFEFF",
      INIT_55 => X"CF7FFFF3FEEFFFBBD97F5F7FBFFFFFFA0004014081A000FFFFEFFFFF37DF7CEE",
      INIT_56 => X"F679FDEE91C6FBFFFFFFC002D5256B5E001FFFFEFFFAEB7DFFDFF6F7C9AFBDFF",
      INIT_57 => X"6CBFFFFFFE0034CE76ADE003FFFFEFFFDFEFFF9EFFFFFDFA74F3FCFF3FF3FFCE",
      INIT_58 => X"0244276AC2007FFFFEFFFEDEFFDFEBEFF7DF371A3FEFF3FFBFFFFB779FDB711C",
      INIT_59 => X"0FFFFFEFFFE6EFFEDEFEE77DF2F993FEFF3F77FFFF7679B9BF91C6D3FFFFFFF0",
      INIT_5A => X"EEFF9FED8E87DEEF3B7FEF0BF8FFFFF77E9C1BCB1C693FFFFFFF8025CEFF9C20",
      INIT_5B => X"7DE532B7FEFF3FFBFFFB77C9FDF8B1C6F3FFFFFFFD025CEF494201FFFFFFFFFF",
      INIT_5C => X"F3FF3FDF337F9FDD299EEF3FFFFFFFE800000E0000BFFFFF9BFFF7E7FD6EF9FF",
      INIT_5D => X"B9859C9E6F73FFFFFFFF80000060000FFFFFF93FFF77FBD3EFCFF7DF0BE77FEF",
      INIT_5E => X"3FFFFFFFFD0000000005FFFFFF97FFEF7B55FEFBE0FDC73EB7FEF83F0BDDF777",
      INIT_5F => X"000000017FFFFFF97FFBF78FBF5E76F7EEFF7F3FEF77F77B3ECFEBFB9DFBC9C3",
      INIT_60 => X"FFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFF4",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFD00000005FFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF40000017FFFFFFF97FFFFF",
      INIT_63 => X"0000000000000000000001FFFFFFFFFCC00019FFFFFFFF97FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFF7FFFFFFFFFC3FE1FFFFFFFFF93FFC000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_4__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_4__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_4__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(4),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_4__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_4__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_4__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_4__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_4__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_4__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE93D2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFF57FFDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFB3FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFBFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC6FFFFFFFCFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFEFFFFFFF3FFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFEFFFFFF1FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF7FFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FEFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFEFFFFF7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_22 => X"87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFF",
      INIT_23 => X"D000BFFBFF2FFFEDFFF3FBFFF000FFFFBFFFFBFFFFFFFFFFBFFFFF2FFFFFFFFF",
      INIT_24 => X"FFFFDFFCFFFFFE7FFBFFFFFFFFFFFFFFFFFFFDFFFFB8FB7FDFFFEFE3FFF0027F",
      INIT_25 => X"7FFFFBBFFFBFFFFFFFFFFFFFFFDFFFFDBFB7FFFFFBFFDFFEFFF7FFFFF3FDDFDF",
      INIT_26 => X"FFFEFFFFFFFFFFFFFFFFDDFB7FDFFF783CFFFFFF7FDFEFBFFFFFFFFFFDFFFC0F",
      INIT_27 => X"FFFFFFFFFFFFB7FDFFFF7EFFFFFF77FFEFFFFFEFFFFFFFDFFBFFBFFCFFDBFFF3",
      INIT_28 => X"FB7FDFFF6FFFFFFFF77FFFFFFFFFFF7FFFFDFFFFFBBFDBFDBFFFFFFFEFFFFFFF",
      INIT_29 => X"77FFFF77FFFFFFFFB7EFFFFFDFFFFFBBFFBFDBFFFFFFFDFFFFFFFFFFFFFFFFDF",
      INIT_2A => X"7FFFFD9FFFFFFDFFF7FBBFFFFDBFFEFFFFFFFFFFFFFFFFF7FFFCFFB7FDFFF3FF",
      INIT_2B => X"FFDFFF7FBBFDDFDBFFFFFFFBFFFFFFFFFFFFFFFFFFFB7FDFFF6FF7FFFFFF7FFF",
      INIT_2C => X"EEFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFEFFF7FFFFFFFFFFDFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFEFFF7FFFFFFFFEFFFFFFFDFFF7FBBF",
      INIT_2E => X"FFFFFFFFFFBBFFFFFFFF7FFE00F7FFFFFFFFFF7FFFFFDFFF7FBBFFFFFBFFFFFF",
      INIT_2F => X"7FBFFF7FF7FFFFF77FFFFFFFFF6FFFFFFDFFF7FBBFFFFFBFFFFFFFBFFFFFFFFF",
      INIT_30 => X"FFFF77FFFFFFFFF6FFFFFFDFFF7FBBFFDFBBFFEFFFF7FFFFFFFFFFFFFFFFFFFB",
      INIT_31 => X"FFFF7FFFFFFDFFFFFBBFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FDFFF4FF7F",
      INIT_32 => X"DFFFBFBBFFFFDBFFDFFFFFFFFFFFFFFFFFFFFFFFFB7FDFFFEFF77FFFF77FFFFF",
      INIT_33 => X"FDBFFDFFFF7FFFFFFFFFFFFFFFFFFFB7FDFFFEFF6FFFFF77FFFFFFFFF7FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFB7FDFFF7A1EFFF00F7FFFFFFFFF7FFFC03DFFF843FFFF",
      INIT_35 => X"FFFFFFFFB7FDFFF3FFDFFEFFF7FFF7FFFFF7FFFFFFDFFDFFFFFFFFDBFFDFFFE7",
      INIT_36 => X"FFFFFFFDFFEFFF7FFFDFFFFF2FFFDFF9FFFFFEFFFFFFBFFDFFFFFFFFFFFFFFFF",
      INIT_37 => X"000FFFF0FFFFF0FFF8001FFF405FFFFFE7FFDFFFEFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFCFFE3FFD80FFFE",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFA0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FE7FFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FC7FFFF07FFFF0FFFFE1FFFF803F",
      INIT_43 => X"FDFFFFFFFFFFFFFFFFFFFFFC7FC7FFFC01FFFF0FFFFF1FFFD003FFF7FFFDFFFF",
      INIT_44 => X"FFFFFFFFFFFFD7F87FFF401FFFF1FFFFF1FFFE007FFF7FFFEFFFFFFFFFFFEFFF",
      INIT_45 => X"FC7F87FFF0A8BFFF1FFFFF1FFF83E3FFF3FFFEFFFFFFFFFFFEFFFFDFFFFFFFFF",
      INIT_46 => X"C1FFF1FFFFF1FFF07C3FFFBFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1FFF0FD3FFFFFFFFBFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFC7E07FFE0F",
      INIT_48 => X"BFFFFBFFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFFFFFFFC7C07FFC1FC1FFF1FFFFF",
      INIT_49 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC7E47FFC1FE3FFF1FFFFF1FFF0FF3FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFC7827FFE7FE1FFF1FFFFF1FFE1FF3FFFDFFFFDFFFFF",
      INIT_4B => X"FFFFFFFFFFC78E7FFE3FF0FFF1FFFFF1FFF1FF3FFFFFFFFEFFFFFFFFFF7FFFFD",
      INIT_4C => X"78E7FFE3FF0FFF1FFFFF1FFF3FF3FFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFF",
      INIT_4D => X"FFF1FFFFF1FFF1FF3FFFF7FFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC",
      INIT_4E => X"FE3FF3FFFFFFFFFFFFFFFFFF3FFFFFDFFFFFFFFFFFFFFFFFFFFFC71E7FFE3FF0",
      INIT_4F => X"FFFFE7FFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFC63E7FFC7FE0FFF1FFFFF1F",
      INIT_50 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC01E7FFE7FE1FFF1F7FFF1FFF1FF3FFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFC03E7FFE1FE3FFF1F1FFF1FFE1FF3FFFFFFFFFFBFFFFF",
      INIT_52 => X"FFFFFFFFC07E7FFE3FE3FFF8E1FFF1FFE07F3FFFFFFFFFFFFFFFFF7FFFFFFDFF",
      INIT_53 => X"E7FFE1F81FFFA70FFF1FFF07C3FFFFEFFFFFF7FFFF1FFFFFFFDFFFFFFFFFFFFF",
      INIT_54 => X"F823FFF1FFF8003FFFFEFFFFFFEBFF8FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC0F",
      INIT_55 => X"E003FFFFF7FFFFFF864BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC1FE7FFE0507FF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC0FC7FFF8007FFFE03FFF1FFF",
      INIT_57 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFD3FC7FFFA02FFFFF0FFFF1FFFF007FFFFF7F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFDF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF7FFDFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFD8FFFDFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF27CFFFFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_5_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_5__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFF7FF800000FFFFFBFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"000002FFFC0003C0FEFFFFFBFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFEFFFF",
      INIT_11 => X"003C0FFFFFFFEFFFFFFFFDFFFFFFFFFFFF7FFFF7FFFFFFFF87FFFC0000003FF0",
      INIT_12 => X"FFFFFFFFFFEFFFFFFFFFFF7FFFFFF7FFFFFFFC7FFF00000000FF0000000FFF00",
      INIT_13 => X"7FFFFFFFFFDFFFFFFFDFFFFFFFC7FFF00000000FF00000007FF00003C0FFFFFF",
      INIT_14 => X"FFFFFFFF7FFFFFFC7FFE000000007F00000001FC00003C0FFFFFFFFBFFFFFFFF",
      INIT_15 => X"FFFFC7FFE07FFFFE07F80000083FC00003C0FFFFFFFFDFFFFFFF77FFFFFFFFFF",
      INIT_16 => X"FFFFF87FFFFFFF81FC03FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFDFF",
      INIT_17 => X"FFFE1F81FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFEFFFFFFC7FFE1F",
      INIT_18 => X"FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1FFFFFF83FFFF",
      INIT_19 => X"FFFFFFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFC7FFC1FFFFFF87FFFFFFFE1F03FFF",
      INIT_1A => X"FFFFFFBFFFF3FF7FFFEFFFFFFFFFC1FFFFFF87FFFFFFFE1F83FFFFFFFFFFFFFE",
      INIT_1B => X"FFFFFFFF7FFFFFFFFC1FFFFFF87FFFFFFFE1F87FFFFFFFFFFFFFEFFFFFFFFBFF",
      INIT_1C => X"FFFFFFC1FFFFFF87FFFFFFFE1F87FFFFFFFFFFFFFEFFFFFFFFBFFFFFFFF7FFFD",
      INIT_1D => X"FFF87FFFFFFFE1F07FFFFFFFFFFFFFEFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFBFF",
      INIT_1E => X"FE1F87FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFC1FFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF87FFFFFF",
      INIT_20 => X"FFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC1FFFFFF87FFFFFFFE1F83FFFFF",
      INIT_21 => X"FFF7FFF7FFFFFFFFFF7FFFFFFFC1FFFFFF87FFFFFFFE1F03FFFFFFFFFFFFFDDF",
      INIT_22 => X"FFFFFFFBFFFFFFFC1FFC3FF87FFFFFFFE1F81FFFFC07FFFFFFFDFFFFFFFBFFFF",
      INIT_23 => X"FFFFC1FF83FF87F00001FE1FC040FFE07FFFFFFFBFFFFFFFBFFFFFFFFFFEFFFF",
      INIT_24 => X"F87F00001FE1FC000FFE07FDFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_25 => X"1FE001FFE07F7FFFFEFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFC1FFC3F",
      INIT_26 => X"EFFFFF9FFFFFFFFBFFFFFFFFFFFFF7FFBFEFFFFFFFFFFFC1FFC3FF87F00001FE",
      INIT_27 => X"FFFFBFFFFFFBFFFBFFFFFFFFFFFEFFFFFFFC1FFC3FF87F00001FE1FF001FFE07",
      INIT_28 => X"FFFFFFDFFFFFFFFFFFFFFFFFC1FFC3FF87FFFFFFFE1FF803FFE07EFFFFFFFFFF",
      INIT_29 => X"FF7FFF7FFFFFFC1FFC3FF87FFFFFFFE1FFF07FFE07FEFFFFFFFFFFFFFBFFFFFF",
      INIT_2A => X"FFC1FFC3FF87FFFFFFFE1FFE07FFE07FDFFFFFFFFFFFFFBFFFFFF7FFFFFFFFFE",
      INIT_2B => X"7FFFFFFFE1FFC0FFFE07DDFFFFFFFFFFFFFBFFFFFF7FFF7FBFFFFFFFFFFFFFFF",
      INIT_2C => X"F80FFFE07DFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFC3FF8",
      INIT_2D => X"FFFFFFFFFFFFFBFFFFFEFFFF7FFFFFFFFFFFFBFFFFFFC1FFC3FF87FFFFFFFE1F",
      INIT_2E => X"FFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFC1FFC3FF87FFFFFFFE1FF81FFFE07DF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFC1FFC3FF87FFFFFFFE1FF01FFFE07DFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFC1FFC3FF87FFFFFFFE1FF01FFFE07FDFFFFFFFFFFFFFBFFFFFFFF",
      INIT_31 => X"C1FFC3FF87FFFFFFFE1FE03FFFE07FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFF81FE03FFFE07FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"7FFFE07EFFFFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFC1FFC3FF87F",
      INIT_34 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFC1FFC3FF87F80000083FE0",
      INIT_35 => X"EFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC1FFC3FF87F00000001FC07FFFE07F7FF",
      INIT_36 => X"BFEFFFDFFFFFFFFFFFFFC1FFC3FF87F00000007FC0FFFFE07FBFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFC1FFC3FF83F0000000FF81FFFFE07FEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FF83FF83F0000003FF03FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFF",
      INIT_39 => X"FFFEFFF03FFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE79FFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFF7FFFDFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_42 => X"C3E6BCB87FFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFF3FF77EFFFFFFFFFFFE7A73E1FFDC3566BFD3F861CFC7E8F2E5F9DF",
      INIT_44 => X"FFF7FFFFFFFFFFFFFDBDBBFFF8FBFA47DFCFF4FEEFFA77D9BF9F3FDEFE7DF3FF",
      INIT_45 => X"FFFFFFDBDBBF7F4FBFA77CFEFF4F6EFDAF7DBBF9F3FDEDE7FF3FFFFFFFFFFFFF",
      INIT_46 => X"87FCE32A77F9CFC656EE1AF71FBF9BFE1EDE7D87FFFFEFFFFFFFFFFFFBFFFFBF",
      INIT_47 => X"DCFF7D6EFDB87DC3F97FFDEDE7FF3FFFFFFFFFFFFFFFFDFFFFFFFFFFFFEF95BB",
      INIT_48 => X"B7DFB3BFFFDEFFFDF3FFFFFFFFF9FFFFFFFFFFFFFFFFFFFCFF1BBF7E4FB7A5FF",
      INIT_49 => X"8F8E787FFFFF7FFFBFFFFFFFFFFFF7FFFFFFDFCD33FFF4FB723FF9EFF736CFFB",
      INIT_4A => X"F7FDF9BBFFFEBBDFFF7FFFFFFF1FF8B178CC34F5FFF6F8FFE3C5FBE1F9FB43E1",
      INIT_4B => X"FBFF9FFFFFFFFFF1BFEF1FDD87CFFFFF3F8EFFBC7EF61FFEFC7C38FBCF87FFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEBBFFFFFD5FFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBDBBFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFF7FEFEFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFBFFFFF7DFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"1FFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFBFFE",
      INIT_54 => X"F4FFFFFFEFFFF0FF0FFFFFFFC7E7FF7FFFFFFFFFFFBFFFFFFFEFFFFFEFFFFFFF",
      INIT_55 => X"CFFFFFF7DFE7B79BFD7BFDEDBFFFFFFDFFFFFEFFFF7FFFFFFFFFFFDFFFFFFFF1",
      INIT_56 => X"F27FF996BBEFDFFFFFFFFFFFFFFFBFF3FFFFFFFFFFFEFB7DEBEFFFF7CFBF2F7F",
      INIT_57 => X"FDFFFFFFFFFFEF7FDBF7FFFFFFFFFFFFDE67DD3FEEFFBCF0F3F7FFFF3FF37DE7",
      INIT_58 => X"FFFFFDBF7FFFFFFFFFFFFEF67DEBFFFFF3CFE74F7FDFF3FF37DEF33FFF987BBE",
      INIT_59 => X"FFFFFFFFFFE1E7DCDFEFFF3CF37F97FDFFBF7B7DFFF27FBD9DBBEF9FFFFFFFFF",
      INIT_5A => X"7E7DDFFDBF73CFFFFD3FDFF3FF37DFFF367FD989BEFFFFFFFFFFFFFFFFDEFFFF",
      INIT_5B => X"3CF63E73FDFF3FF37DFBF3EFF9D39BEFDFFFFFFFFEFDA311B6BDFFFFFFFFFFFF",
      INIT_5C => X"F3FF3BCEB33CFF9FC99EFFFFFFFFFFF7FFFFFFFFFF7FFFFFC7FFF6E7DD8FFCFF",
      INIT_5D => X"9FFDF59EEEBFFFFFFFFFFFFFFF9FFFFFFFFFFC7FFF76FBBAFFFFF3CEEF793FDF",
      INIT_5E => X"FFFFFFFFFEFFFFFFFFFBFFFFFFC7FFEF70FFDFFEFFBCEF36B3FDF7BFFBE1D073",
      INIT_5F => X"FFFFFFFEFFFFFFFC7FFEF7C7BF6CEFFFEEFD7F3FDFF3F73D7C5FBF9B9BFBC9E7",
      INIT_60 => X"FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFB",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFEFFFFFFFBFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFBFFFFFEFFFFFFFFC7FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFE000FFFFFFF3FFFE7FFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFF000FFFFFFFFC01FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"000FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_5__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_5__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_5__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(5),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_5__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_5__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_5__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_5__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_5__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_5__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFE600006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF40000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000002FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000004FFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF900000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"C0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF00000001C700000001FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFF00000017FFD8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFC000000BFFFFA000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFF80000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFF000001FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFF000001FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFE000003FFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FF000007FFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF000007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFF00000",
      INIT_23 => X"D000FFBBFF3FFFEFFFF3F9FFF800BFFFC00007FFFFFFFFFF80000367FFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFBFFFC00007FFFFFFFFFFE0000767B7FDBFFCFE7FFF002FF",
      INIT_25 => X"7FFFFBBFFF800007FFFFFFFFFFE0000387B7FFBFFBFFDFFFFFFFFFFFFFFDFFDD",
      INIT_26 => X"0001FFFFFFFFFFFF00001FFB7FDBFFF83FFFFFFFFFDFEFFFFFFBFFFFFFFFFC0F",
      INIT_27 => X"FFFFF00003FFB7FDBFF7FFFFFFFFFFFFFEFFFEEFFFFFFFFFFFBFBFFFDFDBFFF8",
      INIT_28 => X"FB7FDBFF6FF7FFFFFFFFFFEFFFF77FFFFFFFFFBFFFFFFFFDBFFF80001FFFFFFF",
      INIT_29 => X"FFFFFFFFFFFEFFFFBEEFFFFFFFFBFFFFFDFFDBFFF00003FFFFFFFFFFFF80003F",
      INIT_2A => X"6FFFFFBFFFFFFFFFB7FFFFDFFDBFFF00001FFFFFFFFFFFF80001FFB7FDBFF7FF",
      INIT_2B => X"FFFFFB7FFFFFFFDBFFE00007FFFFFFFFFFFFFFFFEFFB7FDBFF9FFFFFFFFFFFFF",
      INIT_2C => X"FE03BFFE00007FFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFEFFFFFFFEFFFFDFFFFF",
      INIT_2D => X"03FFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFEFFFFFFFEFFFFEFBFFFFFFFFB7FFFF",
      INIT_2E => X"FFFFFFFFFFBFFFBFFFFFFFFEFFFFFFFEFFFFFF7FFFFFFFFB7FFFFEFFFBFFF000",
      INIT_2F => X"7FFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFB7FFFFF7FFBFFF00007FFFFFFFFF",
      INIT_30 => X"FFFFFFFFFEFFFFFFFFFFFFFFFB7FFFFFE07BFFF0000FFFFFFFFFFFFFFFFFFFFB",
      INIT_31 => X"FFFFFFFFFFFFFFBFFFFFFFFDBFFE0000FFFFFFFFFFFFFFFFFFFFB7FDBFFEFFFF",
      INIT_32 => X"FFFBFFFFFFFFDBFFE0000FFFFFFFFFFFFFFFFFFFFB7FDBFFEFFFFFFFFFFFFFEF",
      INIT_33 => X"FDBFFE00007FFFFFFFFFFFFFFFFFFFB7FDBFFEFF6FFFFFFFFFFEFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFB7FDBFF77EEFFEFF7FFFFEFFFFFFFFFFFDFFFFBFBFFFF",
      INIT_35 => X"FFFFFFFFB7FDBFFFFFFFFFFFFFFFF6FFFFFFFFFBFFFFFDFFF7FFFFDBFFE00007",
      INIT_36 => X"FBFFBFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFEFFFFFFBFFE00007FFFFFFFFFFF",
      INIT_37 => X"000FFFF1FFFFF8FFFC003FFF803FFFFFC3FFE00007FFFFFFFFFFFFFFFFFFFF7F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFF87FC7FFE007FFE",
      INIT_39 => X"FFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFE00007FFFFFFFFFFFFA0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF80001FFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"00FFFFFFFFFFFFFFFFFFFFFFBFFBFFFBFEFFFFFFFFFFFFFFFFFDFFF80003FFFF",
      INIT_44 => X"FFFFFFFFFFFFEBF7BFFF3FEFFFFFFFFFFFFFF9FF9FFF00001FFFFFFFFFFFF000",
      INIT_45 => X"FFBF7BFFEF8F3FFFFFFFFFFFFF7FFDFFF80001FFFFFFFFFFFF00000FFFFFFFFF",
      INIT_46 => X"BFFFFFFFFFFFFFFF7FDFFF800007FFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEEFEDFFFC00007FFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFBEFBFFFEF",
      INIT_48 => X"C00007FFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFBFFBFFDDFDDFFFFFFFFF",
      INIT_49 => X"FFFFF000000FFFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFEDFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFBFFBFFDFFEFFFFFFFFFFFFFFFFEDFFFE00001FFFFF",
      INIT_4B => X"FFFFFFFFFFFBF7BFFDBFEFFFFFFFFFFFFFEFFEDFFFC00000FFFFFFFFFE000000",
      INIT_4C => X"B7FBFFDBFEFFFFFFFFFFFFFEFFEDFFFE000007FFFFFFFFC000000FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFEFFEDFFFE000003FFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFEDFFFF000003FFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFBEFBFFDBFEF",
      INIT_4F => X"00001FFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFAFFBFFFFFEFFFFFFFFFFFF",
      INIT_50 => X"F80000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFEFFFFFF6FFFFFFFFFEDFFFF0",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFEFFFFFFEEFEDFFFFC000003FFFFF",
      INIT_52 => X"FFFFFFFFFFFFBFFDFFFDFFFFFEFFFFFFFFFEDFFFFC000000FFFFFE80000000FF",
      INIT_53 => X"FBFFFFFBFFFFFEFFFFFFFF7BFDFFFFC000000FFFFFA00000000FFFFFFFFFFFFF",
      INIT_54 => X"F7BFFFFFFFFFFFDFFFFF0000001FFFD000000000FFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_55 => X"FFFDFFFFF80000001E70000000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFDFBFF",
      INIT_56 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FF7FFFDFDFFFFFFF",
      INIT_57 => X"0000000FFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFEF3FFFFFFFE7F9FFFFF80",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF1FFFFFFFFFFFFFFFFF8000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000060001FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000060003FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF000000000013E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFE0000000000FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"00000002FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFE0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000DFFE0007FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400005FFFE000FFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFB839FFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_6_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_6__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"E000000FFFFFFFFFFFFFFC007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"000001FFFE0007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF",
      INIT_11 => X"007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF80000001FF8",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF00000000FF80000007FF80",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFE000000007F80000003FE00007E0FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFC7FFE000000007F80000003FE00007E0FFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFC7FFC0FFFFFF03FFFFFFF01FC00007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFF83FFFFFFFC1F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFC1F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1F",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1FFFFFF83FFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC1FFFFFF83FFFFFFFC1F81FFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFEFFFC1FFFFFF83FFFFFFFC1F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFF83FFFFFFFC1F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FC1F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F03FFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFF83FFFFFFFC1F81FFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFEFFFC1FFC1FF83F80001FC1F80FFFFE0FFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"EFFFC1FFC1FF83F80001FC1F803FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"F83F80001FC1FC000FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"1FE001FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1F",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83F80001FC",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83F80001FC1FF001FFC0F",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83FFFFFFFC1FFC03FFC0FFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFEFFFC1FFC1FF83FFFFFFFC1FFE03FFC0FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFC1FFC1FF83FFFFFFFC1FFE07FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"3FFFFFFFC1FFC07FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_2C => X"FC0FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF8",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83FFFFFFFC1F",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83FFFFFFFC1FF80FFFC0FFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83FFFFFFFC1FF81FFFC0FFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFEFFFC1FFC1FF83FFFFFFFC1FF03FFFC0FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"C1FFC1FF83FFFFFFFC1FF03FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFC1FE07FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_33 => X"7FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83F",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83FFFFFFF01FC0",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFC1FF83F80000003FC0FFFFC0FFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFEFFFC1FFC1FF83F80000003F80FFFFC0FFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFEFFFC1FFC1FF83F80000007F81FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFC1FF83F8000001FF01FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_41 => X"FFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"C1F7ACB83FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFC5A77F1C9D83D76E4F3F061DFC73873E73B57",
      INIT_44 => X"FFFFFFFFFFFFEFFFFDBB7BE495FBF36A6FDFF6E5EF96F7EBD3BF7FDF7EF9FBFF",
      INIT_45 => X"FEFFFFDBB7BEC95FBFB4A79DFF6EDEFB6F7EBD3BF7FDF6F7FFBFFFFFFFFFFFFF",
      INIT_46 => X"8C9DA33B7A7BDF462DEE379709D3BB7C1F6F7D83FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"BDFF78DEFB7D7EC53B3FFDF6F7FFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFED8B7B",
      INIT_48 => X"97EFDBBFFFDF7E79FBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDFE77BEC95FB7B527",
      INIT_49 => X"068C783FFFFFFFFFBFFFFFFFFFFFFFFFEFFFDFEBBBE48DFB7B527DDFF7ACEF97",
      INIT_4A => X"FFFFF9FFFFFFFFFFFFFFFEFFFD1B98F1CCD83CF727D1F0EE63C73FE0FDAFC7C1",
      INIT_4B => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_55 => X"CDFBFFB3CEEFF7BBDDEBFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_56 => X"F779FDC63BECC3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE79EBCDF6F7CFAFBD7E",
      INIT_57 => X"CD3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE779FBCFFFFFDFAF8E7FCFFBFFB3CCE",
      INIT_58 => X"FFFFFFFFFFFFFFFFFEFFFE7F79C9CFFFF7DF2FAF7FCFFBFFB3CFF7679FDD7BBE",
      INIT_59 => X"FFFFFFEFFFF4F79D9CFFF07DF673D7FCF03F833CFF3779C1DFBBECD3FFFFFFFF",
      INIT_5A => X"7F79DFCF9F07DFFF397FCF03F033CFF376981DEBBEC93FFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"7DE17297FCFFBFFB3CFF37E1FD94BBECF3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_5C => X"FBFFB3DF377C9FD91BBCCF3FFFFFFFFFFFFFFFFFFFFFFFFFC7FFE4F7985CF9FF",
      INIT_5D => X"99F99DBBBC33FFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF984CF7FF7DE13237FCF",
      INIT_5E => X"3FFFFFFFFFFFFFFFFFFFFFFFFFC7FFCE737FFCEFFFFDEFB3B7FCFF3FF3D9E677",
      INIT_5F => X"FFFFFFFFFFFFFFFC7FFFF3873FCCFEF7FCFF3F7FCFF7F77D3E4FFB9BB9F9EBE7",
      INIT_60 => X"FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC7FFFFF",
      INIT_63 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC7FF8000000000000000000000000",
      INIT_65 => X"000FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_6__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_6__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_6__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(6),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_6__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_6__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_6__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_6__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_6__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_6__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF000000003800000001FFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE0000000FFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFE0000007FFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFC0000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFE000003FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFF800001FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF000007FFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FE00000FFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFF80000",
      INIT_23 => X"EFFF7FC7FEDFFFF3FFFC07FFFFFF7FFFC00003FFFFFFFFFFC00007FFFFFFFFFF",
      INIT_24 => X"FFFE3FFE000FFF0007FFF800007FFFFFFFFFFC00003FFCFFE7FFF01FFFEFFDFF",
      INIT_25 => X"FFE0047FFF80000FFFFFFFFFFFE00003FFCFFC7FFC003FFE000FFC0007FE3FE3",
      INIT_26 => X"0000FFFFFFFFFFFE00003FFCFFE7FF87C1FFE000FFE0107FE1FC3FFFE3FFC3F0",
      INIT_27 => X"FFFFF00001FFCFFE7FF8FF0FFFFF8FFFF1FFFF1F87FFFE3FFC7FC7FE3FE7FFF8",
      INIT_28 => X"FCFFE7FF9FF8FFFFF8FFFF1FFFF8F0FFFFE3FFC7FC7FE3FE7FFF00001FFFFFFF",
      INIT_29 => X"8FFFFF8FFFF1FFFFC71FFFFE3FFC7FC7FE3FE7FFF00001FFFFFFFFFFFF00001F",
      INIT_2A => X"9FFFFC61FFFFE3FFCFFC7FE3FE7FFF00003FFFFFFFFFFFF80001FFCFFE7FF8FF",
      INIT_2B => X"FE3FFCFFC7FE3FE7FFF00003FFFFFFFFFFFF80001FFCFFE7FFFFF8FFFFF8FFFF",
      INIT_2C => X"E1FC7FFF00003FFFFFFFFFFFFFFFFFFFC0007FFFFF8FFF000FFFF1FFFFE03FFF",
      INIT_2D => X"07FFFFFFFFFFFFFFFFFFFC0007FFFFF8FFF000FFFF1FFFFF07FFFFE3FFCFFC7F",
      INIT_2E => X"FFFFFFFFFFC0007FFFFF8FFF000FFFF1FFFFF0FFFFFE3FFCFFC7FF0007FFE000",
      INIT_2F => X"FFC7FFFFF8FFFFF8FFFF1FFFFF8FFFFFE3FFCFFC7FF8007FFE00007FFFFFFFFF",
      INIT_30 => X"FFFF8FFFF1FFFFF8FFFFFE3FFCFFC7FFFFC7FFE00007FFFFFFFFFFFFFFFFFFFC",
      INIT_31 => X"FFFF8FFFFFE3FFC7FC7FFFFE7FFE00007FFFFFFFFFFFFFFFFFFFCFFE7FF1FF8F",
      INIT_32 => X"3FFC7FC7FFFFE7FFE00007FFFFFFFFFFFFFFFFFFFCFFE7FF1FF8FFFFF8FFFF1F",
      INIT_33 => X"FE7FFE0000FFFFFFFFFFFFFFFFFFFFCFFE7FF1FF9FFFFF8FFFF1FFFFF8FFFFFE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFCFFE7FF8FF1FFFFF8FFFF1FFFFF8FFFFFE3FFC7FC7FFF",
      INIT_35 => X"FFFFFFFFCFFE7FF8001FFE000FFFF9FFFFF8FFFC003FFE000FFFFFE7FFE0000F",
      INIT_36 => X"C7FFC003FFE000FFFF1FFFFF8FFFC003FFE001FFFFFC7FFE0000FFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFF8FF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFF00003FFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF00003FFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"01FFFFFFFFFFFFFFFFFFFFFE3F87FFFC01FFFF0FFFFE1FFFE003FFF00001FFFF",
      INIT_44 => X"FFFFFFFFFFFFE3F87FFF8007FFF0FFFFE1FFFC003FFF80001FFFFFFFFFFFF000",
      INIT_45 => X"FE3F07FFF0707FFF0FFFFE1FFF8003FFF80000FFFFFFFFFFFE00001FFFFFFFFF",
      INIT_46 => X"C3FFF0FFFFE1FFF0FE3FFF80000FFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1FFF1FE3FFF800007FFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFE3F07FFE1F",
      INIT_48 => X"C00003FFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFE3E07FFE3FE3FFF0FFFFE",
      INIT_49 => X"FFFFF800001FFFFFFFFFFFFFFFFFFFFFE3C07FFC3FE1FFF0FFFFE1FFE1FE3FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFE3C47FFC3FF1FFF0FFFFE1FFE1FE3FFFC00003FFFFF",
      INIT_4B => X"FFFFFFFFFFE38C7FFC7FF1FFF0FFFFE1FFE1FE3FFFE00001FFFFFFFFFF000001",
      INIT_4C => X"38C7FFC7FF1FFF0FFFFE1FFE1FE3FFFE00000FFFFFFFFFE000001FFFFFFFFFFF",
      INIT_4D => X"FFF0FFFFE1FFE1FE3FFFF000007FFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"FE1FE3FFFF000001FFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFE31C7FFC7FF1",
      INIT_4F => X"00000FFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFE31C7FFC3FF1FFF0FFFFE1F",
      INIT_50 => X"FC0000001FFFFFFFFFFFFFFFFFFFFFE23C7FFC3FF1FFF0F9FFE1FFE1FE3FFFF8",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFE07C7FFC3FE1FFF0F1FFE1FFF1FE3FFFF8000007FFFFF",
      INIT_52 => X"FFFFFFFFE07C7FFE1FC3FFF0F1FFE1FFF0FE3FFFFC000001FFFFFF00000001FF",
      INIT_53 => X"C7FFE0FC3FFF0F1FFE1FFF87E3FFFFE0000003FFFFC00000001FFFFFFFFFFFFF",
      INIT_54 => X"F841FFE1FFF8003FFFFE00000007FFE000000001FFFFFFFFFFFFFFFFFFFFFE0F",
      INIT_55 => X"C003FFFFF00000000180000000001FFFFFFFFFFFFFFFFFFFFFE0FC7FFF0207FF",
      INIT_56 => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFE1FC7FFF800FFFF803FFE1FFF",
      INIT_57 => X"0000001FFFFFFFFFFFFFFFFFFFFFE1FC7FFFC01FFFFC07FFE1FFFF803FFFFF80",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000020001FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000E0001FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFF800000000001E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFC00000000007E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"00000001FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FE0",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFE0007FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFE000FFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFC007FFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00F",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_7_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_7__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFF5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDBFBEFFBFFAFF7FEDFFFEFEFBF7EDDBFFAF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_46 => X"7FF7DFDFDFFFFFBFFFFDFF7EFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF",
      INIT_48 => X"FFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FF7FBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFDFF7EFFFFFB7BFFEFFF77FDFBF77FFFD7BFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"3307F07FFF1F787C3EF7BEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFF7FE0F0E33DFDEFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFDF7F7FFFFFDFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFFDF7FFFFFFFDFFFFFFFFFFFDFFFFFFFFEFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFDF7FFFFFFEFFFFFFFFFFFFDFFFFFFFF6FFFFFFFFFFFFFF",
      INIT_5A => X"9FFFFDFE77FFFF77EFFFFFFFFFFFFDFFF9FFFF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_5D => X"FFFFFBFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEF7FFFFFB7FFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEFF77F7FFFFF7FFFFFFFFFBFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFDFFFFFEFFF70FDFFBFFFFFF0FF8FEFFBF77FC7FFFF7FF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_7__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_7__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_7__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(7),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_7__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_7__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_7__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_7__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_7__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_7__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDC5AA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFF8CBEA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF5EFBBB65FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"619FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0387CC",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE55FFFFFFB9FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFEABFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFF6CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFC27FFFFFFFF8D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"C7FFFFFFFFFF61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"F85BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF97FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFA9FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFE9FFFFFFB7FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFE43FFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFD9DFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF492D03FFFFE5FFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFE0FF079FFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFE7FFFF991FFB8DFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFCFFFFFAAEF9F02FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FAFFDF07FFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFDC",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFBBFFFFFF81FFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFA6FFFFFEC2FFFD9FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFF5FFFFFFFF43FFE5FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFB9FFFEF7FFFFFFFDDFFF6BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FCDFFF4FFFFFFFFF40FFF1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFED7FF1FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF1FFE3BFFF",
      INIT_22 => X"7BFFFFFFF7FEFFF7F7FFE7FFFC7FFF8F3FFFEFF3FFFF3FFEDFFFFFFFFFFA7FF8",
      INIT_23 => X"A8013F97FFCFFFF3FFF2C7FFF0017FFF8FFFDFFFFFFFFFFE87FFC6D7EFF83FFF",
      INIT_24 => X"FFFDDFFF3057FF2047FFFFFFF9FFFFFFFFFFFE7FFDC5FB7FA3FFEA8BFFE002FF",
      INIT_25 => X"7FF387BFFF8FFFADFFFFFFFFFFCBFFCD1F87FEBFF904FFFE80DFF91F07FCBFF5",
      INIT_26 => X"FFF9DFFFFFFFFFFF5FFD1FFAFFB3FF83DBFFF0117FB3D9FFC5FC3FFFF1FFC7F4",
      INIT_27 => X"FFFFF1FFE9FFAFFB3FF12C1FFE7FF7FDC27BF62FA3FFFF1FF8F0B7FF172BFFFA",
      INIT_28 => X"FAFF93FF1FF2FFFFFB7FFEBFFFF0FBFFFFF1FF87FD7FE3FEBFFF5FFF1FFFFFFF",
      INIT_29 => X"AFFE8127FC2383FFE6EFFFFF1FFA7F97FCB0EBFFFFFFE9FFFFFFFFFFFE00006F",
      INIT_2A => X"3FFFFE4BFFFFF1FFF3FAFFFBFCBFFE3FFEDFFFFFFFFFFFF1FFFFFFA7FE3FF3FF",
      INIT_2B => X"FF1FFFBF8FFCDFCBFFFBFFEFFFFFFFFFFFFF80003FFB7F83FFFFF27FDFF47FFE",
      INIT_2C => X"FDB5BFFF3FFF1FFFFFFFFFFFFFFFFFFFB40D3FFFFFA7FE41F7FFE3FFFFEB7FFF",
      INIT_2D => X"F7FFFFFFFFFFFF7FFFEFFAFFE3FFFFFE7FE3F17FFE3FFFFE2BFFFFF1FFFBFBFF",
      INIT_2E => X"FFFFFFFFFFA4063FFFFFF7FEC297FFE3FFFFA57FFFFF1FFFBFBFFFCF6BFFC7FF",
      INIT_2F => X"0083FFDFFA7FE01C7FFE3FFFFF0FFFFFF1FFFBFBFFFF00BFFEFFFEFFFFFFFFFF",
      INIT_30 => X"FDFF07FFE3FFFFF1FFFFFF1FF97FFFFFA0DBFFFFFFFBFFFFFFFFFFFFFFFFFFFB",
      INIT_31 => X"FFFF97FFFFF1FF9BF83FFFFCBFFC7FFD5FFFFFFFFFFFFFFFFFFFA7F93FF5FF07",
      INIT_32 => X"1FFBBF83FFFFCBFFF7FFB7FFFFFFFFFFFFFFFFFFFAFFB3FF3FFEFFFFF37FFE3F",
      INIT_33 => X"FEBFFC7FFB7FFFFFFFFFFFFFFFFFFFAFFB3FFEFF57FFFF77FFE3FFFFF97FFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFAFFB3FF829AFFE8167FFE3FFFFF97FFE059FFCD033FFF",
      INIT_35 => X"FFFFFFFFBFF87FF8173FFE81D7FFE9FFFFFCFFFF0FDFFF0CEFFFFFCBFFC7FFBF",
      INIT_36 => X"F7FFCB15FFF7F17FFF4FFFFF37FFEFADFFEC1CFFFFFDBFFCBFFB7FFFFFFFFFFF",
      INIT_37 => X"8017FFE4FFFFF5FFF9007FFEE29FFFFFFFFFC3FFAFFFFFFFFFFFFFFFFFFFFBFF",
      INIT_38 => X"FF7FFFDFFDFFFE07FFFFFBDFFCBFF9FFFFFFFFFFFFFFFFFFFF9FFA3FFC063FFF",
      INIT_39 => X"FFFFFFFFFFFFFFF3FFBFFFFFFFFFFFFFFFFFFFFF7FB3FFFC3FFFFFFE7FFD7FFF",
      INIT_3A => X"FFFC3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFD3FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFEBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFBFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFF7FFDFFDFFFBFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF5FFEBFFFFFFFFFFFF9FFFEFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFBDFFFFFFFF",
      INIT_42 => X"FFFFFFFF9FFFBFFFFFFFFFFFFFFFFFFFFFC7F9BFFFF1BFFFF57FFFD3FFFF007F",
      INIT_43 => X"F0FFFFFFFFFFFFFFFFFFFFFE1F83FFFD7E3FFFFFFFFCF7FFDC01FFFAFFE97FFF",
      INIT_44 => X"FFFFFFFFFFFFD5F8FFFF289FFFF2FFFFE1FFFA3A5FFF0FFF3FFFFFFFFFFFF0FF",
      INIT_45 => X"FD7EFFFFD1C137FF0FFFFE3FFD19FDFFFAFFFCFFFFFFFFFFFEDFFF0FFFFFFFFF",
      INIT_46 => X"65FFF0FFFFE3FFD981DFFFDFFFBFFFFFFFFFFFDBFFF0FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"3FFFCE6DFFF9FFFC7FFFFFFFFFFB7FFF0FFFFFFFFFFFFFFFFFFFFFD7F1FFFF0F",
      INIT_48 => X"CFFFEFFFFFFFFFFF87FFF0FFFFFFFFFFFFFFFFFFFFFD7E3FFFD9FDE7FF0FFFFE",
      INIT_49 => X"FFFFB67FFF0FFFFFFFFFFFFFFFFFFFFFD7E7FFFC5FE5FFF0FFFFE3FFF2FCDFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFD7CCFFFF4FC97FF0FFFFE3FFF17EDFFFCBFFF3FFFFF",
      INIT_4B => X"FFFFFFFFFFD181FFFBFFFCFFF0FFFFE3FFD8FEDFFFF5FFF6FFFFFFFFFB0FFFF0",
      INIT_4C => X"579FFF9BFEFFFF0FFFFE3FFCBFEDFFFF9FFFA7FFFFFFFFD1FFFF0FFFFFFFFFFF",
      INIT_4D => X"FFF0FFFFE3FFEB7EDFFFE1FFFDBFFFFFFFFA5FFFF0FFFFFFFFFFFFFFFFFFFFFD",
      INIT_4E => X"FF3FEDFFFFCFFFEEFFFFFFFE93FFFF0FFFFFFFFFFFFFFFFFFFFFD409FFFD3FEB",
      INIT_4F => X"7FFE27FFFFFDFCFFFFF0FFFFFFFFFFFFFFFFFFFFFD43DFFFFBFE9FFF0F7FFE3F",
      INIT_50 => X"F0DFFFFF0FFFFFFFFFFFFFFFFFFFFFD31DFFFC5FF9FFF6FCFFE3FFF1FEDFFFF7",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFD7F9FFFF1FF97FF0FCFFE3FFE7FEDFFFF33FFF89FFFFF",
      INIT_52 => X"FFFFFFFFD639FFFF5ECBFFFAE0FFE3FFEAFCDFFFEADFFFAF7FFFFCDDFFFFF0FF",
      INIT_53 => X"9FFFC87B7FFFAE9FFE3FFDA9BDFFFFF1FFFD77FFFFAA3FFFFF0FFFFFFFFFFFFF",
      INIT_54 => X"F6CDFFE3FFFB00DFFFFF1FFFFA5A7C58BFFFFFF0FFFFFFFFFFFFFFFFFFFFFDFD",
      INIT_55 => X"8405FFFFF6FFFFC1BC5D27FFFFFF0FFFFFFFFFFFFFFFFFFFFFD819FFFF9E3FFF",
      INIT_56 => X"FFFFE8FD4FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFDBFBFFFF9057FFF599FFE5FFF",
      INIT_57 => X"FFFFFF0FFFFFFFFFFFFFFFFFFFFFC2FEFFFF844FFFFFEBFFD3FFFC203FFFFFB7",
      INIT_58 => X"FFFFFFFFFFFFFFFFFF1F83FFEE0FFFFFF07FFC3FFFF803FFFFFB3FFFFFB7FAFF",
      INIT_59 => X"FFFFFFCBFF7FFFFFFFFFFDFFFFFBFFFFE0BFFFFFF5FFFFFD80DFFFFFFFF1FFFF",
      INIT_5A => X"FFFF0FFFFFF97FFFBFFFFE07FFFFFF67FFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFD8BFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFBFF7",
      INIT_5C => X"FFFFFFFEC3FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFF0FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"97FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF587",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1BFFFFFFFFFFE",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4BFFFFFFFFFEEA7FF9FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF33FFFFFFFFC3D7FF8FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFE80BFFFFFFF30E7FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFD35FFFFFFEEBE7FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"1FFFF9D9FE7FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDE7FFC68F7E7",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9F1FF0EFFFE7FD7FFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAAFE797FFE7F97FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFEB267FFFE7F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFDFFFFFFE7D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFE7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6EF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8F7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_8_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_8__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F3FFFFCFFFFFFFFEBFFFEA00FC0FC000019FE8000013FFFFFFFFFFFFE41A7FFF",
      INIT_10 => X"00002BFFFFE003C0FD7FFFF6FF7FFFFE5FFFFFFFFFFFF8D75D7FFFFFFFFCBFFF",
      INIT_11 => X"FFBDF7CFFFFFF7EFFFFFFCFFFFFFFFFFFFA7FFABFFFFFFFFABFFFAFFFFFFAFFC",
      INIT_12 => X"07BE800001EFFFFFFFFFFE4FFFFF85FFFFFFF93FFF3FFFFFFDFF3FFFFF17FF8F",
      INIT_13 => X"BFFFFFFFFF1FFFFFFFC7FFFFFFB7FFEF7FFFFEFFF3FFFFFE3FEFFFF3DE7F0000",
      INIT_14 => X"FFFFFFFF1FFFFFFB7FFCFFFFFFE73F0000017BFC7EFFFFF7EFFFFCFFFFFFFFCE",
      INIT_15 => X"FFFFB7FFEF3FFFFD7BF7FFFFF3FFAF980BE0FFFFFFFDFF80000FF7FFFFFFFFFB",
      INIT_16 => X"FFFFFB3FFFFFFF8BF9FBFFFFFFFFFFFFCCFFFFFFFF3FFFFFFFFB7FFFFFFFF5FF",
      INIT_17 => X"FFFDCFFEFFFFFFFFFFFFFDCFFFFFFFF7FFFFFFFF5FFFFFFFFFC7FFFFFB7FFDDF",
      INIT_18 => X"FFFFFFFFFFECFFFFFFFB7FFFFFFFEFFFFFFFFFFFBFFFFFEFFF99FFFFFF3BFFFF",
      INIT_19 => X"D7FFFFFFB7FFFFFFFEFFFFD8AFFFFFFFFFFA7FF99FFFFFF53FFFFFFFC8FBFFFF",
      INIT_1A => X"FFFFFF7FFFE3311FFFD7FFFFEFFF99FFFFFF33FFFFFFFEBFB7FFFFFFFFFFFFFE",
      INIT_1B => X"3FF0FFFEBFFFFEFFF99FFFFFF33FFFFFFFEBFBBFFFFFFFFFFFFFDEFFFFFFFB7F",
      INIT_1C => X"FFFFFF99FFFFFF33FFFFFFFEBFFBFFFFFFFFFFFFFDEFFFFFFFB7FFFFFFE7FFFA",
      INIT_1D => X"FFF33FFFFFFFEBF77FFFFFFFFFFFFFDD7FFFFFFB7FFFFFFEFFFF3FFFD7FFFDFF",
      INIT_1E => X"FEBF73FFFFFFFFFFFFFFCFFFFFFFB7FFFFFFFFFFD7FFFF1FFFDFFFFFFFF99FFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFB7FFFFFFFFFFBFFFFFFFFFEFFFFFFFF99FFFFFF33FFFFFF",
      INIT_20 => X"FFFFFFB7FFFFFF3FFFBFFFFFE7FFEFFFFFFFF99FFFFFF33FFFFFFFEBF37FFFFF",
      INIT_21 => X"FFE7FFF7FFFFFFFFFFBFFFFFFF99FFFFFF33FFFFFFFEBF7FFFFFFFFFFFFFF9CF",
      INIT_22 => X"FFF3FFF7FFFFFFF99FFCDFF33F40004FEBFDDFFFFCEFFF57FEF9E7FFEBFB7FFF",
      INIT_23 => X"FFFF99FFCFFF33FBFFFDFEBFBFB7FFEEFFFD80079F7FFE7FB7FFFFFEFFFEFFE2",
      INIT_24 => X"F33F3FFFBFEBFEF6DFFEE7F63FFFF3EFFFFBFB7FFFFFDFFFCFF944FFDFFFDFFF",
      INIT_25 => X"BFFFF8FFEE7EBFFFFCFF7FFF7FB7FFFFFEFFF9FFEFABFCFFFEFFFFFFF99FF8FF",
      INIT_26 => X"F79FFFBFE8000FFB7FFFFF9FFFDFEFFFFFCFFFEFFFFFFF99FF8FFF33FC0005FE",
      INIT_27 => X"FF7FB7FFFFF3FFF9FFFFFCFFFFFFFFFFFFF99FF8FFF33F40004FEBFE4F9FFEE7",
      INIT_28 => X"7FFF3F9FFFFFFFFFE7FFFFFF99FF8FFF33F40007FEBFFB71FFEE7EE8FFE3FE7F",
      INIT_29 => X"7E3FFF7FFFFFF99FF8FFF33FFFFFFFEBFFEF3FFEE7EF7FFFFFFFFFFFFB7FFFFF",
      INIT_2A => X"FF99FF8FFF33FFFFFFFEBFFE63FFEE7EDFFFFFFFFFFFFFB7FFFFFFFFF3FBFFFE",
      INIT_2B => X"3FFFFFFFEBFFCF7FFEE7EFFFFFFFFFFFFFFB7FFFFE7FFF3F7FFFE7FBFFF3FFFF",
      INIT_2C => X"F9E7FFEE799FFFFFFFFFFFFFB7FFFFEFFFF7FFFFFF7FFFFFDFFFFFF99FF8FFF3",
      INIT_2D => X"FFFFFFFFFFFFFB7FFFFD7FFE7FBFFFFFFFFFFFFFFFFF99FF8FFF33FFFFFFFEBF",
      INIT_2E => X"FFB7FFFFEFFFE7FBFFFFFFFFFFDFFFFFF99FF8FFF33FFFFFFFEBFFFDFFFEE7BD",
      INIT_2F => X"FE7F3FFFFFFFFFFDFFFFFF99FF8FFF33FFFFFFFEBFF7EFFFEE7FFFFFFFFFFFFF",
      INIT_30 => X"FFFFAFFFFFF99FF8FFF33FFFFFFFEBFF3FFFFEE78FFFFFFFFFFFFFFB7FFFFCFF",
      INIT_31 => X"99FF8FFF33FFFFFFFDDFE79FFFEE7ACFFFFFFFFFFFFF3FFFFFFFFFEFF3FFFFFF",
      INIT_32 => X"FFFFFFBBFE7FFFFEE7FEFFFFFFFFFFFFF77FFFF8FFFEFFFFFFF7EFFFF9FFFFFF",
      INIT_33 => X"7FFFEE7D73FFFEBF80000133FFFFAFFFF3F7FFFE423FFFEFFFFFF99FF8FFF33F",
      INIT_34 => X"0017E7FFFFFE7FFFF9FFFF7FBFFFF7F3FFFDFFFFFF99FF8FFF33F8000021FFCF",
      INIT_35 => X"F7FFFFFFFFF7FBFFFDFFBFFFFFFFFFF99FF8FFF33F400001BFFEE7FFFEE7FFA0",
      INIT_36 => X"DFCFFFEFFBFFFDFFFFFF99FF8FFF33F3FFFFFF7FFDFFFFEE7F1FFFFEBEFFFFFF",
      INIT_37 => X"FFEFFFFFFA7FFB1FF4BFC000006FF63FFFFE97FF600017E800000AFFFFFFFFFF",
      INIT_38 => X"FFE9FFF7FA00001EFF47FFFFF17FEC00017E8000015FFFFF9FFFFBFF3FFBFFBF",
      INIT_39 => X"FFFF7FFC1FFFFDE7FFFFFFF7FFFFFFFFFFFFF9FFFFBFF9FD7FFBFFFCFFFFFFBD",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFDFF97FFFFBFFFCFFFFFFC1FF85FF83F7F",
      INIT_3B => X"FFFFFFFFFFFFFFFDFFFFE7FFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFDFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF3FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFB",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFDFFFFF9FFFFFFF3FFF",
      INIT_40 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDFFFFFDFFFFFBF3FFFCFFFFFFFFFF",
      INIT_41 => X"7BBE1E33BDFFBF7BFFC7FFFF8FFFFFEBFFFC7FFFFFAFFFFFFFFFFFFFFFFCFFFF",
      INIT_42 => X"DFEE7FDCFFFFFCFFFFFFD7FF87F7FFFAFFFFFFDFD37FFEBF973EF7FFBF8FEDFD",
      INIT_43 => X"FFCFFFFFFEB6397CFFFFDFFFFFFC7A7BD059ADF1AEE4F3FFDAFF91645B8BFB7F",
      INIT_44 => X"F4F7CFFFFBFFFFFFE7697D6CFCFB5ACE6ECFE7BFFD9BFBEFBF9ABF9F4BC4FFFF",
      INIT_45 => X"FFFFFFAB9F926DAE9F76ECBFFCDF5EC92EF6F97DE3FCFDFFEB7FFFFFFFFFFFFC",
      INIT_46 => X"FEECAFA346FFFFD625F6F727D93FD43E6FFFFDCBFFFFFFFFFFFFFFFFC1FFFF9F",
      INIT_47 => X"BDFFB7FFFB7AFFA57F3FF8FEEFEFBFFFFE7FFF9FFFFFF87FFFF1FFFFFFC91DB8",
      INIT_48 => X"4FFFFFF3FFBFCF7DF3FFFFE7FF90FFFFFFEFE97F7FFFFFF97C3FFE6DEF9DFFEF",
      INIT_49 => X"6FFF9A7FFFFEFFF54FFFFFF97FC3F7FFFFFFCFD7BDECDCFB3A5E7FDFE356C79F",
      INIT_4A => X"FFF8F5FC2889A613FE7FFFFFFF0BB8BE4DCCB2E73FC7F4E360FBAAAFFDAF37CD",
      INIT_4B => X"81AF37EFFFFFFFF5BBEEFECDF7EF3FFFDF74673FFE639FDFF9BDF4FFFFB7E001",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEF3FE735FD15",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE801F5F559D6ABFC1FFFFDFFFF",
      INIT_4E => X"00000000000000000000000000017FEFBE1FD0A2FCDAD63FFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000010000000002401FEEB7D3BC66A5BB9F8FFFFFFFE000000000000000000",
      INIT_50 => X"FFFFFE7FEFFF160E15D4487577DFFFFFFFA00000000004000000000000000000",
      INIT_51 => X"75EE30430DFC5BFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_52 => X"BD8F7FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFEFFFFE",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFF3DCFF9F1B9C",
      INIT_54 => X"EBE85AFBCFF8197F5F7EF2F72775DEF1F5FFFFFFFF3FFD0D40D48BFFE7FFFFFF",
      INIT_55 => X"EDCFF9F7CEC670DBFF7DDF4DBFFFFFFDFFD0CF072F1FFEFFFFFFFF8FE7DFFEF3",
      INIT_56 => X"AAFDFDA493CED3FFFFFFCFF48F397D73FF9FFFFFFFFDE279EFDD063AAF8FFFBF",
      INIT_57 => X"FB3FFFFFFEFFBC5B18AE3FF3FFFFFFFFEEFFFCFECE7F3EFC71BBFFFF7FF5BCCF",
      INIT_58 => X"FA9CA8575BFFBFFFFFFFFFC7FBC9EAF7FBDF7F8A3FDFFFFF73EEEE3FBFBA757C",
      INIT_59 => X"DFFFFFEFFFF4FFBAFECB77BEFAF6BBFCF6FF3B3EDFA36997D7F7CFB3FFFFFFEF",
      INIT_5A => X"0FFFDCEDAF27EF77717FCF6BF37BC9F2345D7DDFDC6FBFFFFFFF9FBDB46095FF",
      INIT_5B => X"BEEFF317FCFF3FFBBCE763BDFDD3BDFEB3FFFFFFFCF81603BA1AFFFFFFFFFFFF",
      INIT_5C => X"F7FFF98F6E38DFFF697F4B3FFFFFFFF3FFFFEA77FF7FFFFFCBFFE66FDC9EFDFF",
      INIT_5D => X"79999DD9DEF3FFFFFFFF7FFFFF9FFFC7FFFFFC7FFE777FAAEF97F3EE8B393FCF",
      INIT_5E => X"BFFFFFFFFC7FFFFFFFFCFFFFFFB7FFCEEABFEEFF7EFCD7921FFCF7FF2BF9F7E7",
      INIT_5F => X"FFFFFFFFBFFFFFFB7FF9F39F1F5F7F8BFDF1BF7FDF47E5FC1C17AFD8B9FDCDDF",
      INIT_60 => X"FFFFB7FFFF3EF3FCBE69FCDFF3F3FFFCFF0FF7CDF67D87DF9EFEFFF800FFFFFD",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFF93FFFFFFEFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFFFFFF7FFFFF85FFFFFFFB7FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFC7FEFFFFFF9FBFEFCFFFFFFFF97FFFFFFFFFFFFFFFF",
      INIT_64 => X"00000000003402FFFFFFF3AFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"7FFFFFFFFFF2EE7FFFFFFFFFBBFFA00000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_8__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_8__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_8__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(8),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_8__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_8__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_8__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_8__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_8__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_8__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
pixel_1_reg_209_reg_rep_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC57D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFC21FC2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF29FFFFA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFF8FFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFDBFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFEFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFE3FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF2FFFFFFFBFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF7A970FFFFFFCFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFF1FFFCDFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFDFFFFFB3FFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF0FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFE",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFEFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFDFFFF9FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFBFFFFBFFFFFFFFCFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FF3FFFF7FFFFFFFFC3FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFE7FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"7F7FDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFD7FFF5FFFF",
      INIT_22 => X"78FFFEFFE7FFFFF7FBFFFDFFFC9FFFDEBFFFFFFFFFF8FFFF9FFFFFFFFFFEFFFE",
      INIT_23 => X"B000BFE7FE4FFFEDFFE426FFFA00BFFFDFFFFBFFFFFFFFFFBFFFE763FDFBBFFE",
      INIT_24 => X"FFFFDFFDBF7FFE501EFFFBFFFDFFFFFFFFFFFDFFFEF4BF5FC3FFDD07FFF8027F",
      INIT_25 => X"7FF3FAEFFF9FFFFFFFFFFFFFFFCFFFE927F5FEBFFD3E7FFE009FF80103FD5FC7",
      INIT_26 => X"FFFFFFFFFFFFFFFE3FFFBBFFDFA7FF144AFFF7F17FEE1F3F5CFBBFFFF3FFAC12",
      INIT_27 => X"FFFFE7FFFBFFFDFA7FF5C76FFE81D7F8108FFECF87FFFF3FFA0113FD48BEFFF3",
      INIT_28 => X"FFDFA7FF9FFA7FDFF57FFE8FFFFA7CFFFFF3FF93FA3FD9FFEFFFBFFFFFFFFFFF",
      INIT_29 => X"07FDFFE7FFE1FFFF5A0FFFFF3FFD3FEFFFBFDEFFE3FFFFFFFFFFFFFFFF3FFFAF",
      INIT_2A => X"9FFFFDD3FFFFF3FFC3FEFFCBFFEFFEFFFFDFFFFFFFFFFFF80001FFF7F87FFEFF",
      INIT_2B => X"FF3FFCBFEFFFDFFEFFEFFFFBFFFFFFFFFFFFBFFFDFFF7FC7FF8FF0FFFFF27FFE",
      INIT_2C => X"E28AEFFE7FFF1FFFFFFFFFFFFFFFFFFFE0027FFFFF8FFE00F7FFE9FFFFD1BFFF",
      INIT_2D => X"FFFFFFFFFFFFFFBFFFFFFF7F97FFFFFEFFFBF57FFE9FFFFE4FFFFFF3FFCBFCFF",
      INIT_2E => X"FFFFFFFFFFFBFF7FFFFFFFFE00D7FFE9FFFFEF7FFFFF3FFCBFCFFED71EFFF7FF",
      INIT_2F => X"BF57FFDFF2FFEFF27FFE9FFFFF17FFFFF3FFCBFCFFFBF9EFFE7FFF3FFFFFFFFF",
      INIT_30 => X"FFFF07FFE9FFFFFC7FFFFF3FFD3FCFFFCFBEFFD7FFEFFFFFFFFFFFFFFFFFFFFE",
      INIT_31 => X"FFFFC7FFFFF3FF9FFEFFFFFFEFFCFFFE7FFFFFFFFFFFFFFFFFFFF7F87FF6FF1F",
      INIT_32 => X"3FFDFFEFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFDFA7FF8FFDFFFFFD7FFE9F",
      INIT_33 => X"FDEFFFFFFC7FFFFFFFFFFFFFFFFFFFFDFA7FFCFF07FFFF17FFE9FFFFF47FFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDFA7FFFC8CFFEFF67FFE9FFFFF47FFBF93FFD60FBFFF",
      INIT_35 => X"FFFFFFFFFDF97FF3789FFE80B7FFEBFFFFF5FFFA06BFFE6E4FFFFFFEFFFFFFD7",
      INIT_36 => X"FBFF9C31FFF805FFFF9FFFFFDFFFF05FFFEF37FFFFFDFFFFFFFDFFFFFFFFFFFF",
      INIT_37 => X"FFCFFFF3FFFFF4FFF8FF9FFFDF9FFFFFD3FFF7FFD7FFFFFFFFFFFFFFFFFFFDFF",
      INIT_38 => X"FF1FFF8003FFFDF7FFFFFC7FFFFFFD5FFFFFFFFFFFFFFFFFFFA7FDBFFEBA3FFF",
      INIT_39 => X"FFFFFFFFFFFFFFE7FFEDFFFFFFFFFFFFFFFFFFF87FC7FFFFDFFFE000FFFF8FFF",
      INIT_3A => X"FFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFEBFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF3FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FDFFFFFFFFFFE7FFF1FFFFFFFFFFFFC0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF3FFFDFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_42 => X"FFFFFFFF9FFFBFFFFFFFFFFFFFFFFFFFFFD9FD7FFFD27FFFF77FFFDD7FFFFF9F",
      INIT_43 => X"F8FFFFFFFFFFFFFFFFFFFFFD7F17FFF805FFFF17FFFE1FFFF3FBFFE7FFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFE3FBBFFF607BFFFDFFFFE5FFFEC1FFFF1FFFCFFFFFFFFFFFE1FF",
      INIT_45 => X"FE1EBBFFF5A57FFFFFFFFE5FFF780FFFF7FFFCFFFFFFFFFFFE7FFF8FFFFFFFFF",
      INIT_46 => X"E17FFFFFFFE5FFFC84FFFFDFFFF7FFFFFFFFFFCFFFF8FFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"5FFE8FDFFFFBFFFF7FFFFFFFFFF8FFFF8FFFFFFFFFFFFFFFFFFFFFE1EBBFFC37",
      INIT_48 => X"BFFFF3FFFFFFFFFF8FFFF8FFFFFFFFFFFFFFFFFFFFFE1EFBFFDDFC1FFFFFFFFE",
      INIT_49 => X"FFFFFEFFFF8FFFFFFFFFFFFFFFFFFFFFE1AABFFF9FEBFFFFFFFFE5FFF5FFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFE19ABFFFDFC6FFFFFFFFE5FFEDFDFFFFEFFFF9FFFFF",
      INIT_4B => X"FFFFFFFFFFE59EBFFD7FF6FFFFFFFFE5FFEDFDFFFFEFFFFEFFFFFFFFFF7FFFF8",
      INIT_4C => X"36EBFFFBFF7FFFFFFFFE5FFDFFDFFFFF3FFFE7FFFFFFFFFBFFFF8FFFFFFFFFFF",
      INIT_4D => X"FFFFFF7FE5FFCEFDFFFFF3FFFFBFFFFFFFFBFFFFF8FFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"FECFDFFFFFBFFFFAFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFE29EBFFBBFF6",
      INIT_4F => X"FFFFD7FFFFFFDDFFFFF8FFFFFFFFFFFFFFFFFFFFFE2EABFF93FE4FFFFE6FFE5F",
      INIT_50 => X"F2FFFFFF8FFFFFFFFFFFFFFFFFFFFFE41ABFFD9FD6FFF9FFFFE5FFE4FDFFFFF9",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFE97EBFFEDFC4FFFFF2FFE5FFE6FDFFFFFCFFFFCBFFFFF",
      INIT_52 => X"FFFFFFFFEABEBFFF1FFBFFFD7CFFE5FFE67FFFFFF9FFFFF97FFFFF7FFFFFF8FF",
      INIT_53 => X"EBFFE0737FFF366FFE5FFFD3BFFFFFD3FFFFEDFFFF97FFFFFF8FFFFFFFFFFFFF",
      INIT_54 => X"FD9FFFE5FFFF41FFFFFE3FFFFF9DFFD9FFFFFFF8FFFFFFFFFFFFFFFFFFFFFEE7",
      INIT_55 => X"CBFFFFFFFBFFFFFF7906FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFEEFEBFFAE187FF",
      INIT_56 => X"FFFFF87A5FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFEDFEBFFF7DEFFFF99FFFE1FFF",
      INIT_57 => X"FFFFFF8FFFFFFFFFFFFFFFFFFFFFC1FBFFFEDFFFFFFCF1FFEFFFFEEFFFFFFF1F",
      INIT_58 => X"FFFFFFFFFFFFFFFFFCFFFFFFFF83FFFFF07FFFDFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF9FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"BFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFF3FFFDFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFEEBFFF9FFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFE63FFFFFFFFE1EFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFD3FFFFFFFFCFEFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFE17EFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2B",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1FFFFFF1FFEF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE987FFC3CFFEFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5000ECFFFEFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF2300FFFFEFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFF57FFFFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FEFFFFFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF67",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_pixel_1_reg_209_reg_rep_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_pixel_1_reg_209_reg_rep_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_pixel_1_reg_209_reg_rep_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_pixel_1_reg_209_reg_rep_0_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => pixel_1_reg_209_reg_rep_0_9_n_36,
      DOBDO(31 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => NLW_pixel_1_reg_209_reg_rep_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_pixel_1_reg_209_reg_rep_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_pixel_1_reg_209_reg_rep_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_pixel_1_reg_209_reg_rep_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\pixel_1_reg_209_reg_rep_0_9__0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"E7FFFFFFFF0000003FFFE6FFBDF7F000001FF800000FFFFFFFFFFFFFE89AFFFF",
      INIT_10 => X"00000FFFFEBFFFFE7C80000EFF000001FFFFFFFFFFFFEB8F8B3FFFFFFFFEFFFF",
      INIT_11 => X"FFFFEFDFFFFFDFE7FFFFF9FFFFFFFFFFFFDFFFDD7FFFFFFFF3FFFE800001FFF0",
      INIT_12 => X"FF3E7FFFFFE7FFFFFFFFFE9FFFFFD1FFFFFFFDBFFEFFFFFFFC7F7FFFFFE7FFEF",
      INIT_13 => X"3FFFFFFFFF8FFFFFFF97FFFFFFFFFFF7800001FFF7FFFFFEBFFBFFFFFEFEFFFF",
      INIT_14 => X"FFFFFFFEBFFFFFFFFFFDF80000177F800000FBFFFF003C1FEFFFFCBFF800000F",
      INIT_15 => X"FFFFFFFFCC3FFFFD3FFBFFFFE7FFFF8007C1FFFFFFF19F800008F7FFFFFFFFCB",
      INIT_16 => X"FFFFF77FFFFFFFDDF9E9FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFDFF",
      INIT_17 => X"FFFECFFCFFFFFFFFFFFFFEEFFFFFFF33FFFFFFFF7FFFFFFFFFEFFFFFFFFFFEDF",
      INIT_18 => X"FFFFFFFFFFECFFFFFFFB7FFFFFFFDFFFFFFFFFFFFFFFFF9FFFBDFFFFFFD3FFFF",
      INIT_19 => X"DFFFFFFFB7FFFFFFFBFFFFCFBFFFFDFFFFF9BFF9BFFFFFF9BFFFFFFFC9FBDFFF",
      INIT_1A => X"FFFFFF5FFFE6027FFFE7FFFFFFFF99FFFFFF9BFFFFFFFE9F7BFFFFFFFFFFFFFC",
      INIT_1B => X"3FF8FFFFFFFFFEFFF99FFFFFF9BFFFFFFFE9FF3FFFFFFFFFFFFFDD7FFFFFFB7F",
      INIT_1C => X"FFEFFF99FFFFFF9BFFFFFFFE9F7FFFFFFFFFFFFFFDD7FFFFFFB7FFFFFFF3FFFB",
      INIT_1D => X"FFF9BFFFFFFFE9F73FFFFFFFFFFFFFEDFFFFFFFB7FFFFFFD7FFFFFFFC3FFF3FF",
      INIT_1E => X"FE9F3BFFFFFFFFFFFFFDCFFFFFFFB7FFFFFFEFFFEFFFFFDFFFBFFFFEFFF99FFF",
      INIT_1F => X"FFFFFFFFFCFFFFFFFB7FFFFFFBFFFAFFFFFEFFFEFFFFEFFF99FFFFFF9BFFFFFF",
      INIT_20 => X"FFFFFFB7FFFFFF3FFF1FFFFFEFFFE7FFFEFFF99FFFFFF9BFFFFFFFE9FBDFFFFF",
      INIT_21 => X"FFF7FFF7FFFFFF3FFF3FFFEFFF99FFFFFF9BFFFFFFFE9FF9FFFFFFFFFFFFFDEF",
      INIT_22 => X"3FFDFFFDFFFEFFF99FFC7FF9BF3FFFBFE9FFD7FFFF0FFF57FF3DE00017FB7FFF",
      INIT_23 => X"EFFF99FF9FFF9BF7FFFCFE9FBFF7FFFE7FCF80079F0001FFB7FFFFFF7FFE7FFB",
      INIT_24 => X"F9BF7FFFFFE9FDF8FFFDEFF6FFFFF3E7FFFBFB7FFFFFDFFFDFFECDFFDFFFBFFF",
      INIT_25 => X"9FCFF9FFDEFE7FFFFEFF0000FFB7FFFFFBFFFDFF9FCFFDFFFCFFFEFFF99FFDDF",
      INIT_26 => X"F7DFFF1FF80007FB7FFFFFDFFFBFFFFF9FFFFFEFFFEFFF99FFDDFF9BFBFFFBFE",
      INIT_27 => X"003FB7FFFFFBFFFDFCFFFAFFFFFE7FFEFFF99FFDDFF9BF00006FE9FEFFDFFDEF",
      INIT_28 => X"3FFF3FDFFFCFFFFFF7FFEFFF99FFDDFF9BF00005FE9FFCF9FFDEFCF90003FE00",
      INIT_29 => X"FF7FFFBFFEFFF99FFDDFF9BFFFFFFFE9FFF7BFFDEFCF3FFFFFFFFFFFFB7FFFFF",
      INIT_2A => X"FF99FFDDFF9BFFFFFFFE9FFCFFFFDEFBEFFFFFFFFFFFFFB7FFFFF7FFF3F9FFFE",
      INIT_2B => X"BFFFFFFFE9FFEE7FFDEF9FFFFFFFFFFFFFFB7FFFFFFFFFFF3FFFE7EFFFF3FFEF",
      INIT_2C => X"FBFFFFDEF99FFFFFFFFFFFFFB7FFFFFFFFF7FBFFFF7F7FFF1FFEFFF99FFDDFF9",
      INIT_2D => X"FFFFFFFFFFFFFB7FFFFDFFFF7FBFFFFFFFFFFDFFEFFF99FFDDFF9BFFFFFFFE9F",
      INIT_2E => X"FFB7FFFFCFFFFFF7FFFFFFFFFFBFFEFFF99FFDDFF9BFFFFFFFE9FFFFFFFDEFBF",
      INIT_2F => X"FFFFFFFFFFFFFFFDFFEFFF99FFDDFF9BFFFFFFFE9FFFAFFFDEFDBFFFFFFFFFFF",
      INIT_30 => X"FFFFCFFEFFF99FFDDFF9BFFFFFFFC8FEBBFFFDEFDCFFFFFFFFFFFFFB7FFFFDFF",
      INIT_31 => X"99FFDDFF9BFFFFFFFEDFE73FFFDEF9FFFFFFFFFFFFFFBFFFFFEFFFF7FBFFFFFF",
      INIT_32 => X"FFFFFFDFFEF3FFFDEFEFFFFFFFFFFFFFF73FFFFFFFFF3F3FFFF7F7FFFDFFEFFF",
      INIT_33 => X"FFFFDEFCFA0000FF7FFFFAF7FFFFBFFFFBFBFFFE3C7FFFFFFEFFF99FFDDFF9BF",
      INIT_34 => X"0013FFFFFFCE7FFFFFFFFF3F9FFFE7F7FFFFFFEFFF99FFDDFF9BFBFFFFE79FDE",
      INIT_35 => X"CFFFFFFFFFF3FFFFFEFFFFFFDFFEFFF99FFDDFF9BFC0000079F9E7FFFDEFFFC0",
      INIT_36 => X"9FCFFFBFFFFFFFFFEFFF99FFDDFF9BF7FFFFFF7F9FFFFFDEFFDFFFFFFE7FFFFF",
      INIT_37 => X"FFEFFEFFFBFFFEDFFD3FBFFFFFBFFBDFFFFDFFF9DFFFEBE7FFFFF4FFFFF9FFFF",
      INIT_38 => X"FFD9FFDFFA000010FF7FFFFFF0FFF80001BF8000005FFFFFBFFFFDFE7FF9FFFF",
      INIT_39 => X"FFFEFFFBDFFFFFF7FFF00007FFFFFFFFFFFFFBFFFFCFFFFE7FFFFFFCFFEFFFB9",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFDFFF0DFFFFFFFDFFEFFFE3FFA5FF87FFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFEFFFEBFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"CFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF1",
      INIT_3F => X"FFFFFF8FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFF9FFFFFFF7FFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFBFFFFFE7FFFF7F7FFFEFFEFFFFFFF",
      INIT_41 => X"7B8E3E33BFFD3FFBCFF7FFFF9FFFFFF7FFFF7EFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"C5E65CFEFFFFFFFFFFFFDFFF43EFFFFDFFEFFFFFC7FFECBFBF6EF6DF3FEF9FEB",
      INIT_43 => X"FFCFFFFFFE49473EFFFF9FFEFFFD3993A8FB4DF4EC3DEFF4CDCF8DE653FF3B9F",
      INIT_44 => X"FFF7FFFFFDFFEFFFC63FFBF6FCB1FFF26AEF6EE5EFF66AFBB7D2BDDFC349B3FF",
      INIT_45 => X"FEFFFF9FB7BBCD1F3F3EAFBFFECE5ECB7F26DB79F3D8F4E7FBBFFFFDFFFFFFFC",
      INIT_46 => X"2CE79797FAFBFF3C64E7D3526A3BFBFF8F7FFC93FFFFDFFFFFFFFFFFDBFFFFBF",
      INIT_47 => X"BFFEB37F793A3CAD3D5FFCF4E7DFBFFFFCFFFF9FFFFFFF7FFFFFFFEFFFF79738",
      INIT_48 => X"ABDEB99FFFDFE778F7FFFFEFFFD2FFFFFFDFF8FF7FFEFFFC7ED3DF4F5F8DBFAF",
      INIT_49 => X"CE355C3FFFFF7FFE9FFFFFFBFFE7F7FFEFFFBFED35F6BFFFF2F27DDFE304FFF3",
      INIT_4A => X"F3F353F5193D1EAF3FFFFEFFFD4CF83B7A49797D2FFBFF73F7A3E6B2F9C7CBDD",
      INIT_4B => X"0F791BEFFFEFFFE4B9DF4EDFDB9F36FFCFA767BF7E7AFFFD7F7EB3F7E7BFEFFE",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE42B46783",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7F1464E2E2FEF99BE7FFE",
      INIT_4E => X"00000000000000000000000000027FFF9E1A82DB22589FD3FFFFEFFFFFFFFFFF",
      INIT_4F => X"00000020000000003FFEFDFF45CA9328CF69BDFFFEFFFC000000000000000000",
      INIT_50 => X"FFFFFEFFFFEFB51AF1428E8EB7FFFFEFFFA00000000008000000000000000000",
      INIT_51 => X"FB06AD07468ABBFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_52 => X"4FFFFFFFEFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FEFF",
      INIT_53 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFEFFFF1FFBEFF",
      INIT_54 => X"FAE7DCFDCFEFF9FE5FBDF2F7EF0FDF3BD6E7FFFFFFBFFEAA7168E37FE7FFFEFF",
      INIT_55 => X"4D7FFB77DE2FB3B33CE79F6C3FFFFFF9FF8BE56ABD07FEFFFFEFFFBFE7DEBDF3",
      INIT_56 => X"63B9FDAE71F4FBFFFFFFEFFB5CA056F07FDFFFFEFFFCFA7FF3DEF71F999F4DBF",
      INIT_57 => X"5B7FFFFFFE7F45F88708B7FBFFFFEFFFFF77FE3DCF7F7DF5FC93FDFF3FFF3DD4",
      INIT_58 => X"F5B0D2D8BA7EBFFFFEFFFF677FDBDFF7F7FF3FA87FDFFBFF53FFEE37FFACCB5F",
      INIT_59 => X"D7FFFFEFFFFDF7F99DDF703FFE7BF7FDFD7FC93F9F63B984E995F59FFFFFFFEF",
      INIT_5A => X"6FFFFEDE97DFFEFBAB3FDFDBFC1BDBF237DC6D1FFF49FFFFFFFF9F5D8C669E87",
      INIT_5B => X"7FE23287FDFF7FF1FDBFE381F8D4DDCC9FFFFFFFFDFB4A3BA5BCF9FFFFFFFFFF",
      INIT_5C => X"FBFFDBEE263BDFEB8FFDCDFFFFFFFFEBFFFFFCFFFEBFFFFFC7FFEE7FFCEDFFFF",
      INIT_5D => X"99F4D1BAFC3FFFFFFFFF7FFFFFEFFFD7FFFFF9FFFF47B995DF27F7FF9B73FFDF",
      INIT_5E => X"FFFFFFFFFA7FFFFFFFF1FFFFFFFFFFCEFF73D5FE7D3FFF167BFDFEFE7F2DC1E7",
      INIT_5F => X"FFFFFFFDBFFFFFFFFFFCFB9BBF6C6EF3DEFF3FFFFFEFEE789E56FB937FF9E5F3",
      INIT_60 => X"FFFFFFFF9F3FF3E6DEE9FDEFF3FBFEF07F07E7E9F7F983FFFF7F73E001FFFFED",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFFFFFCFFFFFFFAFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFE7FFFFF83FFFFFFFFFFFFFF",
      INIT_63 => X"00000000000000000000007FEFFFFFFAD7FF5EFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFF000FFFFFFF808D37FFFFFFFFDBFF8000000000000000000000000",
      INIT_65 => X"7FEFFFFFFFF2DE7FFFFFFFFFCBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_pixel_1_reg_209_reg_rep_0_9__0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_pixel_1_reg_209_reg_rep_0_9__0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_pixel_1_reg_209_reg_rep_0_9__0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => q0(9),
      DOBDO(31 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_9__0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_9__0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => regslice_both_m_axis_video_V_data_V_U_n_95,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_pixel_1_reg_209_reg_rep_0_9__0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_pixel_1_reg_209_reg_rep_0_9__0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_pixel_1_reg_209_reg_rep_0_9__0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regslice_both_s_axis_video_V_data_V_U_n_39,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_pixel_1_reg_209_reg_rep_0_9__0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
regslice_both_m_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      ADDRARDADDR(14) => regslice_both_m_axis_video_V_data_V_U_n_49,
      ADDRARDADDR(13) => regslice_both_m_axis_video_V_data_V_U_n_50,
      ADDRARDADDR(12) => regslice_both_m_axis_video_V_data_V_U_n_51,
      ADDRARDADDR(11) => regslice_both_m_axis_video_V_data_V_U_n_52,
      ADDRARDADDR(10) => regslice_both_m_axis_video_V_data_V_U_n_53,
      ADDRARDADDR(9) => regslice_both_m_axis_video_V_data_V_U_n_54,
      ADDRARDADDR(8) => regslice_both_m_axis_video_V_data_V_U_n_55,
      ADDRARDADDR(7) => regslice_both_m_axis_video_V_data_V_U_n_56,
      ADDRARDADDR(6) => regslice_both_m_axis_video_V_data_V_U_n_57,
      ADDRARDADDR(5) => regslice_both_m_axis_video_V_data_V_U_n_58,
      ADDRARDADDR(4) => regslice_both_m_axis_video_V_data_V_U_n_59,
      ADDRARDADDR(3) => regslice_both_m_axis_video_V_data_V_U_n_60,
      ADDRARDADDR(2) => regslice_both_m_axis_video_V_data_V_U_n_61,
      ADDRARDADDR(1) => regslice_both_m_axis_video_V_data_V_U_n_62,
      ADDRARDADDR(0) => regslice_both_m_axis_video_V_data_V_U_n_63,
      CO(0) => p_0_in,
      D(2 downto 0) => ap_NS_fsm(2 downto 0),
      E(0) => \p_0_in__0\,
      Q(2) => \ap_CS_fsm_reg_n_1_[2]\,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => reset,
      add_ln28_reg_540(31 downto 0) => add_ln28_reg_540(31 downto 0),
      \add_ln28_reg_540_reg[31]\(0) => icmp_ln28_5_fu_432_p2,
      and_ln28_reg_610 => and_ln28_reg_610,
      \ap_CS_fsm_reg[1]\ => regslice_both_m_axis_video_V_data_V_U_n_6,
      \ap_CS_fsm_reg[1]_0\ => regslice_both_m_axis_video_V_data_V_U_n_7,
      \ap_CS_fsm_reg[1]_1\ => regslice_both_m_axis_video_V_data_V_U_n_48,
      \ap_CS_fsm_reg[1]_2\ => regslice_both_m_axis_video_V_data_V_U_n_80,
      \ap_CS_fsm_reg[1]_3\ => regslice_both_m_axis_video_V_data_V_U_n_95,
      \ap_CS_fsm_reg[1]_4\ => regslice_both_m_axis_video_V_data_V_U_n_96,
      \ap_CS_fsm_reg[1]_5\ => ap_enable_reg_pp0_iter2_reg_n_1,
      \ap_CS_fsm_reg[2]\ => regslice_both_s_axis_video_V_data_V_U_n_36,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter1_reg_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_m_axis_video_V_data_V_U_n_19,
      \count_reg[0]_0\ => regslice_both_s_axis_video_V_data_V_U_n_35,
      hsize_in(31 downto 0) => hsize_in(31 downto 0),
      icmp_ln20_reg_561 => icmp_ln20_reg_561,
      icmp_ln20_reg_561_pp0_iter1_reg => icmp_ln20_reg_561_pp0_iter1_reg,
      \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]\ => regslice_both_m_axis_video_V_data_V_U_n_18,
      \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_0\ => regslice_both_m_axis_video_V_data_V_U_n_20,
      \icmp_ln20_reg_561_pp0_iter1_reg_reg[0]_1\ => regslice_both_s_axis_video_V_data_V_U_n_4,
      \icmp_ln20_reg_561_reg[0]\ => regslice_both_m_axis_video_V_data_V_U_n_13,
      \icmp_ln20_reg_561_reg[0]_0\ => regslice_both_m_axis_video_V_data_V_U_n_79,
      icmp_ln29_reg_615 => icmp_ln29_reg_615,
      \ireg_reg[23]\(23) => pixel_1_reg_209_reg_rep_0_23_n_36,
      \ireg_reg[23]\(22) => pixel_1_reg_209_reg_rep_0_22_n_36,
      \ireg_reg[23]\(21) => pixel_1_reg_209_reg_rep_0_21_n_36,
      \ireg_reg[23]\(20) => pixel_1_reg_209_reg_rep_0_20_n_36,
      \ireg_reg[23]\(19) => pixel_1_reg_209_reg_rep_0_19_n_36,
      \ireg_reg[23]\(18) => pixel_1_reg_209_reg_rep_0_18_n_36,
      \ireg_reg[23]\(17) => pixel_1_reg_209_reg_rep_0_17_n_36,
      \ireg_reg[23]\(16) => pixel_1_reg_209_reg_rep_0_16_n_36,
      \ireg_reg[23]\(15) => pixel_1_reg_209_reg_rep_0_15_n_36,
      \ireg_reg[23]\(14) => pixel_1_reg_209_reg_rep_0_14_n_36,
      \ireg_reg[23]\(13) => pixel_1_reg_209_reg_rep_0_13_n_36,
      \ireg_reg[23]\(12) => pixel_1_reg_209_reg_rep_0_12_n_36,
      \ireg_reg[23]\(11) => pixel_1_reg_209_reg_rep_0_11_n_36,
      \ireg_reg[23]\(10) => pixel_1_reg_209_reg_rep_0_10_n_36,
      \ireg_reg[23]\(9) => pixel_1_reg_209_reg_rep_0_9_n_36,
      \ireg_reg[23]\(8) => pixel_1_reg_209_reg_rep_0_8_n_36,
      \ireg_reg[23]\(7) => pixel_1_reg_209_reg_rep_0_7_n_36,
      \ireg_reg[23]\(6) => pixel_1_reg_209_reg_rep_0_6_n_36,
      \ireg_reg[23]\(5) => pixel_1_reg_209_reg_rep_0_5_n_36,
      \ireg_reg[23]\(4) => pixel_1_reg_209_reg_rep_0_4_n_36,
      \ireg_reg[23]\(3) => pixel_1_reg_209_reg_rep_0_3_n_36,
      \ireg_reg[23]\(2) => pixel_1_reg_209_reg_rep_0_2_n_36,
      \ireg_reg[23]\(1) => pixel_1_reg_209_reg_rep_0_1_n_36,
      \ireg_reg[23]\(0) => pixel_1_reg_209_reg_rep_0_0_n_36,
      \ireg_reg[23]_0\(23 downto 0) => q0(23 downto 0),
      \ireg_reg[24]\(0) => \ibuf_inst/p_0_in\,
      \ireg_reg[24]_0\ => regslice_both_m_axis_video_V_data_V_U_n_21,
      \ireg_reg[24]_1\(0) => vld_in,
      j_0_reg_220(0) => j_0_reg_220(30),
      \j_0_reg_220_reg[0]\ => regslice_both_m_axis_video_V_data_V_U_n_5,
      \j_0_reg_220_reg[0]_0\ => \j_0_reg_220_reg_n_1_[0]\,
      \j_0_reg_220_reg[30]_i_15\ => \j_0_reg_220_reg_n_1_[14]\,
      \j_0_reg_220_reg[30]_i_15_0\ => \j_0_reg_220_reg_n_1_[15]\,
      \j_0_reg_220_reg[30]_i_15_1\ => \j_0_reg_220_reg_n_1_[12]\,
      \j_0_reg_220_reg[30]_i_15_2\ => \j_0_reg_220_reg_n_1_[13]\,
      \j_0_reg_220_reg[30]_i_15_3\ => \j_0_reg_220_reg_n_1_[10]\,
      \j_0_reg_220_reg[30]_i_15_4\ => \j_0_reg_220_reg_n_1_[11]\,
      \j_0_reg_220_reg[30]_i_15_5\ => \j_0_reg_220_reg_n_1_[8]\,
      \j_0_reg_220_reg[30]_i_15_6\ => \j_0_reg_220_reg_n_1_[9]\,
      \j_0_reg_220_reg[30]_i_24\ => \j_0_reg_220_reg_n_1_[6]\,
      \j_0_reg_220_reg[30]_i_24_0\ => \j_0_reg_220_reg_n_1_[7]\,
      \j_0_reg_220_reg[30]_i_24_1\ => \j_0_reg_220_reg_n_1_[4]\,
      \j_0_reg_220_reg[30]_i_24_2\ => \j_0_reg_220_reg_n_1_[5]\,
      \j_0_reg_220_reg[30]_i_24_3\ => \j_0_reg_220_reg_n_1_[2]\,
      \j_0_reg_220_reg[30]_i_24_4\ => \j_0_reg_220_reg_n_1_[3]\,
      \j_0_reg_220_reg[30]_i_24_5\ => \j_0_reg_220_reg_n_1_[1]\,
      \j_0_reg_220_reg[30]_i_4\ => \j_0_reg_220_reg_n_1_[30]\,
      \j_0_reg_220_reg[30]_i_4_0\ => \j_0_reg_220_reg_n_1_[28]\,
      \j_0_reg_220_reg[30]_i_4_1\ => \j_0_reg_220_reg_n_1_[29]\,
      \j_0_reg_220_reg[30]_i_4_2\ => \j_0_reg_220_reg_n_1_[26]\,
      \j_0_reg_220_reg[30]_i_4_3\ => \j_0_reg_220_reg_n_1_[27]\,
      \j_0_reg_220_reg[30]_i_4_4\ => \j_0_reg_220_reg_n_1_[24]\,
      \j_0_reg_220_reg[30]_i_4_5\ => \j_0_reg_220_reg_n_1_[25]\,
      \j_0_reg_220_reg[30]_i_6\ => \j_0_reg_220_reg_n_1_[22]\,
      \j_0_reg_220_reg[30]_i_6_0\ => \j_0_reg_220_reg_n_1_[23]\,
      \j_0_reg_220_reg[30]_i_6_1\ => \j_0_reg_220_reg_n_1_[20]\,
      \j_0_reg_220_reg[30]_i_6_2\ => \j_0_reg_220_reg_n_1_[21]\,
      \j_0_reg_220_reg[30]_i_6_3\ => \j_0_reg_220_reg_n_1_[18]\,
      \j_0_reg_220_reg[30]_i_6_4\ => \j_0_reg_220_reg_n_1_[19]\,
      \j_0_reg_220_reg[30]_i_6_5\ => \j_0_reg_220_reg_n_1_[16]\,
      \j_0_reg_220_reg[30]_i_6_6\ => \j_0_reg_220_reg_n_1_[17]\,
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[0]\(0) => ap_condition_pp0_exit_iter0_state2,
      \odata_int_reg[0]_0\(0) => vld_out,
      \odata_int_reg[23]\(23 downto 0) => empty_reg_575_0(23 downto 0),
      \odata_int_reg[24]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      \odata_int_reg[24]_0\(24) => m_axis_video_TVALID,
      \odata_int_reg[24]_0\(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      \odata_int_reg[24]_1\(0) => cdata(24),
      \out\(30 downto 0) => i_0_reg_198_reg(30 downto 0),
      pixel_1_reg_209 => pixel_1_reg_209,
      \pixel_1_reg_209_reg[0]\(0) => regslice_both_m_axis_video_V_data_V_U_n_97,
      \pixel_1_reg_209_reg[14]\(14) => regslice_both_m_axis_video_V_data_V_U_n_64,
      \pixel_1_reg_209_reg[14]\(13) => regslice_both_m_axis_video_V_data_V_U_n_65,
      \pixel_1_reg_209_reg[14]\(12) => regslice_both_m_axis_video_V_data_V_U_n_66,
      \pixel_1_reg_209_reg[14]\(11) => regslice_both_m_axis_video_V_data_V_U_n_67,
      \pixel_1_reg_209_reg[14]\(10) => regslice_both_m_axis_video_V_data_V_U_n_68,
      \pixel_1_reg_209_reg[14]\(9) => regslice_both_m_axis_video_V_data_V_U_n_69,
      \pixel_1_reg_209_reg[14]\(8) => regslice_both_m_axis_video_V_data_V_U_n_70,
      \pixel_1_reg_209_reg[14]\(7) => regslice_both_m_axis_video_V_data_V_U_n_71,
      \pixel_1_reg_209_reg[14]\(6) => regslice_both_m_axis_video_V_data_V_U_n_72,
      \pixel_1_reg_209_reg[14]\(5) => regslice_both_m_axis_video_V_data_V_U_n_73,
      \pixel_1_reg_209_reg[14]\(4) => regslice_both_m_axis_video_V_data_V_U_n_74,
      \pixel_1_reg_209_reg[14]\(3) => regslice_both_m_axis_video_V_data_V_U_n_75,
      \pixel_1_reg_209_reg[14]\(2) => regslice_both_m_axis_video_V_data_V_U_n_76,
      \pixel_1_reg_209_reg[14]\(1) => regslice_both_m_axis_video_V_data_V_U_n_77,
      \pixel_1_reg_209_reg[14]\(0) => regslice_both_m_axis_video_V_data_V_U_n_78,
      \pixel_1_reg_209_reg[14]_0\(13) => regslice_both_m_axis_video_V_data_V_U_n_81,
      \pixel_1_reg_209_reg[14]_0\(12) => regslice_both_m_axis_video_V_data_V_U_n_82,
      \pixel_1_reg_209_reg[14]_0\(11) => regslice_both_m_axis_video_V_data_V_U_n_83,
      \pixel_1_reg_209_reg[14]_0\(10) => regslice_both_m_axis_video_V_data_V_U_n_84,
      \pixel_1_reg_209_reg[14]_0\(9) => regslice_both_m_axis_video_V_data_V_U_n_85,
      \pixel_1_reg_209_reg[14]_0\(8) => regslice_both_m_axis_video_V_data_V_U_n_86,
      \pixel_1_reg_209_reg[14]_0\(7) => regslice_both_m_axis_video_V_data_V_U_n_87,
      \pixel_1_reg_209_reg[14]_0\(6) => regslice_both_m_axis_video_V_data_V_U_n_88,
      \pixel_1_reg_209_reg[14]_0\(5) => regslice_both_m_axis_video_V_data_V_U_n_89,
      \pixel_1_reg_209_reg[14]_0\(4) => regslice_both_m_axis_video_V_data_V_U_n_90,
      \pixel_1_reg_209_reg[14]_0\(3) => regslice_both_m_axis_video_V_data_V_U_n_91,
      \pixel_1_reg_209_reg[14]_0\(2) => regslice_both_m_axis_video_V_data_V_U_n_92,
      \pixel_1_reg_209_reg[14]_0\(1) => regslice_both_m_axis_video_V_data_V_U_n_93,
      \pixel_1_reg_209_reg[14]_0\(0) => regslice_both_m_axis_video_V_data_V_U_n_94,
      pixel_1_reg_209_reg_rep_0_0_i_18(30 downto 0) => start_x_read_reg_530(31 downto 1),
      pixel_1_reg_209_reg_rep_0_0_i_45(30 downto 0) => add_ln28_1_reg_545(31 downto 1),
      pixel_1_reg_209_reg_rep_0_0_i_46 => regslice_both_m_axis_video_V_data_V_U_n_17,
      pixel_1_reg_209_reg_rep_0_23(14 downto 0) => pixel_1_reg_209_reg(14 downto 0),
      sel => regslice_both_m_axis_video_V_data_V_U_n_15,
      \start_x_read_reg_530_reg[31]\(0) => icmp_ln28_2_fu_427_p2,
      start_y_read_reg_524(31 downto 0) => start_y_read_reg_524(31 downto 0)
    );
regslice_both_m_axis_video_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      icmp_ln20_reg_561 => icmp_ln20_reg_561,
      \icmp_ln20_reg_561_reg[0]\ => regslice_both_m_axis_video_V_dest_V_U_n_1,
      \ireg[24]_i_4\ => ap_enable_reg_pp0_iter1_reg_n_1,
      m_axis_video_TDEST(0) => m_axis_video_TDEST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[1]\ => regslice_both_s_axis_video_V_data_V_U_n_35,
      tmp_dest_V_reg_605 => tmp_dest_V_reg_605
    );
regslice_both_m_axis_video_V_id_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_0\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TID(0) => m_axis_video_TID(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[1]\ => regslice_both_s_axis_video_V_data_V_U_n_35,
      tmp_id_V_reg_600 => tmp_id_V_reg_600
    );
regslice_both_m_axis_video_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\
     port map (
      D(3) => vld_in,
      D(2 downto 0) => tmp_keep_V_reg_580(2 downto 0),
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TKEEP(2 downto 0) => m_axis_video_TKEEP(2 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[3]\ => regslice_both_s_axis_video_V_data_V_U_n_35
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_1\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      \odata_int_reg[1]\ => regslice_both_s_axis_video_V_data_V_U_n_35,
      tmp_last_V_reg_595 => tmp_last_V_reg_595
    );
regslice_both_m_axis_video_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_2\
     port map (
      D(3) => vld_in,
      D(2 downto 0) => tmp_strb_V_reg_585(2 downto 0),
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => m_axis_video_TSTRB(2 downto 0),
      \odata_int_reg[3]\ => regslice_both_s_axis_video_V_data_V_U_n_35
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_3\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      \odata_int_reg[1]\ => regslice_both_s_axis_video_V_data_V_U_n_35,
      tmp_user_V_reg_590 => tmp_user_V_reg_590
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_4
     port map (
      D(0) => vld_in,
      E(0) => \p_0_in__0\,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => reset,
      and_ln28_reg_6100 => and_ln28_reg_6100,
      \ap_CS_fsm_reg[1]\ => regslice_both_s_axis_video_V_data_V_U_n_33,
      \ap_CS_fsm_reg[1]_0\(0) => cdata(24),
      \ap_CS_fsm_reg[1]_1\ => regslice_both_s_axis_video_V_data_V_U_n_39,
      \ap_CS_fsm_reg[1]_2\ => regslice_both_s_axis_video_V_data_V_U_n_40,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_s_axis_video_V_data_V_U_n_4,
      ap_enable_reg_pp0_iter2_reg => regslice_both_s_axis_video_V_data_V_U_n_36,
      ap_enable_reg_pp0_iter2_reg_0 => regslice_both_m_axis_video_V_data_V_U_n_13,
      ap_enable_reg_pp0_iter2_reg_1 => ap_enable_reg_pp0_iter2_reg_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_s_axis_video_V_data_V_U_n_2,
      ap_rst_n_1 => regslice_both_s_axis_video_V_data_V_U_n_3,
      \bound_reg_556_reg[63]\(0) => ap_condition_pp0_exit_iter0_state2,
      ce0 => ce0,
      icmp_ln20_reg_561 => icmp_ln20_reg_561,
      indvar_flatten_reg_187_reg(63 downto 0) => indvar_flatten_reg_187_reg(63 downto 0),
      \ireg_reg[24]\ => regslice_both_m_axis_video_V_data_V_U_n_20,
      \ireg_reg[24]_i_5\(63 downto 0) => bound_reg_556(63 downto 0),
      \ireg_reg[3]\ => regslice_both_m_axis_video_V_dest_V_U_n_1,
      \ireg_reg[3]_0\ => regslice_both_m_axis_video_V_data_V_U_n_21,
      \odata_int_reg[24]\(24) => vld_out,
      \odata_int_reg[24]\(23 downto 0) => s_axis_video_TDATA_int(23 downto 0),
      \odata_int_reg[24]_0\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[24]_1\ => regslice_both_s_axis_video_V_data_V_U_n_35,
      \odata_int_reg[24]_2\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \odata_int_reg[24]_3\(0) => \ibuf_inst/p_0_in\,
      \pixel_1_reg_209_reg_rep_0_0__0\ => regslice_both_m_axis_video_V_data_V_U_n_18,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_5\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[0]\(0) => ap_condition_pp0_exit_iter0_state2,
      \odata_int_reg[0]_0\ => regslice_both_s_axis_video_V_data_V_U_n_33,
      \odata_int_reg[0]_1\(0) => vld_out,
      \odata_int_reg[0]_2\ => regslice_both_m_axis_video_V_data_V_U_n_13,
      \odata_int_reg[1]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      s_axis_video_TDEST(0) => s_axis_video_TDEST(0),
      s_axis_video_TDEST_int => s_axis_video_TDEST_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_id_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_6\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[0]\(0) => ap_condition_pp0_exit_iter0_state2,
      \odata_int_reg[0]_0\ => regslice_both_s_axis_video_V_data_V_U_n_33,
      \odata_int_reg[0]_1\(0) => vld_out,
      \odata_int_reg[0]_2\ => regslice_both_m_axis_video_V_data_V_U_n_13,
      \odata_int_reg[1]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      s_axis_video_TID(0) => s_axis_video_TID(0),
      s_axis_video_TID_int => s_axis_video_TID_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_7\
     port map (
      Q(2 downto 0) => s_axis_video_TKEEP_int(2 downto 0),
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[3]\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[0]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      s_axis_video_TKEEP(2 downto 0) => s_axis_video_TKEEP(2 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_8\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[0]\(0) => ap_condition_pp0_exit_iter0_state2,
      \odata_int_reg[0]_0\ => regslice_both_s_axis_video_V_data_V_U_n_33,
      \odata_int_reg[0]_1\(0) => vld_out,
      \odata_int_reg[0]_2\ => regslice_both_m_axis_video_V_data_V_U_n_13,
      \odata_int_reg[1]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int => s_axis_video_TLAST_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_9\
     port map (
      Q(2 downto 0) => s_axis_video_TSTRB_int(2 downto 0),
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[3]\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[0]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      s_axis_video_TSTRB(2 downto 0) => s_axis_video_TSTRB(2 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized3_10\
     port map (
      SR(0) => reset,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\ => regslice_both_s_axis_video_V_data_V_U_n_32,
      \odata_int_reg[0]\(0) => ap_condition_pp0_exit_iter0_state2,
      \odata_int_reg[0]_0\ => regslice_both_s_axis_video_V_data_V_U_n_33,
      \odata_int_reg[0]_1\(0) => vld_out,
      \odata_int_reg[0]_2\ => regslice_both_m_axis_video_V_data_V_U_n_13,
      \odata_int_reg[1]\ => regslice_both_m_axis_video_V_data_V_U_n_12,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TUSER_int => s_axis_video_TUSER_int,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\select_ln29_reg_551[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(1),
      I1 => hsize_in(31),
      I2 => hsize_in(1),
      O => select_ln29_fu_291_p3(0)
    );
\select_ln29_reg_551[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(3),
      O => \select_ln29_reg_551[0]_i_3_n_1\
    );
\select_ln29_reg_551[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(2),
      O => \select_ln29_reg_551[0]_i_4_n_1\
    );
\select_ln29_reg_551[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(1),
      O => \select_ln29_reg_551[0]_i_5_n_1\
    );
\select_ln29_reg_551[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(10),
      I1 => hsize_in(31),
      I2 => hsize_in(11),
      O => select_ln29_fu_291_p3(10)
    );
\select_ln29_reg_551[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(11),
      I1 => hsize_in(31),
      I2 => hsize_in(12),
      O => select_ln29_fu_291_p3(11)
    );
\select_ln29_reg_551[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(12),
      I1 => hsize_in(31),
      I2 => hsize_in(13),
      O => select_ln29_fu_291_p3(12)
    );
\select_ln29_reg_551[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(9),
      O => \select_ln29_reg_551[12]_i_10_n_1\
    );
\select_ln29_reg_551[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(8),
      O => \select_ln29_reg_551[12]_i_11_n_1\
    );
\select_ln29_reg_551[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(13),
      O => \select_ln29_reg_551[12]_i_3_n_1\
    );
\select_ln29_reg_551[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(12),
      O => \select_ln29_reg_551[12]_i_4_n_1\
    );
\select_ln29_reg_551[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(11),
      O => \select_ln29_reg_551[12]_i_5_n_1\
    );
\select_ln29_reg_551[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(10),
      O => \select_ln29_reg_551[12]_i_6_n_1\
    );
\select_ln29_reg_551[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(11),
      O => \select_ln29_reg_551[12]_i_8_n_1\
    );
\select_ln29_reg_551[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(10),
      O => \select_ln29_reg_551[12]_i_9_n_1\
    );
\select_ln29_reg_551[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(13),
      I1 => hsize_in(31),
      I2 => hsize_in(14),
      O => select_ln29_fu_291_p3(13)
    );
\select_ln29_reg_551[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(14),
      I1 => hsize_in(31),
      I2 => hsize_in(15),
      O => select_ln29_fu_291_p3(14)
    );
\select_ln29_reg_551[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(15),
      I1 => hsize_in(31),
      I2 => hsize_in(16),
      O => select_ln29_fu_291_p3(15)
    );
\select_ln29_reg_551[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(16),
      I1 => hsize_in(31),
      I2 => hsize_in(17),
      O => select_ln29_fu_291_p3(16)
    );
\select_ln29_reg_551[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(13),
      O => \select_ln29_reg_551[16]_i_10_n_1\
    );
\select_ln29_reg_551[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(12),
      O => \select_ln29_reg_551[16]_i_11_n_1\
    );
\select_ln29_reg_551[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(17),
      O => \select_ln29_reg_551[16]_i_3_n_1\
    );
\select_ln29_reg_551[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(16),
      O => \select_ln29_reg_551[16]_i_4_n_1\
    );
\select_ln29_reg_551[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(15),
      O => \select_ln29_reg_551[16]_i_5_n_1\
    );
\select_ln29_reg_551[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(14),
      O => \select_ln29_reg_551[16]_i_6_n_1\
    );
\select_ln29_reg_551[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(15),
      O => \select_ln29_reg_551[16]_i_8_n_1\
    );
\select_ln29_reg_551[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(14),
      O => \select_ln29_reg_551[16]_i_9_n_1\
    );
\select_ln29_reg_551[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(17),
      I1 => hsize_in(31),
      I2 => hsize_in(18),
      O => select_ln29_fu_291_p3(17)
    );
\select_ln29_reg_551[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(18),
      I1 => hsize_in(31),
      I2 => hsize_in(19),
      O => select_ln29_fu_291_p3(18)
    );
\select_ln29_reg_551[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(19),
      I1 => hsize_in(31),
      I2 => hsize_in(20),
      O => select_ln29_fu_291_p3(19)
    );
\select_ln29_reg_551[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(1),
      I1 => hsize_in(31),
      I2 => hsize_in(2),
      O => select_ln29_fu_291_p3(1)
    );
\select_ln29_reg_551[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(20),
      I1 => hsize_in(31),
      I2 => hsize_in(21),
      O => select_ln29_fu_291_p3(20)
    );
\select_ln29_reg_551[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(17),
      O => \select_ln29_reg_551[20]_i_10_n_1\
    );
\select_ln29_reg_551[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(16),
      O => \select_ln29_reg_551[20]_i_11_n_1\
    );
\select_ln29_reg_551[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(21),
      O => \select_ln29_reg_551[20]_i_3_n_1\
    );
\select_ln29_reg_551[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(20),
      O => \select_ln29_reg_551[20]_i_4_n_1\
    );
\select_ln29_reg_551[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(19),
      O => \select_ln29_reg_551[20]_i_5_n_1\
    );
\select_ln29_reg_551[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(18),
      O => \select_ln29_reg_551[20]_i_6_n_1\
    );
\select_ln29_reg_551[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(19),
      O => \select_ln29_reg_551[20]_i_8_n_1\
    );
\select_ln29_reg_551[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(18),
      O => \select_ln29_reg_551[20]_i_9_n_1\
    );
\select_ln29_reg_551[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(21),
      I1 => hsize_in(31),
      I2 => hsize_in(22),
      O => select_ln29_fu_291_p3(21)
    );
\select_ln29_reg_551[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(22),
      I1 => hsize_in(31),
      I2 => hsize_in(23),
      O => select_ln29_fu_291_p3(22)
    );
\select_ln29_reg_551[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(23),
      I1 => hsize_in(31),
      I2 => hsize_in(24),
      O => select_ln29_fu_291_p3(23)
    );
\select_ln29_reg_551[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(24),
      I1 => hsize_in(31),
      I2 => hsize_in(25),
      O => select_ln29_fu_291_p3(24)
    );
\select_ln29_reg_551[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(21),
      O => \select_ln29_reg_551[24]_i_10_n_1\
    );
\select_ln29_reg_551[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(20),
      O => \select_ln29_reg_551[24]_i_11_n_1\
    );
\select_ln29_reg_551[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(25),
      O => \select_ln29_reg_551[24]_i_3_n_1\
    );
\select_ln29_reg_551[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(24),
      O => \select_ln29_reg_551[24]_i_4_n_1\
    );
\select_ln29_reg_551[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(23),
      O => \select_ln29_reg_551[24]_i_5_n_1\
    );
\select_ln29_reg_551[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(22),
      O => \select_ln29_reg_551[24]_i_6_n_1\
    );
\select_ln29_reg_551[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(23),
      O => \select_ln29_reg_551[24]_i_8_n_1\
    );
\select_ln29_reg_551[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(22),
      O => \select_ln29_reg_551[24]_i_9_n_1\
    );
\select_ln29_reg_551[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(25),
      I1 => hsize_in(31),
      I2 => hsize_in(26),
      O => select_ln29_fu_291_p3(25)
    );
\select_ln29_reg_551[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(26),
      I1 => hsize_in(31),
      I2 => hsize_in(27),
      O => select_ln29_fu_291_p3(26)
    );
\select_ln29_reg_551[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(27),
      I1 => hsize_in(31),
      I2 => hsize_in(28),
      O => select_ln29_fu_291_p3(27)
    );
\select_ln29_reg_551[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(28),
      I1 => hsize_in(31),
      I2 => hsize_in(29),
      O => select_ln29_fu_291_p3(28)
    );
\select_ln29_reg_551[28]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(25),
      O => \select_ln29_reg_551[28]_i_10_n_1\
    );
\select_ln29_reg_551[28]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(24),
      O => \select_ln29_reg_551[28]_i_11_n_1\
    );
\select_ln29_reg_551[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(29),
      O => \select_ln29_reg_551[28]_i_3_n_1\
    );
\select_ln29_reg_551[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(28),
      O => \select_ln29_reg_551[28]_i_4_n_1\
    );
\select_ln29_reg_551[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(27),
      O => \select_ln29_reg_551[28]_i_5_n_1\
    );
\select_ln29_reg_551[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(26),
      O => \select_ln29_reg_551[28]_i_6_n_1\
    );
\select_ln29_reg_551[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(27),
      O => \select_ln29_reg_551[28]_i_8_n_1\
    );
\select_ln29_reg_551[28]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(26),
      O => \select_ln29_reg_551[28]_i_9_n_1\
    );
\select_ln29_reg_551[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(29),
      I1 => hsize_in(31),
      I2 => hsize_in(30),
      O => select_ln29_fu_291_p3(29)
    );
\select_ln29_reg_551[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(2),
      I1 => hsize_in(31),
      I2 => hsize_in(3),
      O => select_ln29_fu_291_p3(2)
    );
\select_ln29_reg_551[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hsize_in(31),
      I1 => sub_ln29_1_fu_271_p2(30),
      O => select_ln29_fu_291_p3(30)
    );
\select_ln29_reg_551[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hsize_in(31),
      I1 => \select_ln29_reg_551_reg[31]_i_2_n_2\,
      O => select_ln29_fu_291_p3(31)
    );
\select_ln29_reg_551[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(31),
      O => \select_ln29_reg_551[31]_i_3_n_1\
    );
\select_ln29_reg_551[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(30),
      O => \select_ln29_reg_551[31]_i_4_n_1\
    );
\select_ln29_reg_551[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(31),
      O => \select_ln29_reg_551[31]_i_6_n_1\
    );
\select_ln29_reg_551[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(30),
      O => \select_ln29_reg_551[31]_i_7_n_1\
    );
\select_ln29_reg_551[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(29),
      O => \select_ln29_reg_551[31]_i_8_n_1\
    );
\select_ln29_reg_551[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(28),
      O => \select_ln29_reg_551[31]_i_9_n_1\
    );
\select_ln29_reg_551[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(3),
      I1 => hsize_in(31),
      I2 => hsize_in(4),
      O => select_ln29_fu_291_p3(3)
    );
\select_ln29_reg_551[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(4),
      I1 => hsize_in(31),
      I2 => hsize_in(5),
      O => select_ln29_fu_291_p3(4)
    );
\select_ln29_reg_551[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(1),
      O => \select_ln29_reg_551[4]_i_3_n_1\
    );
\select_ln29_reg_551[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(5),
      O => \select_ln29_reg_551[4]_i_4_n_1\
    );
\select_ln29_reg_551[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(4),
      O => \select_ln29_reg_551[4]_i_5_n_1\
    );
\select_ln29_reg_551[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(3),
      O => \select_ln29_reg_551[4]_i_6_n_1\
    );
\select_ln29_reg_551[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(2),
      O => \select_ln29_reg_551[4]_i_7_n_1\
    );
\select_ln29_reg_551[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(5),
      I1 => hsize_in(31),
      I2 => hsize_in(6),
      O => select_ln29_fu_291_p3(5)
    );
\select_ln29_reg_551[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(6),
      I1 => hsize_in(31),
      I2 => hsize_in(7),
      O => select_ln29_fu_291_p3(6)
    );
\select_ln29_reg_551[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(7),
      I1 => hsize_in(31),
      I2 => hsize_in(8),
      O => select_ln29_fu_291_p3(7)
    );
\select_ln29_reg_551[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(8),
      I1 => hsize_in(31),
      I2 => hsize_in(9),
      O => select_ln29_fu_291_p3(8)
    );
\select_ln29_reg_551[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(5),
      O => \select_ln29_reg_551[8]_i_10_n_1\
    );
\select_ln29_reg_551[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(4),
      O => \select_ln29_reg_551[8]_i_11_n_1\
    );
\select_ln29_reg_551[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(9),
      O => \select_ln29_reg_551[8]_i_3_n_1\
    );
\select_ln29_reg_551[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(8),
      O => \select_ln29_reg_551[8]_i_4_n_1\
    );
\select_ln29_reg_551[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(7),
      O => \select_ln29_reg_551[8]_i_5_n_1\
    );
\select_ln29_reg_551[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln29_fu_251_p2(6),
      O => \select_ln29_reg_551[8]_i_6_n_1\
    );
\select_ln29_reg_551[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(7),
      O => \select_ln29_reg_551[8]_i_8_n_1\
    );
\select_ln29_reg_551[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsize_in(6),
      O => \select_ln29_reg_551[8]_i_9_n_1\
    );
\select_ln29_reg_551[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln29_1_fu_271_p2(9),
      I1 => hsize_in(31),
      I2 => hsize_in(10),
      O => select_ln29_fu_291_p3(9)
    );
\select_ln29_reg_551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(0),
      Q => select_ln29_reg_551(0),
      R => '0'
    );
\select_ln29_reg_551_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln29_reg_551_reg[0]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[0]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[0]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln29_fu_251_p2(3 downto 1),
      O(0) => \NLW_select_ln29_reg_551_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3) => \select_ln29_reg_551[0]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[0]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[0]_i_5_n_1\,
      S(0) => hsize_in(0)
    );
\select_ln29_reg_551_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(10),
      Q => select_ln29_reg_551(10),
      R => '0'
    );
\select_ln29_reg_551_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(11),
      Q => select_ln29_reg_551(11),
      R => '0'
    );
\select_ln29_reg_551_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(12),
      Q => select_ln29_reg_551(12),
      R => '0'
    );
\select_ln29_reg_551_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[8]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[12]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[12]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[12]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[12]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(12 downto 9),
      S(3) => \select_ln29_reg_551[12]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[12]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[12]_i_5_n_1\,
      S(0) => \select_ln29_reg_551[12]_i_6_n_1\
    );
\select_ln29_reg_551_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[8]_i_7_n_1\,
      CO(3) => \select_ln29_reg_551_reg[12]_i_7_n_1\,
      CO(2) => \select_ln29_reg_551_reg[12]_i_7_n_2\,
      CO(1) => \select_ln29_reg_551_reg[12]_i_7_n_3\,
      CO(0) => \select_ln29_reg_551_reg[12]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(11 downto 8),
      S(3) => \select_ln29_reg_551[12]_i_8_n_1\,
      S(2) => \select_ln29_reg_551[12]_i_9_n_1\,
      S(1) => \select_ln29_reg_551[12]_i_10_n_1\,
      S(0) => \select_ln29_reg_551[12]_i_11_n_1\
    );
\select_ln29_reg_551_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(13),
      Q => select_ln29_reg_551(13),
      R => '0'
    );
\select_ln29_reg_551_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(14),
      Q => select_ln29_reg_551(14),
      R => '0'
    );
\select_ln29_reg_551_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(15),
      Q => select_ln29_reg_551(15),
      R => '0'
    );
\select_ln29_reg_551_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(16),
      Q => select_ln29_reg_551(16),
      R => '0'
    );
\select_ln29_reg_551_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[12]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[16]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[16]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[16]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[16]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(16 downto 13),
      S(3) => \select_ln29_reg_551[16]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[16]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[16]_i_5_n_1\,
      S(0) => \select_ln29_reg_551[16]_i_6_n_1\
    );
\select_ln29_reg_551_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[12]_i_7_n_1\,
      CO(3) => \select_ln29_reg_551_reg[16]_i_7_n_1\,
      CO(2) => \select_ln29_reg_551_reg[16]_i_7_n_2\,
      CO(1) => \select_ln29_reg_551_reg[16]_i_7_n_3\,
      CO(0) => \select_ln29_reg_551_reg[16]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(15 downto 12),
      S(3) => \select_ln29_reg_551[16]_i_8_n_1\,
      S(2) => \select_ln29_reg_551[16]_i_9_n_1\,
      S(1) => \select_ln29_reg_551[16]_i_10_n_1\,
      S(0) => \select_ln29_reg_551[16]_i_11_n_1\
    );
\select_ln29_reg_551_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(17),
      Q => select_ln29_reg_551(17),
      R => '0'
    );
\select_ln29_reg_551_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(18),
      Q => select_ln29_reg_551(18),
      R => '0'
    );
\select_ln29_reg_551_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(19),
      Q => select_ln29_reg_551(19),
      R => '0'
    );
\select_ln29_reg_551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(1),
      Q => select_ln29_reg_551(1),
      R => '0'
    );
\select_ln29_reg_551_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(20),
      Q => select_ln29_reg_551(20),
      R => '0'
    );
\select_ln29_reg_551_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[16]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[20]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[20]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[20]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[20]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(20 downto 17),
      S(3) => \select_ln29_reg_551[20]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[20]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[20]_i_5_n_1\,
      S(0) => \select_ln29_reg_551[20]_i_6_n_1\
    );
\select_ln29_reg_551_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[16]_i_7_n_1\,
      CO(3) => \select_ln29_reg_551_reg[20]_i_7_n_1\,
      CO(2) => \select_ln29_reg_551_reg[20]_i_7_n_2\,
      CO(1) => \select_ln29_reg_551_reg[20]_i_7_n_3\,
      CO(0) => \select_ln29_reg_551_reg[20]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(19 downto 16),
      S(3) => \select_ln29_reg_551[20]_i_8_n_1\,
      S(2) => \select_ln29_reg_551[20]_i_9_n_1\,
      S(1) => \select_ln29_reg_551[20]_i_10_n_1\,
      S(0) => \select_ln29_reg_551[20]_i_11_n_1\
    );
\select_ln29_reg_551_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(21),
      Q => select_ln29_reg_551(21),
      R => '0'
    );
\select_ln29_reg_551_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(22),
      Q => select_ln29_reg_551(22),
      R => '0'
    );
\select_ln29_reg_551_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(23),
      Q => select_ln29_reg_551(23),
      R => '0'
    );
\select_ln29_reg_551_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(24),
      Q => select_ln29_reg_551(24),
      R => '0'
    );
\select_ln29_reg_551_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[20]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[24]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[24]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[24]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[24]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(24 downto 21),
      S(3) => \select_ln29_reg_551[24]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[24]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[24]_i_5_n_1\,
      S(0) => \select_ln29_reg_551[24]_i_6_n_1\
    );
\select_ln29_reg_551_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[20]_i_7_n_1\,
      CO(3) => \select_ln29_reg_551_reg[24]_i_7_n_1\,
      CO(2) => \select_ln29_reg_551_reg[24]_i_7_n_2\,
      CO(1) => \select_ln29_reg_551_reg[24]_i_7_n_3\,
      CO(0) => \select_ln29_reg_551_reg[24]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(23 downto 20),
      S(3) => \select_ln29_reg_551[24]_i_8_n_1\,
      S(2) => \select_ln29_reg_551[24]_i_9_n_1\,
      S(1) => \select_ln29_reg_551[24]_i_10_n_1\,
      S(0) => \select_ln29_reg_551[24]_i_11_n_1\
    );
\select_ln29_reg_551_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(25),
      Q => select_ln29_reg_551(25),
      R => '0'
    );
\select_ln29_reg_551_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(26),
      Q => select_ln29_reg_551(26),
      R => '0'
    );
\select_ln29_reg_551_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(27),
      Q => select_ln29_reg_551(27),
      R => '0'
    );
\select_ln29_reg_551_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(28),
      Q => select_ln29_reg_551(28),
      R => '0'
    );
\select_ln29_reg_551_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[24]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[28]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[28]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[28]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[28]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(28 downto 25),
      S(3) => \select_ln29_reg_551[28]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[28]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[28]_i_5_n_1\,
      S(0) => \select_ln29_reg_551[28]_i_6_n_1\
    );
\select_ln29_reg_551_reg[28]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[24]_i_7_n_1\,
      CO(3) => \select_ln29_reg_551_reg[28]_i_7_n_1\,
      CO(2) => \select_ln29_reg_551_reg[28]_i_7_n_2\,
      CO(1) => \select_ln29_reg_551_reg[28]_i_7_n_3\,
      CO(0) => \select_ln29_reg_551_reg[28]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(27 downto 24),
      S(3) => \select_ln29_reg_551[28]_i_8_n_1\,
      S(2) => \select_ln29_reg_551[28]_i_9_n_1\,
      S(1) => \select_ln29_reg_551[28]_i_10_n_1\,
      S(0) => \select_ln29_reg_551[28]_i_11_n_1\
    );
\select_ln29_reg_551_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(29),
      Q => select_ln29_reg_551(29),
      R => '0'
    );
\select_ln29_reg_551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(2),
      Q => select_ln29_reg_551(2),
      R => '0'
    );
\select_ln29_reg_551_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(30),
      Q => select_ln29_reg_551(30),
      R => '0'
    );
\select_ln29_reg_551_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(31),
      Q => select_ln29_reg_551(31),
      R => '0'
    );
\select_ln29_reg_551_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[28]_i_2_n_1\,
      CO(3) => \NLW_select_ln29_reg_551_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \select_ln29_reg_551_reg[31]_i_2_n_2\,
      CO(1) => \NLW_select_ln29_reg_551_reg[31]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \select_ln29_reg_551_reg[31]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_select_ln29_reg_551_reg[31]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln29_1_fu_271_p2(30 downto 29),
      S(3 downto 2) => B"01",
      S(1) => \select_ln29_reg_551[31]_i_3_n_1\,
      S(0) => \select_ln29_reg_551[31]_i_4_n_1\
    );
\select_ln29_reg_551_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[28]_i_7_n_1\,
      CO(3) => \NLW_select_ln29_reg_551_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \select_ln29_reg_551_reg[31]_i_5_n_2\,
      CO(1) => \select_ln29_reg_551_reg[31]_i_5_n_3\,
      CO(0) => \select_ln29_reg_551_reg[31]_i_5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(31 downto 28),
      S(3) => \select_ln29_reg_551[31]_i_6_n_1\,
      S(2) => \select_ln29_reg_551[31]_i_7_n_1\,
      S(1) => \select_ln29_reg_551[31]_i_8_n_1\,
      S(0) => \select_ln29_reg_551[31]_i_9_n_1\
    );
\select_ln29_reg_551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(3),
      Q => select_ln29_reg_551(3),
      R => '0'
    );
\select_ln29_reg_551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(4),
      Q => select_ln29_reg_551(4),
      R => '0'
    );
\select_ln29_reg_551_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln29_reg_551_reg[4]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[4]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[4]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[4]_i_2_n_4\,
      CYINIT => \select_ln29_reg_551[4]_i_3_n_1\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(4 downto 1),
      S(3) => \select_ln29_reg_551[4]_i_4_n_1\,
      S(2) => \select_ln29_reg_551[4]_i_5_n_1\,
      S(1) => \select_ln29_reg_551[4]_i_6_n_1\,
      S(0) => \select_ln29_reg_551[4]_i_7_n_1\
    );
\select_ln29_reg_551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(5),
      Q => select_ln29_reg_551(5),
      R => '0'
    );
\select_ln29_reg_551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(6),
      Q => select_ln29_reg_551(6),
      R => '0'
    );
\select_ln29_reg_551_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(7),
      Q => select_ln29_reg_551(7),
      R => '0'
    );
\select_ln29_reg_551_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(8),
      Q => select_ln29_reg_551(8),
      R => '0'
    );
\select_ln29_reg_551_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[4]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[8]_i_2_n_1\,
      CO(2) => \select_ln29_reg_551_reg[8]_i_2_n_2\,
      CO(1) => \select_ln29_reg_551_reg[8]_i_2_n_3\,
      CO(0) => \select_ln29_reg_551_reg[8]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_1_fu_271_p2(8 downto 5),
      S(3) => \select_ln29_reg_551[8]_i_3_n_1\,
      S(2) => \select_ln29_reg_551[8]_i_4_n_1\,
      S(1) => \select_ln29_reg_551[8]_i_5_n_1\,
      S(0) => \select_ln29_reg_551[8]_i_6_n_1\
    );
\select_ln29_reg_551_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_551_reg[0]_i_2_n_1\,
      CO(3) => \select_ln29_reg_551_reg[8]_i_7_n_1\,
      CO(2) => \select_ln29_reg_551_reg[8]_i_7_n_2\,
      CO(1) => \select_ln29_reg_551_reg[8]_i_7_n_3\,
      CO(0) => \select_ln29_reg_551_reg[8]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln29_fu_251_p2(7 downto 4),
      S(3) => \select_ln29_reg_551[8]_i_8_n_1\,
      S(2) => \select_ln29_reg_551[8]_i_9_n_1\,
      S(1) => \select_ln29_reg_551[8]_i_10_n_1\,
      S(0) => \select_ln29_reg_551[8]_i_11_n_1\
    );
\select_ln29_reg_551_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => select_ln29_fu_291_p3(9),
      Q => select_ln29_reg_551(9),
      R => '0'
    );
\start_x_read_reg_530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(10),
      Q => start_x_read_reg_530(10),
      R => '0'
    );
\start_x_read_reg_530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(11),
      Q => start_x_read_reg_530(11),
      R => '0'
    );
\start_x_read_reg_530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(12),
      Q => start_x_read_reg_530(12),
      R => '0'
    );
\start_x_read_reg_530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(13),
      Q => start_x_read_reg_530(13),
      R => '0'
    );
\start_x_read_reg_530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(14),
      Q => start_x_read_reg_530(14),
      R => '0'
    );
\start_x_read_reg_530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(15),
      Q => start_x_read_reg_530(15),
      R => '0'
    );
\start_x_read_reg_530_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(16),
      Q => start_x_read_reg_530(16),
      R => '0'
    );
\start_x_read_reg_530_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(17),
      Q => start_x_read_reg_530(17),
      R => '0'
    );
\start_x_read_reg_530_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(18),
      Q => start_x_read_reg_530(18),
      R => '0'
    );
\start_x_read_reg_530_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(19),
      Q => start_x_read_reg_530(19),
      R => '0'
    );
\start_x_read_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(1),
      Q => start_x_read_reg_530(1),
      R => '0'
    );
\start_x_read_reg_530_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(20),
      Q => start_x_read_reg_530(20),
      R => '0'
    );
\start_x_read_reg_530_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(21),
      Q => start_x_read_reg_530(21),
      R => '0'
    );
\start_x_read_reg_530_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(22),
      Q => start_x_read_reg_530(22),
      R => '0'
    );
\start_x_read_reg_530_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(23),
      Q => start_x_read_reg_530(23),
      R => '0'
    );
\start_x_read_reg_530_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(24),
      Q => start_x_read_reg_530(24),
      R => '0'
    );
\start_x_read_reg_530_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(25),
      Q => start_x_read_reg_530(25),
      R => '0'
    );
\start_x_read_reg_530_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(26),
      Q => start_x_read_reg_530(26),
      R => '0'
    );
\start_x_read_reg_530_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(27),
      Q => start_x_read_reg_530(27),
      R => '0'
    );
\start_x_read_reg_530_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(28),
      Q => start_x_read_reg_530(28),
      R => '0'
    );
\start_x_read_reg_530_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(29),
      Q => start_x_read_reg_530(29),
      R => '0'
    );
\start_x_read_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(2),
      Q => start_x_read_reg_530(2),
      R => '0'
    );
\start_x_read_reg_530_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(30),
      Q => start_x_read_reg_530(30),
      R => '0'
    );
\start_x_read_reg_530_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(31),
      Q => start_x_read_reg_530(31),
      R => '0'
    );
\start_x_read_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(3),
      Q => start_x_read_reg_530(3),
      R => '0'
    );
\start_x_read_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(4),
      Q => start_x_read_reg_530(4),
      R => '0'
    );
\start_x_read_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(5),
      Q => start_x_read_reg_530(5),
      R => '0'
    );
\start_x_read_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(6),
      Q => start_x_read_reg_530(6),
      R => '0'
    );
\start_x_read_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(7),
      Q => start_x_read_reg_530(7),
      R => '0'
    );
\start_x_read_reg_530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(8),
      Q => start_x_read_reg_530(8),
      R => '0'
    );
\start_x_read_reg_530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_x(9),
      Q => start_x_read_reg_530(9),
      R => '0'
    );
\start_y_read_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(0),
      Q => start_y_read_reg_524(0),
      R => '0'
    );
\start_y_read_reg_524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(10),
      Q => start_y_read_reg_524(10),
      R => '0'
    );
\start_y_read_reg_524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(11),
      Q => start_y_read_reg_524(11),
      R => '0'
    );
\start_y_read_reg_524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(12),
      Q => start_y_read_reg_524(12),
      R => '0'
    );
\start_y_read_reg_524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(13),
      Q => start_y_read_reg_524(13),
      R => '0'
    );
\start_y_read_reg_524_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(14),
      Q => start_y_read_reg_524(14),
      R => '0'
    );
\start_y_read_reg_524_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(15),
      Q => start_y_read_reg_524(15),
      R => '0'
    );
\start_y_read_reg_524_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(16),
      Q => start_y_read_reg_524(16),
      R => '0'
    );
\start_y_read_reg_524_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(17),
      Q => start_y_read_reg_524(17),
      R => '0'
    );
\start_y_read_reg_524_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(18),
      Q => start_y_read_reg_524(18),
      R => '0'
    );
\start_y_read_reg_524_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(19),
      Q => start_y_read_reg_524(19),
      R => '0'
    );
\start_y_read_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(1),
      Q => start_y_read_reg_524(1),
      R => '0'
    );
\start_y_read_reg_524_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(20),
      Q => start_y_read_reg_524(20),
      R => '0'
    );
\start_y_read_reg_524_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(21),
      Q => start_y_read_reg_524(21),
      R => '0'
    );
\start_y_read_reg_524_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(22),
      Q => start_y_read_reg_524(22),
      R => '0'
    );
\start_y_read_reg_524_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(23),
      Q => start_y_read_reg_524(23),
      R => '0'
    );
\start_y_read_reg_524_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(24),
      Q => start_y_read_reg_524(24),
      R => '0'
    );
\start_y_read_reg_524_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(25),
      Q => start_y_read_reg_524(25),
      R => '0'
    );
\start_y_read_reg_524_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(26),
      Q => start_y_read_reg_524(26),
      R => '0'
    );
\start_y_read_reg_524_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(27),
      Q => start_y_read_reg_524(27),
      R => '0'
    );
\start_y_read_reg_524_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(28),
      Q => start_y_read_reg_524(28),
      R => '0'
    );
\start_y_read_reg_524_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(29),
      Q => start_y_read_reg_524(29),
      R => '0'
    );
\start_y_read_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(2),
      Q => start_y_read_reg_524(2),
      R => '0'
    );
\start_y_read_reg_524_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(30),
      Q => start_y_read_reg_524(30),
      R => '0'
    );
\start_y_read_reg_524_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(31),
      Q => start_y_read_reg_524(31),
      R => '0'
    );
\start_y_read_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(3),
      Q => start_y_read_reg_524(3),
      R => '0'
    );
\start_y_read_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(4),
      Q => start_y_read_reg_524(4),
      R => '0'
    );
\start_y_read_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(5),
      Q => start_y_read_reg_524(5),
      R => '0'
    );
\start_y_read_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(6),
      Q => start_y_read_reg_524(6),
      R => '0'
    );
\start_y_read_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(7),
      Q => start_y_read_reg_524(7),
      R => '0'
    );
\start_y_read_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(8),
      Q => start_y_read_reg_524(8),
      R => '0'
    );
\start_y_read_reg_524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => start_y(9),
      Q => start_y_read_reg_524(9),
      R => '0'
    );
\tmp_dest_V_reg_605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TDEST_int,
      Q => tmp_dest_V_reg_605,
      R => '0'
    );
\tmp_id_V_reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TID_int,
      Q => tmp_id_V_reg_600,
      R => '0'
    );
\tmp_keep_V_reg_580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TKEEP_int(0),
      Q => tmp_keep_V_reg_580(0),
      R => '0'
    );
\tmp_keep_V_reg_580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TKEEP_int(1),
      Q => tmp_keep_V_reg_580(1),
      R => '0'
    );
\tmp_keep_V_reg_580_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TKEEP_int(2),
      Q => tmp_keep_V_reg_580(2),
      R => '0'
    );
\tmp_last_V_reg_595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TLAST_int,
      Q => tmp_last_V_reg_595,
      R => '0'
    );
\tmp_strb_V_reg_585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TSTRB_int(0),
      Q => tmp_strb_V_reg_585(0),
      R => '0'
    );
\tmp_strb_V_reg_585_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TSTRB_int(1),
      Q => tmp_strb_V_reg_585(1),
      R => '0'
    );
\tmp_strb_V_reg_585_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TSTRB_int(2),
      Q => tmp_strb_V_reg_585(2),
      R => '0'
    );
\tmp_user_V_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln28_reg_6100,
      D => s_axis_video_TUSER_int,
      Q => tmp_user_V_reg_590,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    hsize_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vsize_in : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_incrust_0_1,incrust,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "incrust,Vivado 2023.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_s_axi_AXILiteS_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_AXILiteS_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of U0 : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of U0 : label is 32;
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_50, INSERT_VIP 0";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute x_interface_info of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute x_interface_parameter of m_axis_video_TVALID : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_50, INSERT_VIP 0";
  attribute x_interface_info of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute x_interface_info of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute x_interface_info of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute x_interface_info of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute x_interface_info of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute x_interface_info of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute x_interface_info of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute x_interface_info of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute x_interface_info of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute x_interface_info of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute x_interface_info of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute x_interface_info of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute x_interface_parameter of s_axis_video_TVALID : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_50, INSERT_VIP 0";
  attribute x_interface_info of hsize_in : signal is "xilinx.com:signal:data:1.0 hsize_in DATA";
  attribute x_interface_parameter of hsize_in : signal is "XIL_INTERFACENAME hsize_in, LAYERED_METADATA undef";
  attribute x_interface_info of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute x_interface_info of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute x_interface_info of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute x_interface_info of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute x_interface_info of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute x_interface_info of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute x_interface_info of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute x_interface_info of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute x_interface_info of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute x_interface_parameter of s_axi_AXILiteS_AWADDR : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 150000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_50, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute x_interface_info of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute x_interface_info of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute x_interface_info of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute x_interface_info of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
  attribute x_interface_info of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute x_interface_info of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute x_interface_info of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute x_interface_info of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute x_interface_info of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute x_interface_info of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute x_interface_info of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
  attribute x_interface_info of vsize_in : signal is "xilinx.com:signal:data:1.0 vsize_in DATA";
  attribute x_interface_parameter of vsize_in : signal is "XIL_INTERFACENAME vsize_in, LAYERED_METADATA undef";
begin
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_incrust
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      hsize_in(31 downto 0) => hsize_in(31 downto 0),
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => m_axis_video_TDEST(0),
      m_axis_video_TID(0) => m_axis_video_TID(0),
      m_axis_video_TKEEP(2 downto 0) => m_axis_video_TKEEP(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => m_axis_video_TSTRB(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => NLW_U0_s_axi_AXILiteS_BRESP_UNCONNECTED(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => NLW_U0_s_axi_AXILiteS_RRESP_UNCONNECTED(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => s_axis_video_TDEST(0),
      s_axis_video_TID(0) => s_axis_video_TID(0),
      s_axis_video_TKEEP(2 downto 0) => s_axis_video_TKEEP(2 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => s_axis_video_TSTRB(2 downto 0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      vsize_in(31 downto 0) => vsize_in(31 downto 0)
    );
end STRUCTURE;
