{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749629550682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749629550683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 09:12:30 2025 " "Processing started: Wed Jun 11 09:12:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749629550683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629550683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629550683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749629551545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749629551545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_pipeline " "Found entity 1: Control_unit_pipeline" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629563229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit " "Found entity 1: Hazard_unit" {  } { { "Hazard_unit.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629563232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU_RISCV_pipeline.v(22) " "Verilog HDL information at CPU_RISCV_pipeline.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "CPU_RISCV_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749629563234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RISCV_pipeline " "Found entity 1: CPU_RISCV_pipeline" {  } { { "CPU_RISCV_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629563235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu_riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cpu_riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU_RISCV_pipeline " "Found entity 1: tb_CPU_RISCV_pipeline" {  } { { "tb_CPU_RISCV_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/tb_CPU_RISCV_pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629563261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_RISCV_pipeline " "Elaborating entity \"CPU_RISCV_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749629563334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CPU_RISCV_pipeline.v(28) " "Verilog HDL assignment warning at CPU_RISCV_pipeline.v(28): truncated value with size 32 to match size of target (9)" {  } { { "CPU_RISCV_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563335 "|CPU_RISCV_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit_pipeline Control_unit_pipeline:control " "Elaborating entity \"Control_unit_pipeline\" for hierarchy \"Control_unit_pipeline:control\"" {  } { { "CPU_RISCV_pipeline.v" "control" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(43) " "Verilog HDL assignment warning at Control_unit_pipeline.v(43): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563349 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(46) " "Verilog HDL assignment warning at Control_unit_pipeline.v(46): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563350 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(48) " "Verilog HDL assignment warning at Control_unit_pipeline.v(48): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563350 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(50) " "Verilog HDL assignment warning at Control_unit_pipeline.v(50): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563350 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(59) " "Verilog HDL assignment warning at Control_unit_pipeline.v(59): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563350 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(60) " "Verilog HDL assignment warning at Control_unit_pipeline.v(60): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563351 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(61) " "Verilog HDL assignment warning at Control_unit_pipeline.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563351 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(62) " "Verilog HDL assignment warning at Control_unit_pipeline.v(62): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563351 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(63) " "Verilog HDL assignment warning at Control_unit_pipeline.v(63): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563351 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(82) " "Verilog HDL assignment warning at Control_unit_pipeline.v(82): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563351 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(84) " "Verilog HDL assignment warning at Control_unit_pipeline.v(84): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563351 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_decoder.v 1 1 " "Using design file alu_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder Control_unit_pipeline:control\|ALU_decoder:alu_dec " "Elaborating entity \"ALU_decoder\" for hierarchy \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\"" {  } { { "Control_unit_pipeline.v" "alu_dec" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_decoder.v 1 1 " "Using design file inst_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_decoder " "Found entity 1: Inst_decoder" {  } { { "inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/inst_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_decoder Control_unit_pipeline:control\|Inst_decoder:Imm_choice " "Elaborating entity \"Inst_decoder\" for hierarchy \"Control_unit_pipeline:control\|Inst_decoder:Imm_choice\"" {  } { { "Control_unit_pipeline.v" "Imm_choice" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "size_decoder.v 1 1 " "Using design file size_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Size_decoder " "Found entity 1: Size_decoder" {  } { { "size_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/size_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Size_decoder Control_unit_pipeline:control\|Size_decoder:size_data " "Elaborating entity \"Size_decoder\" for hierarchy \"Control_unit_pipeline:control\|Size_decoder:size_data\"" {  } { { "Control_unit_pipeline.v" "size_data" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Control_unit_pipeline.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bn datapath.v(159) " "Verilog HDL Implicit Net warning at datapath.v(159): created implicit net for \"bn\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultwt datapath.v(231) " "Verilog HDL Implicit Net warning at datapath.v(231): created implicit net for \"resultwt\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z datapath.v(235) " "Verilog HDL Implicit Net warning at datapath.v(235): created implicit net for \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "CPU_RISCV_pipeline.v" "data_path" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bn datapath.v(159) " "Verilog HDL or VHDL warning at datapath.v(159): object \"bn\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749629563557 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultwt datapath.v(231) " "Verilog HDL or VHDL warning at datapath.v(231): object \"resultwt\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749629563557 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z datapath.v(235) " "Verilog HDL or VHDL warning at datapath.v(235): object \"z\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749629563558 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(231) " "Verilog HDL assignment warning at datapath.v(231): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629563564 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WSGN_SEARCH_FILE" "two_to_one_mux.v 1 1 " "Using design file two_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:data_path\|two_to_one_mux:PCFPrimeMux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:data_path\|two_to_one_mux:PCFPrimeMux\"" {  } { { "datapath.v" "PCFPrimeMux" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop_with_enable.v 1 1 " "Using design file d_flip_flop_with_enable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop_with_enable " "Found entity 1: d_flip_flop_with_enable" {  } { { "d_flip_flop_with_enable.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/d_flip_flop_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop_with_enable datapath:data_path\|d_flip_flop_with_enable:PCFFlipFlop " "Elaborating entity \"d_flip_flop_with_enable\" for hierarchy \"datapath:data_path\|d_flip_flop_with_enable:PCFFlipFlop\"" {  } { { "datapath.v" "PCFFlipFlop" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath:data_path\|instruction_memory:instructionMemory " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath:data_path\|instruction_memory:instructionMemory\"" {  } { { "datapath.v" "instructionMemory" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:data_path\|adder:add4ToPCF " "Elaborating entity \"adder\" for hierarchy \"datapath:data_path\|adder:add4ToPCF\"" {  } { { "datapath.v" "add4ToPCF" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629563892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629563892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:registers\"" {  } { { "datapath.v" "registers" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629563893 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(15) " "Verilog HDL Always Construct warning at register_file.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/register_file.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749629563911 "|CPU_RISCV_pipeline|datapath:data_path|register_file:registers"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immediate_extend.v(18) " "Verilog HDL warning at immediate_extend.v(18): extended using \"x\" or \"z\"" {  } { { "immediate_extend.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/immediate_extend.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749629564170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "immediate_extend.v 1 1 " "Using design file immediate_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extend " "Found entity 1: immediate_extend" {  } { { "immediate_extend.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/immediate_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629564171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629564171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extend datapath:data_path\|immediate_extend:extend " "Elaborating entity \"immediate_extend\" for hierarchy \"datapath:data_path\|immediate_extend:extend\"" {  } { { "datapath.v" "extend" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629564172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop.v 1 1 " "Using design file d_flip_flop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629564231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629564231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:data_path\|d_flip_flop:regWriteEFlipFlop " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:data_path\|d_flip_flop:regWriteEFlipFlop\"" {  } { { "datapath.v" "regWriteEFlipFlop" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629564232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "three_to_one_mux.v 1 1 " "Using design file three_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629564306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629564306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:data_path\|three_to_one_mux:SrcAEMux " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:data_path\|three_to_one_mux:SrcAEMux\"" {  } { { "datapath.v" "SrcAEMux" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629564307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629564362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629564362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629564364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.v 1 1 " "Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629564439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629564439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory datapath:data_path\|data_memory:dataMemory " "Elaborating entity \"data_memory\" for hierarchy \"datapath:data_path\|data_memory:dataMemory\"" {  } { { "datapath.v" "dataMemory" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629564440 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_memory.v(22) " "Verilog HDL Always Construct warning at data_memory.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/data_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749629564484 "|CPU_RISCV_pipeline|datapath:data_path|data_memory:dataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp data_memory.v(51) " "Verilog HDL Always Construct warning at data_memory.v(51): inferring latch(es) for variable \"data_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/data_memory.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749629564501 "|CPU_RISCV_pipeline|datapath:data_path|data_memory:dataMemory"}
{ "Warning" "WSGN_SEARCH_FILE" "five_to_one_mux.v 1 1 " "Using design file five_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_one_mux " "Found entity 1: five_to_one_mux" {  } { { "five_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/five_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749629565010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749629565010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_to_one_mux datapath:data_path\|five_to_one_mux:ResultWMux " "Elaborating entity \"five_to_one_mux\" for hierarchy \"datapath:data_path\|five_to_one_mux:ResultWMux\"" {  } { { "datapath.v" "ResultWMux" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/datapath.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629565011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit Hazard_unit:hazard_unit " "Elaborating entity \"Hazard_unit\" for hierarchy \"Hazard_unit:hazard_unit\"" {  } { { "CPU_RISCV_pipeline.v" "hazard_unit" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629565022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Hazard_unit.v(42) " "Verilog HDL assignment warning at Hazard_unit.v(42): truncated value with size 32 to match size of target (1)" {  } { { "Hazard_unit.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Hazard_unit.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629565024 "|CPU_RISCV_pipeline|Hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Hazard_unit.v(43) " "Verilog HDL assignment warning at Hazard_unit.v(43): truncated value with size 32 to match size of target (1)" {  } { { "Hazard_unit.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/Hazard_unit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749629565024 "|CPU_RISCV_pipeline|Hazard_unit:hazard_unit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749629567528 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[0\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[0\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[1\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[1\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[2\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[2\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[3\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[3\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[4\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[4\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[5\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[5\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[6\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[6\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[7\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[7\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[8\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[8\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[9\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[9\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[10\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[10\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[11\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[11\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[12\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[12\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[13\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[13\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[14\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[14\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[15\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[15\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[16\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[16\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[17\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[17\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[18\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[18\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[19\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[19\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[20\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[20\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[21\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[21\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[22\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[22\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[23\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[23\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[24\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[24\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[25\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[25\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[26\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[26\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[27\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[27\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[28\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[28\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[29\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[29\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[30\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[30\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[31\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[31\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[0\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[0\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[1\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[1\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[2\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[2\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[3\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[3\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[4\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[4\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[5\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[5\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[6\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[6\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[7\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[7\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[8\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[8\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[9\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[9\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[10\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[10\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[11\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[11\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[12\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[12\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[13\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[13\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[14\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[14\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[15\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[15\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[16\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[16\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[17\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[17\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[18\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[18\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[19\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[19\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[20\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[20\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[21\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[21\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[22\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[22\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[23\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[23\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[24\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[24\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[25\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[25\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[26\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[26\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[27\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[27\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[28\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[28\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[29\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[29\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[30\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[30\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[31\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[31\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[0\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[0\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[1\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[1\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[0\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[0\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[1\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[1\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[2\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[2\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749629567680 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1749629567680 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749629573388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brahim/Desktop/CPU_RISCV_pipeline/output_files/CPU_RISCV_pipeline.map.smsg " "Generated suppressed messages file C:/Users/brahim/Desktop/CPU_RISCV_pipeline/output_files/CPU_RISCV_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629585273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749629586094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749629586094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6863 " "Implemented 6863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749629587129 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749629587129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6787 " "Implemented 6787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749629587129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749629587129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749629587179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 09:13:07 2025 " "Processing ended: Wed Jun 11 09:13:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749629587179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749629587179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749629587179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749629587179 ""}
