Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Aug 21 03:08:45 2024
| Host              : emg2abtics-virtual-machine running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing -max_paths 10 -file ./report/add_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.360ns (39.387%)  route 0.554ns (60.613%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C
                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.114     0.228    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[4]
                         LUT5 (Prop_LUT5_I0_O)        0.188     0.416 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3/O
                         net (fo=2, unplaced)         0.211     0.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.058     0.685 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a[31]_i_1/O
                         net (fo=32, unplaced)        0.229     0.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_in_a_reg[18]/CE
  -------------------------------------------------------------------    -------------------




