INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ME/OneDrive/Documents/School/PSU/ECE585-DesignOfMicroprocessorSystems/Assignments/FinalProj/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
