#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 19 21:50:26 2020
# Process ID: 4412
# Current directory: C:/Users/chine/Desktop/MEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13920 C:\Users\chine\Desktop\MEM\MEM.xpr
# Log file: C:/Users/chine/Desktop/MEM/vivado.log
# Journal file: C:/Users/chine/Desktop/MEM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chine/Desktop/MEM/MEM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vhdl_assignment_simple' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl_assignment_simple_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vhdl_assignment_simple'
ERROR: [VRFC 10-3462] indexed name is not a 'bit_vector' [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:48]
ERROR: [VRFC 10-1471] type error near data_in ; current type std_logic_vector; expected type bit_vector [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:48]
ERROR: [VRFC 10-3782] unit 'test' ignored due to previous errors [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:11]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 867.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 867.684 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vhdl_assignment_simple' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl_assignment_simple_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vhdl_assignment_simple'
ERROR: [VRFC 10-4982] syntax error near 'exit' [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:49]
ERROR: [VRFC 10-3782] unit 'test' ignored due to previous errors [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:11]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 867.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 867.684 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vhdl_assignment_simple' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl_assignment_simple_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vhdl_assignment_simple'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 867.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_vhdl_assignment_simple_behav xil_defaultlib.tb_vhdl_assignment_simple -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_vhdl_assignment_simple_behav xil_defaultlib.tb_vhdl_assignment_simple -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top [top_default]
Compiling architecture test of entity xil_defaultlib.tb_vhdl_assignment_simple
Built simulation snapshot tb_vhdl_assignment_simple_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xsim.dir/tb_vhdl_assignment_simple_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xsim.dir/tb_vhdl_assignment_simple_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 19 21:57:33 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 92.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 19 21:57:33 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 867.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vhdl_assignment_simple_behav -key {Behavioral:sim_1:Functional:tb_vhdl_assignment_simple} -tclbatch {tb_vhdl_assignment_simple.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_vhdl_assignment_simple.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 898.473 ; gain = 20.023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vhdl_assignment_simple_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 898.473 ; gain = 30.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 899.148 ; gain = 0.676
set_property top memory_model [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
