<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avalon_concatenate_singlebit_conduits_10/sim/cat_done_avalon_concatenate_singlebit_conduits_10_bjzeuhq.sv"
   type="SYSTEM_VERILOG"
   library="avalon_concatenate_singlebit_conduits_10" />
 <file
   path="sim/cat_done.v"
   type="VERILOG"
   library="cat_done"
   hasInlineConfiguration="true" />
 <topLevel name="cat_done.cat_done" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780I5G" />
</simPackage>
