

================================================================
== Vitis HLS Report for 'ludcmp'
================================================================
* Date:           Tue May  6 11:38:15 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        ludcmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max  |   Type  |
    +---------+---------+----------+----------+------+--------+---------+
    |     1843|   589243|  9.215 us|  2.946 ms|  1844|  589244|       no|
    +---------+---------+----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239  |ludcmp_Pipeline_VITIS_LOOP_15_3  |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
        |grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252  |ludcmp_Pipeline_VITIS_LOOP_22_5  |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
        |grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264  |ludcmp_Pipeline_VITIS_LOOP_31_7  |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
        |grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276  |ludcmp_Pipeline_VITIS_LOOP_38_9  |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_1   |      400|   574760|  10 ~ 14369|          -|          -|      40|        no|
        | + VITIS_LOOP_13_2  |        0|     7566|    31 ~ 194|          -|          -|  0 ~ 39|        no|
        | + VITIS_LOOP_20_4  |        7|     6800|     7 ~ 170|          -|          -|  1 ~ 40|        no|
        |- VITIS_LOOP_29_6   |      240|     6760|     6 ~ 169|          -|          -|      40|        no|
        |- VITIS_LOOP_36_8   |     1200|     7720|    30 ~ 193|          -|          -|      40|        no|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      252|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|     1985|     1498|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      746|    -|
|Register             |        -|     -|      664|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     2649|     2496|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |ddiv_64ns_64ns_64_22_no_dsp_1_U33           |ddiv_64ns_64ns_64_22_no_dsp_1    |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U35           |dmul_64ns_64ns_64_5_max_dsp_1    |        0|   8|  312|  109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U34          |dsub_64ns_64ns_64_5_full_dsp_1   |        0|   3|  457|  698|    0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239  |ludcmp_Pipeline_VITIS_LOOP_15_3  |        0|   0|  273|  166|    0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252  |ludcmp_Pipeline_VITIS_LOOP_22_5  |        0|   0|  273|  166|    0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264  |ludcmp_Pipeline_VITIS_LOOP_31_7  |        0|   0|  273|  132|    0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276  |ludcmp_Pipeline_VITIS_LOOP_38_9  |        0|   0|  397|  227|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|  11| 1985| 1498|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_314_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln13_1_fu_359_p2  |         +|   0|  0|  19|          12|           6|
    |add_ln13_fu_370_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln14_1_fu_380_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln14_fu_340_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln20_fu_425_p2    |         +|   0|  0|  18|          11|           1|
    |add_ln21_fu_415_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln29_fu_457_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln32_fu_501_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln36_1_fu_595_p2  |         +|   0|  0|  13|           6|           2|
    |add_ln36_fu_541_p2    |         +|   0|  0|  14|           7|           2|
    |add_ln39_fu_577_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln40_fu_584_p2    |         +|   0|  0|  18|          11|          11|
    |icmp_ln12_fu_308_p2   |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln13_fu_365_p2   |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln20_fu_409_p2   |      icmp|   0|  0|  11|          11|           6|
    |icmp_ln29_fu_451_p2   |      icmp|   0|  0|  10|           6|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 252|         149|         104|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_address0         |   59|         11|   11|        121|
    |A_address1         |   14|          3|   11|         33|
    |A_ce0              |   31|          6|    1|          6|
    |A_ce1              |   14|          3|    1|          3|
    |A_d0               |   14|          3|   64|        192|
    |ap_NS_fsm          |  305|         69|    1|         69|
    |grp_fu_288_p0      |   14|          3|   64|        192|
    |grp_fu_288_p1      |   14|          3|   64|        192|
    |grp_fu_848_ce      |   26|          5|    1|          5|
    |grp_fu_848_p0      |   26|          5|   64|        320|
    |grp_fu_848_p1      |   26|          5|   64|        320|
    |grp_fu_852_ce      |   26|          5|    1|          5|
    |grp_fu_852_p0      |   26|          5|   64|        320|
    |grp_fu_852_p1      |   26|          5|   64|        320|
    |i_1_fu_110         |    9|          2|    6|         12|
    |i_2_fu_118         |    9|          2|    7|         14|
    |i_fu_90            |    9|          2|    6|         12|
    |indvars_iv_fu_114  |    9|          2|    6|         12|
    |j_2_reg_229        |    9|          2|   11|         22|
    |j_reg_206          |    9|          2|    6|         12|
    |phi_mul_reg_218    |    9|          2|   12|         24|
    |x_address0         |   14|          3|    6|         18|
    |x_ce0              |   14|          3|    1|          3|
    |y_address0         |   20|          4|    6|         24|
    |y_ce0              |   14|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  746|        158|  543|       2254|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |A_addr_2_reg_732                                         |  11|   0|   11|          0|
    |A_addr_reg_706                                           |  11|   0|   11|          0|
    |add_ln12_reg_663                                         |   6|   0|    6|          0|
    |add_ln13_1_reg_693                                       |  12|   0|   12|          0|
    |add_ln13_reg_701                                         |   6|   0|    6|          0|
    |add_ln14_reg_668                                         |   8|   0|   11|          3|
    |add_ln20_reg_737                                         |  11|   0|   11|          0|
    |add_ln32_reg_781                                         |   8|   0|   11|          3|
    |add_ln39_reg_820                                         |   8|   0|   11|          3|
    |add_ln40_reg_825                                         |  11|   0|   11|          0|
    |ap_CS_fsm                                                |  68|   0|   68|          0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg  |   1|   0|    1|          0|
    |grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_110                                               |   6|   0|    6|          0|
    |i_2_fu_118                                               |   7|   0|    7|          0|
    |i_4_reg_747                                              |   6|   0|    6|          0|
    |i_5_reg_791                                              |   7|   0|    7|          0|
    |i_fu_90                                                  |   6|   0|    6|          0|
    |indvars_iv_fu_114                                        |   6|   0|    6|          0|
    |indvars_iv_load_reg_815                                  |   6|   0|    6|          0|
    |j_2_reg_229                                              |  11|   0|   11|          0|
    |j_4_reg_655                                              |   6|   0|    6|          0|
    |j_reg_206                                                |   6|   0|    6|          0|
    |phi_mul_reg_218                                          |  12|   0|   12|          0|
    |reg_292                                                  |  64|   0|   64|          0|
    |reg_296                                                  |  64|   0|   64|          0|
    |trunc_ln36_reg_797                                       |   6|   0|    6|          0|
    |w_6_reg_711                                              |  64|   0|   64|          0|
    |w_7_reg_830                                              |  64|   0|   64|          0|
    |w_8_reg_742                                              |  64|   0|   64|          0|
    |w_reg_786                                                |  64|   0|   64|          0|
    |zext_ln13_reg_688                                        |  12|   0|   64|         52|
    |zext_ln29_reg_757                                        |   6|   0|   64|         58|
    |zext_ln36_reg_805                                        |   7|   0|   64|         57|
    |zext_ln8_reg_676                                         |   6|   0|   11|          5|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 664|   0|  845|        181|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        ludcmp|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        ludcmp|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        ludcmp|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        ludcmp|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        ludcmp|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        ludcmp|  return value|
|A_address0  |  out|   11|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   64|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|A_address1  |  out|   11|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   64|   ap_memory|             A|         array|
|b_address0  |  out|    6|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|x_address0  |  out|    6|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_we0       |  out|    1|   ap_memory|             x|         array|
|x_d0        |  out|   64|   ap_memory|             x|         array|
|x_q0        |   in|   64|   ap_memory|             x|         array|
|y_address0  |  out|    6|   ap_memory|             y|         array|
|y_ce0       |  out|    1|   ap_memory|             y|         array|
|y_we0       |  out|    1|   ap_memory|             y|         array|
|y_d0        |  out|   64|   ap_memory|             y|         array|
|y_q0        |   in|   64|   ap_memory|             y|         array|
+------------+-----+-----+------------+--------------+--------------+

