# SOC Final Project SDRAM
## Improve SDRAM in Lab#D with burst 
Run iverilog simulation
```sh
cd ~/SOC_Final-Project-SDRAM/testbench/counter_la
source run_sim
```
