<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: SPI Exported Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPI Exported Functions<div class="ingroups"><a class="el" href="group___standard___driver.html">Standard Driver</a> &raquo; <a class="el" href="group___s_p_i___driver.html">SPI Driver</a> &raquo; <a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html">SPI Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf9f37bc4bccc886c2dd5c5b4848d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cf9f37bc4bccc886c2dd5c5b4848d42">SPI_TRIGGER_TX_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga5cf9f37bc4bccc886c2dd5c5b4848d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX and RX PDMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cf9f37bc4bccc886c2dd5c5b4848d42">More...</a><br /></td></tr>
<tr class="separator:ga5cf9f37bc4bccc886c2dd5c5b4848d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX PDMA transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272ce8ce0ba2f19747c2737fdc003a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga272ce8ce0ba2f19747c2737fdc003a97">SPI_DISABLE_TX_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga272ce8ce0ba2f19747c2737fdc003a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX and RX PDMA transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga272ce8ce0ba2f19747c2737fdc003a97">More...</a><br /></td></tr>
<tr class="separator:ga272ce8ce0ba2f19747c2737fdc003a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO empty flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO empty flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO full flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX register.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">SPI_SET_SS_HIGH</a>(spi)</td></tr>
<tr class="memdesc:gae7ec8906a2f6cb016c90a26477062ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIx_SS pin to high state.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">More...</a><br /></td></tr>
<tr class="separator:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">SPI_SET_SS_LOW</a>(spi)</td></tr>
<tr class="memdesc:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIx_SS pin to low state.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">More...</a><br /></td></tr>
<tr class="separator:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Byte Reorder function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Byte Reorder function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013418823f990b1205ec04bd6942cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">SPI_SET_DATA_WIDTH</a>(spi,  u32Width)</td></tr>
<tr class="memdesc:ga013418823f990b1205ec04bd6942cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">More...</a><br /></td></tr>
<tr class="separator:ga013418823f990b1205ec04bd6942cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI controller.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b53a106fc6a0047255b990ddb16a54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9b53a106fc6a0047255b990ddb16a54e">SPII2S_ENABLE_TXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga9b53a106fc6a0047255b990ddb16a54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S TX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9b53a106fc6a0047255b990ddb16a54e">More...</a><br /></td></tr>
<tr class="separator:ga9b53a106fc6a0047255b990ddb16a54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dd6f334adac99c11aef4fa471187a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8dd6f334adac99c11aef4fa471187a2">SPII2S_DISABLE_TXDMA</a>(i2s)</td></tr>
<tr class="memdesc:gae8dd6f334adac99c11aef4fa471187a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S TX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8dd6f334adac99c11aef4fa471187a2">More...</a><br /></td></tr>
<tr class="separator:gae8dd6f334adac99c11aef4fa471187a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c90c9faaf3ba08f5786bc0a4d69d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga46c90c9faaf3ba08f5786bc0a4d69d95">SPII2S_ENABLE_RXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga46c90c9faaf3ba08f5786bc0a4d69d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S RX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga46c90c9faaf3ba08f5786bc0a4d69d95">More...</a><br /></td></tr>
<tr class="separator:ga46c90c9faaf3ba08f5786bc0a4d69d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654e3f2c3e644a97b4df8967d3bc7bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga654e3f2c3e644a97b4df8967d3bc7bab">SPII2S_DISABLE_RXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga654e3f2c3e644a97b4df8967d3bc7bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S RX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga654e3f2c3e644a97b4df8967d3bc7bab">More...</a><br /></td></tr>
<tr class="separator:ga654e3f2c3e644a97b4df8967d3bc7bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a20bc49f7762369103144e698584dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa7a20bc49f7762369103144e698584dd">SPII2S_ENABLE_TX</a>(i2s)</td></tr>
<tr class="memdesc:gaa7a20bc49f7762369103144e698584dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S TX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa7a20bc49f7762369103144e698584dd">More...</a><br /></td></tr>
<tr class="separator:gaa7a20bc49f7762369103144e698584dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bc9d7df2f983258d570232fc8c5eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31bc9d7df2f983258d570232fc8c5eee">SPII2S_DISABLE_TX</a>(i2s)</td></tr>
<tr class="memdesc:ga31bc9d7df2f983258d570232fc8c5eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S TX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31bc9d7df2f983258d570232fc8c5eee">More...</a><br /></td></tr>
<tr class="separator:ga31bc9d7df2f983258d570232fc8c5eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec513d42ebab1daa3131377599968b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ec513d42ebab1daa3131377599968b9">SPII2S_ENABLE_RX</a>(i2s)</td></tr>
<tr class="memdesc:ga2ec513d42ebab1daa3131377599968b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S RX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ec513d42ebab1daa3131377599968b9">More...</a><br /></td></tr>
<tr class="separator:ga2ec513d42ebab1daa3131377599968b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e666f32bc89e38c6ff1f157c027abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga48e666f32bc89e38c6ff1f157c027abf">SPII2S_DISABLE_RX</a>(i2s)</td></tr>
<tr class="memdesc:ga48e666f32bc89e38c6ff1f157c027abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S RX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga48e666f32bc89e38c6ff1f157c027abf">More...</a><br /></td></tr>
<tr class="separator:ga48e666f32bc89e38c6ff1f157c027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209e632be224bb36f4ebddf8b8ea7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga209e632be224bb36f4ebddf8b8ea7ebc">SPII2S_ENABLE_TX_MUTE</a>(i2s)</td></tr>
<tr class="memdesc:ga209e632be224bb36f4ebddf8b8ea7ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Mute function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga209e632be224bb36f4ebddf8b8ea7ebc">More...</a><br /></td></tr>
<tr class="separator:ga209e632be224bb36f4ebddf8b8ea7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f86c331d7bbb696b21fe482f9b5d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga79f86c331d7bbb696b21fe482f9b5d9b">SPII2S_DISABLE_TX_MUTE</a>(i2s)</td></tr>
<tr class="memdesc:ga79f86c331d7bbb696b21fe482f9b5d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Mute function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga79f86c331d7bbb696b21fe482f9b5d9b">More...</a><br /></td></tr>
<tr class="separator:ga79f86c331d7bbb696b21fe482f9b5d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645153c89cb0a905cd57401045dc3b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga645153c89cb0a905cd57401045dc3b19">SPII2S_CLR_TX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:ga645153c89cb0a905cd57401045dc3b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga645153c89cb0a905cd57401045dc3b19">More...</a><br /></td></tr>
<tr class="separator:ga645153c89cb0a905cd57401045dc3b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc949a7b6ddcf075e35010600a04be1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc949a7b6ddcf075e35010600a04be1d">SPII2S_CLR_RX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:gabc949a7b6ddcf075e35010600a04be1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc949a7b6ddcf075e35010600a04be1d">More...</a><br /></td></tr>
<tr class="separator:gabc949a7b6ddcf075e35010600a04be1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc647ed5c70c428c3e888068a423d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0cc647ed5c70c428c3e888068a423d76">SPII2S_WRITE_TX_FIFO</a>(i2s,  u32Data)</td></tr>
<tr class="memdesc:ga0cc647ed5c70c428c3e888068a423d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to I2S TX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0cc647ed5c70c428c3e888068a423d76">More...</a><br /></td></tr>
<tr class="separator:ga0cc647ed5c70c428c3e888068a423d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0053be89c615d4da91d8ce446625d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0053be89c615d4da91d8ce446625d092">SPII2S_READ_RX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:ga0053be89c615d4da91d8ce446625d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0053be89c615d4da91d8ce446625d092">More...</a><br /></td></tr>
<tr class="separator:ga0053be89c615d4da91d8ce446625d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3bf0f47e63ab104a85f15c1a464508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0a3bf0f47e63ab104a85f15c1a464508">SPII2S_GET_INT_FLAG</a>(i2s,  u32Mask)</td></tr>
<tr class="memdesc:ga0a3bf0f47e63ab104a85f15c1a464508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0a3bf0f47e63ab104a85f15c1a464508">More...</a><br /></td></tr>
<tr class="separator:ga0a3bf0f47e63ab104a85f15c1a464508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58354827f4e5b8d1675cf3f023b5d4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58354827f4e5b8d1675cf3f023b5d4b3">SPII2S_CLR_INT_FLAG</a>(i2s,  u32Mask)</td></tr>
<tr class="memdesc:ga58354827f4e5b8d1675cf3f023b5d4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58354827f4e5b8d1675cf3f023b5d4b3">More...</a><br /></td></tr>
<tr class="separator:ga58354827f4e5b8d1675cf3f023b5d4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4562464a87f0857ab537994c3753ba62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4562464a87f0857ab537994c3753ba62">SPII2S_GET_TX_FIFO_LEVEL</a>(i2s)</td></tr>
<tr class="memdesc:ga4562464a87f0857ab537994c3753ba62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transmit FIFO level.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4562464a87f0857ab537994c3753ba62">More...</a><br /></td></tr>
<tr class="separator:ga4562464a87f0857ab537994c3753ba62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de1857402eb2cc9d91fc4a4d5dbf0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9de1857402eb2cc9d91fc4a4d5dbf0af">SPII2S_GET_RX_FIFO_LEVEL</a>(i2s)</td></tr>
<tr class="memdesc:ga9de1857402eb2cc9d91fc4a4d5dbf0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get receive FIFO level.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9de1857402eb2cc9d91fc4a4d5dbf0af">More...</a><br /></td></tr>
<tr class="separator:ga9de1857402eb2cc9d91fc4a4d5dbf0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf846ae792b321135f3db02d79f12593d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">SPII2S_ENABLE_TX_ZCD</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:gaf846ae792b321135f3db02d79f12593d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable zero cross detection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">More...</a><br /></td></tr>
<tr class="separator:gaf846ae792b321135f3db02d79f12593d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050c9515e962b858f07818796cdda440"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">SPII2S_DISABLE_TX_ZCD</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:ga050c9515e962b858f07818796cdda440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable zero cross detection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">More...</a><br /></td></tr>
<tr class="separator:ga050c9515e962b858f07818796cdda440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb218296ade22e03e2233c3836599220"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">SPII2S_SET_MONO_RX_CHANNEL</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Ch)</td></tr>
<tr class="memdesc:gacb218296ade22e03e2233c3836599220"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the recording source channel when mono mode is used.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">More...</a><br /></td></tr>
<tr class="separator:gacb218296ade22e03e2233c3836599220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO buffer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO buffer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave selection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave selection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50388ee5b14b42bceda88c2389fc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gaa50388ee5b14b42bceda88c2389fc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">More...</a><br /></td></tr>
<tr class="separator:gaa50388ee5b14b42bceda88c2389fc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">More...</a><br /></td></tr>
<tr class="separator:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga650564b1befc6ce3efcfcd255cbb143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">More...</a><br /></td></tr>
<tr class="separator:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4350275013b1125563e4d8c39a5739"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabd4350275013b1125563e4d8c39a5739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI status.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">More...</a><br /></td></tr>
<tr class="separator:gabd4350275013b1125563e4d8c39a5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">SPII2S_Open</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat)</td></tr>
<tr class="memdesc:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures some parameters of I2S interface for general purpose use.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">More...</a><br /></td></tr>
<tr class="separator:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e15a2ed089d748766240f1a71ae66d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">SPII2S_Close</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga0e15a2ed089d748766240f1a71ae66d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">More...</a><br /></td></tr>
<tr class="separator:ga0e15a2ed089d748766240f1a71ae66d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256a836298670e06beafb128fb31adef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">SPII2S_EnableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga256a836298670e06beafb128fb31adef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">More...</a><br /></td></tr>
<tr class="separator:ga256a836298670e06beafb128fb31adef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc08a95a9d913e5da530fb306ca275b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">SPII2S_DisableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabc08a95a9d913e5da530fb306ca275b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">More...</a><br /></td></tr>
<tr class="separator:gabc08a95a9d913e5da530fb306ca275b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c7876531bbc5c0bb193530965540e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">SPII2S_EnableMCLK</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga10c7876531bbc5c0bb193530965540e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable master clock (MCLK).  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">More...</a><br /></td></tr>
<tr class="separator:ga10c7876531bbc5c0bb193530965540e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d8b8b82860abef8d23aaa20acfd888"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">SPII2S_DisableMCLK</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga12d8b8b82860abef8d23aaa20acfd888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable master clock (MCLK).  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">More...</a><br /></td></tr>
<tr class="separator:ga12d8b8b82860abef8d23aaa20acfd888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae272ac8df329a268ce302f760dae15c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">SPII2S_SetFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gae272ac8df329a268ce302f760dae15c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">More...</a><br /></td></tr>
<tr class="separator:gae272ac8df329a268ce302f760dae15c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40f8c0e4c98888b91aa332f00da1bf1"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf40f8c0e4c98888b91aa332f00da1bf1">SPII2S_GetSourceClockFreq</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:gaf40f8c0e4c98888b91aa332f00da1bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get I2S source clock frequency.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf40f8c0e4c98888b91aa332f00da1bf1">More...</a><br /></td></tr>
<tr class="separator:gaf40f8c0e4c98888b91aa332f00da1bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafc919e1780ef049f97d3b4def65e05f9" name="gafc919e1780ef049f97d3b4def65e05f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc919e1780ef049f97d3b4def65e05f9">&#9670;&nbsp;</a></span>SPI_CLR_UNIT_TRANS_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CLR_UNIT_TRANS_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the unit transfer interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Write 1 to UNITIF bit of SPI_STATUS register to clear the unit transfer interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00116">116</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga69e66bc02d0327c0ce9565f96f31c599" name="ga69e66bc02d0327c0ce9565f96f31c599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e66bc02d0327c0ce9565f96f31c599">&#9670;&nbsp;</a></span>SPI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear SPIEN (SPI_CTL[0]) to disable SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00331">331</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga704f049cd3351d0d0f7130a75ca394bf" name="ga704f049cd3351d0d0f7130a75ca394bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704f049cd3351d0d0f7130a75ca394bf">&#9670;&nbsp;</a></span>SPI_DISABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Byte Reorder function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear REORDER bit field of SPI_CTL register to disable Byte Reorder function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00264">264</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa4d669ece8661ddfa49d5fc8716dadc1" name="gaa4d669ece8661ddfa49d5fc8716dadc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d669ece8661ddfa49d5fc8716dadc1">&#9670;&nbsp;</a></span>SPI_DISABLE_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable RX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear RXPDMAEN bit of SPI_PDMACTL register to disable RX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00152">152</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga866db4a52212324cdd89fc9b6d5b1da7" name="ga866db4a52212324cdd89fc9b6d5b1da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga866db4a52212324cdd89fc9b6d5b1da7">&#9670;&nbsp;</a></span>SPI_DISABLE_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear TXPDMAEN bit of SPI_PDMACTL register to disable TX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00161">161</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga272ce8ce0ba2f19747c2737fdc003a97" name="ga272ce8ce0ba2f19747c2737fdc003a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272ce8ce0ba2f19747c2737fdc003a97">&#9670;&nbsp;</a></span>SPI_DISABLE_TX_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_TX_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TX and RX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear TXPDMAEN bit and RXPDMAEN bit of SPI_PDMACTL register to disable TX and RX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00170">170</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga2b8b63b52ff1838fa764fa14d9754d7a" name="ga2b8b63b52ff1838fa764fa14d9754d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b8b63b52ff1838fa764fa14d9754d7a">&#9670;&nbsp;</a></span>SPI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set SPIEN (SPI_CTL[0]) to enable SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00322">322</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa795ff6d2dac96bcc9add693f3446d36" name="gaa795ff6d2dac96bcc9add693f3446d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa795ff6d2dac96bcc9add693f3446d36">&#9670;&nbsp;</a></span>SPI_ENABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Byte Reorder function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Enable Byte Reorder function. The suspend interval depends on the setting of SUSPITV (SPI_CTL[7:4]). </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00255">255</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga984898177d313359fdd1fcdc0f4bf193" name="ga984898177d313359fdd1fcdc0f4bf193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984898177d313359fdd1fcdc0f4bf193">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the count of available data in RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The count of available data in RX FIFO.</dd></dl>
<p>Read RXCNT (SPI_STATUS[27:24]) to get the count of available data in RX FIFO. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00179">179</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaaeb40ca921663b20308a0a841ba7ce73" name="gaaeb40ca921663b20308a0a841ba7ce73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb40ca921663b20308a0a841ba7ce73">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the RX FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>RX FIFO is not empty. </td></tr>
    <tr><td class="paramname">1</td><td>RX FIFO is empty.</td></tr>
  </table>
  </dd>
</dl>
<p>Read RXEMPTY bit of SPI_STATUS register to get the RX FIFO empty flag. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00189">189</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3e0bc926739bf60d35df6a774f06cceb" name="ga3e0bc926739bf60d35df6a774f06cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0bc926739bf60d35df6a774f06cceb">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the TX FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>TX FIFO is not empty. </td></tr>
    <tr><td class="paramname">1</td><td>TX FIFO is empty.</td></tr>
  </table>
  </dd>
</dl>
<p>Read TXEMPTY bit of SPI_STATUS register to get the TX FIFO empty flag. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00199">199</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5523e2a8d5469337f2ba5605d57d24de" name="ga5523e2a8d5469337f2ba5605d57d24de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5523e2a8d5469337f2ba5605d57d24de">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_FULL_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_FULL_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the TX FIFO full flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>TX FIFO is not full. </td></tr>
    <tr><td class="paramname">1</td><td>TX FIFO is full.</td></tr>
  </table>
  </dd>
</dl>
<p>Read TXFULL bit of SPI_STATUS register to get the TX FIFO full flag. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00209">209</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab09ba12aaae1e080cc39237e340dff96" name="gab09ba12aaae1e080cc39237e340dff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09ba12aaae1e080cc39237e340dff96">&#9670;&nbsp;</a></span>SPI_IS_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IS_BUSY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the SPI busy state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>SPI controller is not busy. </td></tr>
    <tr><td class="paramname">1</td><td>SPI controller is busy.</td></tr>
  </table>
  </dd>
</dl>
<p>This macro will return the busy state of SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00313">313</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga9eb889294d2c4d5ed1dfd6fad32d836f" name="ga9eb889294d2c4d5ed1dfd6fad32d836f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb889294d2c4d5ed1dfd6fad32d836f">&#9670;&nbsp;</a></span>SPI_READ_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_READ_RX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the datum read from RX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data in RX register.</dd></dl>
<p>Read SPI_RX register to get the received datum. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00218">218</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga013418823f990b1205ec04bd6942cc1e" name="ga013418823f990b1205ec04bd6942cc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013418823f990b1205ec04bd6942cc1e">&#9670;&nbsp;</a></span>SPI_SET_DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_DATA_WIDTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the data width of a SPI transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Width</td><td>The bit width of one transaction. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>The data width can be 8 ~ 32 bits. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00303">303</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga950a4385d8641da85456398b268368ae" name="ga950a4385d8641da85456398b268368ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950a4385d8641da85456398b268368ae">&#9670;&nbsp;</a></span>SPI_SET_LSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_LSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with LSB first. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set LSB bit of SPI_CTL register to set the SPI transfer sequence with LSB first. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00284">284</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5cbade2af2ae16ff7b5cd4fd834592cb" name="ga5cbade2af2ae16ff7b5cd4fd834592cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cbade2af2ae16ff7b5cd4fd834592cb">&#9670;&nbsp;</a></span>SPI_SET_MSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_MSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with MSB first. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear LSB bit of SPI_CTL register to set the SPI transfer sequence with MSB first. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00293">293</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7ec8906a2f6cb016c90a26477062ee7" name="gae7ec8906a2f6cb016c90a26477062ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ec8906a2f6cb016c90a26477062ee7">&#9670;&nbsp;</a></span>SPI_SET_SS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIx_SS pin to high state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIx_SS pin to high state. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00237">237</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gad16416fcb5b991c9b2bd2737a6c6a90b" name="gad16416fcb5b991c9b2bd2737a6c6a90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16416fcb5b991c9b2bd2737a6c6a90b">&#9670;&nbsp;</a></span>SPI_SET_SS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIx_SS pin to low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIx_SS pin to low state. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00246">246</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga356f36b6fc4c8c03904b3ef0d9ff8660" name="ga356f36b6fc4c8c03904b3ef0d9ff8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356f36b6fc4c8c03904b3ef0d9ff8660">&#9670;&nbsp;</a></span>SPI_SET_SUSPEND_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SUSPEND_CYCLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32SuspCycle&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the length of suspend interval. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SuspCycle</td><td>Decides the length of suspend interval. It could be 0 ~ 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set the length of suspend interval according to u32SuspCycle. The length of suspend interval is ((u32SuspCycle + 0.5) * the length of one SPI bus clock cycle). </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00275">275</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8b6528bc0f7800dff5dcf54e238e73a0" name="ga8b6528bc0f7800dff5dcf54e238e73a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b6528bc0f7800dff5dcf54e238e73a0">&#9670;&nbsp;</a></span>SPI_TRIGGER_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger RX PDMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set RXPDMAEN bit of SPI_PDMACTL register to enable RX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00125">125</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga82e6b47e118d5bf3333e49a77ea5bd11" name="ga82e6b47e118d5bf3333e49a77ea5bd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e6b47e118d5bf3333e49a77ea5bd11">&#9670;&nbsp;</a></span>SPI_TRIGGER_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX PDMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set TXPDMAEN bit of SPI_PDMACTL register to enable TX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00134">134</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5cf9f37bc4bccc886c2dd5c5b4848d42" name="ga5cf9f37bc4bccc886c2dd5c5b4848d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf9f37bc4bccc886c2dd5c5b4848d42">&#9670;&nbsp;</a></span>SPI_TRIGGER_TX_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_TX_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX and RX PDMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set TXPDMAEN bit and RXPDMAEN bit of SPI_PDMACTL register to enable TX and RX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00143">143</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab93785c2240ec750938f7763dba9a1b2" name="gab93785c2240ec750938f7763dba9a1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab93785c2240ec750938f7763dba9a1b2">&#9670;&nbsp;</a></span>SPI_WRITE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WRITE_TX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32TxData&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write datum to TX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxData</td><td>The datum which user attempt to transfer through SPI bus. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Write u32TxData to SPI_TX register. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00228">228</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga58354827f4e5b8d1675cf3f023b5d4b3" name="ga58354827f4e5b8d1675cf3f023b5d4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58354827f4e5b8d1675cf3f023b5d4b3">&#9670;&nbsp;</a></span>SPII2S_CLR_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_CLR_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The mask value for all interrupt flags. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear the interrupt flags specified by the u32mask parameter. </p><dl class="section note"><dt>Note</dt><dd>Except TX and RX FIFO threshold interrupt flags, the other interrupt flags can be cleared by writing 1 to itself. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00543">543</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gabc949a7b6ddcf075e35010600a04be1d" name="gabc949a7b6ddcf075e35010600a04be1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc949a7b6ddcf075e35010600a04be1d">&#9670;&nbsp;</a></span>SPII2S_CLR_RX_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_CLR_RX_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear RX FIFO. The internal RX FIFO pointer will be reset to FIFO start point. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00486">486</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga645153c89cb0a905cd57401045dc3b19" name="ga645153c89cb0a905cd57401045dc3b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga645153c89cb0a905cd57401045dc3b19">&#9670;&nbsp;</a></span>SPII2S_CLR_TX_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_CLR_TX_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear TX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear TX FIFO. The internal TX FIFO pointer will be reset to FIFO start point. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00477">477</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga48e666f32bc89e38c6ff1f157c027abf" name="ga48e666f32bc89e38c6ff1f157c027abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48e666f32bc89e38c6ff1f157c027abf">&#9670;&nbsp;</a></span>SPII2S_DISABLE_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_DISABLE_RX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I2S RX function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear RXEN bit of SPI_I2SCTL register to disable I2S RX function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00450">450</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga654e3f2c3e644a97b4df8967d3bc7bab" name="ga654e3f2c3e644a97b4df8967d3bc7bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga654e3f2c3e644a97b4df8967d3bc7bab">&#9670;&nbsp;</a></span>SPII2S_DISABLE_RXDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_DISABLE_RXDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I2S RX DMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear RXPDMAEN bit of SPI_PDMACTL register to disable RX DMA function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00414">414</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga31bc9d7df2f983258d570232fc8c5eee" name="ga31bc9d7df2f983258d570232fc8c5eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31bc9d7df2f983258d570232fc8c5eee">&#9670;&nbsp;</a></span>SPII2S_DISABLE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_DISABLE_TX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I2S TX function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear TXEN bit of SPI_I2SCTL register to disable I2S TX function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00432">432</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga79f86c331d7bbb696b21fe482f9b5d9b" name="ga79f86c331d7bbb696b21fe482f9b5d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79f86c331d7bbb696b21fe482f9b5d9b">&#9670;&nbsp;</a></span>SPII2S_DISABLE_TX_MUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_DISABLE_TX_MUTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TX Mute function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear MUTE bit of SPI_I2SCTL register to disable I2S TX mute function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00468">468</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae8dd6f334adac99c11aef4fa471187a2" name="gae8dd6f334adac99c11aef4fa471187a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8dd6f334adac99c11aef4fa471187a2">&#9670;&nbsp;</a></span>SPII2S_DISABLE_TXDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_DISABLE_TXDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I2S TX DMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will clear TXPDMAEN bit of SPI_PDMACTL register to disable TX DMA function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00396">396</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga2ec513d42ebab1daa3131377599968b9" name="ga2ec513d42ebab1daa3131377599968b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec513d42ebab1daa3131377599968b9">&#9670;&nbsp;</a></span>SPII2S_ENABLE_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_ENABLE_RX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I2S RX function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will set RXEN bit of SPI_I2SCTL register to enable I2S RX function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00441">441</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga46c90c9faaf3ba08f5786bc0a4d69d95" name="ga46c90c9faaf3ba08f5786bc0a4d69d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c90c9faaf3ba08f5786bc0a4d69d95">&#9670;&nbsp;</a></span>SPII2S_ENABLE_RXDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_ENABLE_RXDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I2S RX DMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will set RXPDMAEN bit of SPI_PDMACTL register to receive data with PDMA. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00405">405</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa7a20bc49f7762369103144e698584dd" name="gaa7a20bc49f7762369103144e698584dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a20bc49f7762369103144e698584dd">&#9670;&nbsp;</a></span>SPII2S_ENABLE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_ENABLE_TX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I2S TX function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will set TXEN bit of SPI_I2SCTL register to enable I2S TX function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00423">423</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga209e632be224bb36f4ebddf8b8ea7ebc" name="ga209e632be224bb36f4ebddf8b8ea7ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209e632be224bb36f4ebddf8b8ea7ebc">&#9670;&nbsp;</a></span>SPII2S_ENABLE_TX_MUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_ENABLE_TX_MUTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable TX Mute function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will set MUTE bit of SPI_I2SCTL register to enable I2S TX mute function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00459">459</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga9b53a106fc6a0047255b990ddb16a54e" name="ga9b53a106fc6a0047255b990ddb16a54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b53a106fc6a0047255b990ddb16a54e">&#9670;&nbsp;</a></span>SPII2S_ENABLE_TXDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_ENABLE_TXDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I2S TX DMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will set TXPDMAEN bit of SPI_PDMACTL register to transmit data with PDMA. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00387">387</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga0a3bf0f47e63ab104a85f15c1a464508" name="ga0a3bf0f47e63ab104a85f15c1a464508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3bf0f47e63ab104a85f15c1a464508">&#9670;&nbsp;</a></span>SPII2S_GET_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_GET_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The mask value for all interrupt flags. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The interrupt flags specified by the u32mask parameter.</dd></dl>
<p>This macro will return the combination interrupt flags of SPI_I2SSTS register. The flags are specified by the u32mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00532">532</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga9de1857402eb2cc9d91fc4a4d5dbf0af" name="ga9de1857402eb2cc9d91fc4a4d5dbf0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de1857402eb2cc9d91fc4a4d5dbf0af">&#9670;&nbsp;</a></span>SPII2S_GET_RX_FIFO_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_GET_RX_FIFO_LEVEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get receive FIFO level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RX FIFO level</dd></dl>
<p>This macro will return the number of available words in RX FIFO. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00561">561</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga4562464a87f0857ab537994c3753ba62" name="ga4562464a87f0857ab537994c3753ba62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4562464a87f0857ab537994c3753ba62">&#9670;&nbsp;</a></span>SPII2S_GET_TX_FIFO_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_GET_TX_FIFO_LEVEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get transmit FIFO level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TX FIFO level</dd></dl>
<p>This macro will return the number of available words in TX FIFO. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00552">552</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga0053be89c615d4da91d8ce446625d092" name="ga0053be89c615d4da91d8ce446625d092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0053be89c615d4da91d8ce446625d092">&#9670;&nbsp;</a></span>SPII2S_READ_RX_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_READ_RX_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from RX FIFO.</dd></dl>
<p>This function will return a value read from RX FIFO. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00522">522</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga0cc647ed5c70c428c3e888068a423d76" name="ga0cc647ed5c70c428c3e888068a423d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc647ed5c70c428c3e888068a423d76">&#9670;&nbsp;</a></span>SPII2S_WRITE_TX_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPII2S_WRITE_TX_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data to I2S TX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Data</td><td>The value written to TX FIFO. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This macro will write a value to TX FIFO. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00513">513</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga650564b1befc6ce3efcfcd255cbb143e" name="ga650564b1befc6ce3efcfcd255cbb143e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga650564b1befc6ce3efcfcd255cbb143e">&#9670;&nbsp;</a></span>SPI_ClearIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt sources. Each bit corresponds to a interrupt source. This parameter decides which interrupt flags will be cleared. It could be the combination of:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Clear SPI related interrupt flags specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00888">888</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gae59c481764af06e5512f4416a91c5da2" name="gae59c481764af06e5512f4416a91c5da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae59c481764af06e5512f4416a91c5da2">&#9670;&nbsp;</a></span>SPI_ClearRxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearRxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RX FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will clear SPI RX FIFO buffer. The RXEMPTY (SPI_STATUS[8]) will be set to 1. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00293">293</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gad1c25325aceb6a6ed417055225aff01b" name="gad1c25325aceb6a6ed417055225aff01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c25325aceb6a6ed417055225aff01b">&#9670;&nbsp;</a></span>SPI_ClearTxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearTxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear TX FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will clear SPI TX FIFO buffer. The TXEMPTY (SPI_STATUS[16]) will be set to 1. </p><dl class="section note"><dt>Note</dt><dd>The TX shift register will not be cleared. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00305">305</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga8074f716aa1c65ecc93d79062b5d4b1b" name="ga8074f716aa1c65ecc93d79062b5d4b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8074f716aa1c65ecc93d79062b5d4b1b">&#9670;&nbsp;</a></span>SPI_Close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_Close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will reset SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00259">259</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga58b7eef9f93f8c3d3818d1a4b74f5be6" name="ga58b7eef9f93f8c3d3818d1a4b74f5be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b7eef9f93f8c3d3818d1a4b74f5be6">&#9670;&nbsp;</a></span>SPI_DisableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the automatic slave selection function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will disable the automatic slave selection function and set slave selection signal to inactive state. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00316">316</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga0450c2c279d9f5254f172d3a6fd7f47b" name="ga0450c2c279d9f5254f172d3a6fd7f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0450c2c279d9f5254f172d3a6fd7f47b">&#9670;&nbsp;</a></span>SPI_DisableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupt function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt enable bits. Each bit corresponds to a interrupt bit. This parameter decides which interrupts will be disabled. It is combination of:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Disable SPI related interrupts specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00710">710</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga55b31f9a751c6e784ad0022bc9155153" name="ga55b31f9a751c6e784ad0022bc9155153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b31f9a751c6e784ad0022bc9155153">&#9670;&nbsp;</a></span>SPI_EnableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SSPinMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ActiveLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the automatic slave selection function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SSPinMask</td><td>Specifies slave selection pins. (SPI_SS) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ActiveLevel</td><td>Specifies the active level of slave selection signal. (SPI_SS_ACTIVE_HIGH, SPI_SS_ACTIVE_LOW) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will enable the automatic slave selection function. Only available in Master mode. The slave selection pin and the active level will be set in this function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00330">330</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga3d27a219e6d7e2c767775a2ed26fbc4b" name="ga3d27a219e6d7e2c767775a2ed26fbc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d27a219e6d7e2c767775a2ed26fbc4b">&#9670;&nbsp;</a></span>SPI_EnableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupt function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt enable bits. Each bit corresponds to a interrupt enable bit. This parameter decides which interrupts will be enabled. It is combination of:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Enable SPI related interrupts specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00627">627</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gae3a43e332cf4de4b416980eeab502d07" name="gae3a43e332cf4de4b416980eeab502d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a43e332cf4de4b416980eeab502d07">&#9670;&nbsp;</a></span>SPI_GetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual frequency of SPI bus clock. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual SPI bus clock frequency in Hz.</dd></dl>
<p>This function will calculate the actual SPI bus clock rate according to the SPInSEL and DIVIDER settings. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00513">513</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga1cf61c358cf20523ea2c596fcfad6c2c" name="ga1cf61c358cf20523ea2c596fcfad6c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cf61c358cf20523ea2c596fcfad6c2c">&#9670;&nbsp;</a></span>SPI_GetIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt sources. Each bit corresponds to a interrupt source. This parameter decides which interrupt flags will be read. It is combination of:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Interrupt flags of selected sources.</dd></dl>
<p>Get SPI related interrupt flags specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00793">793</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gabd4350275013b1125563e4d8c39a5739" name="gabd4350275013b1125563e4d8c39a5739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd4350275013b1125563e4d8c39a5739">&#9670;&nbsp;</a></span>SPI_GetStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related sources. Each bit corresponds to a source. This parameter decides which flags will be read. It is combination of:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Flags of selected sources.</dd></dl>
<p>Get SPI related status specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00949">949</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gad923655d26fb14da88c61d4ed0125c44" name="gad923655d26fb14da88c61d4ed0125c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad923655d26fb14da88c61d4ed0125c44">&#9670;&nbsp;</a></span>SPI_Open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_Open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32MasterSlave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SPIMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32DataWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function make SPI module be ready to transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32MasterSlave</td><td>Decides the SPI module is operating in master mode or in slave mode. (SPI_SLAVE, SPI_MASTER) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SPIMode</td><td>Decides the transfer timing. (SPI_MODE_0, SPI_MODE_1, SPI_MODE_2, SPI_MODE_3) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32DataWidth</td><td>Decides the data width of a SPI transaction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>The expected frequency of SPI bus clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI peripheral clock.</dd></dl>
<p>By default, the SPI transfer sequence is MSB first, the slave selection signal is active low and the automatic slave selection function is disabled. In Slave mode, the u32BusClock shall be NULL and the SPI clock divider setting will be 0. The actual clock rate may be different from the target SPI clock rate. For example, if the SPI source clock rate is 12 MHz and the target SPI bus clock rate is 7 MHz, the actual SPI clock rate will be 6MHz. </p><dl class="section note"><dt>Note</dt><dd>If u32BusClock = 0, DIVIDER setting will be set to the maximum value. </dd>
<dd>
If u32BusClock &gt;= system clock frequency, SPI peripheral clock source will be set to APB clock and DIVIDER will be set to 0. </dd>
<dd>
If u32BusClock &gt;= SPI peripheral clock source, DIVIDER will be set to 0. </dd>
<dd>
In slave mode, the SPI peripheral clock rate will be equal to APB clock rate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00044">44</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga7cee248bcbe05dfae8ab8b3bf89e8f13" name="ga7cee248bcbe05dfae8ab8b3bf89e8f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cee248bcbe05dfae8ab8b3bf89e8f13">&#9670;&nbsp;</a></span>SPI_SetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI bus clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>The expected frequency of SPI bus clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI bus clock.</dd></dl>
<p>This function is only available in Master mode. The actual clock rate may be different from the target SPI bus clock rate. For example, if the SPI source clock rate is 12 MHz and the target SPI bus clock rate is 7 MHz, the actual SPI bus clock rate will be 6 MHz. </p><dl class="section note"><dt>Note</dt><dd>If u32BusClock = 0, DIVIDER setting will be set to the maximum value. </dd>
<dd>
If u32BusClock &gt;= system clock frequency, SPI peripheral clock source will be set to APB clock and DIVIDER will be set to 0. </dd>
<dd>
If u32BusClock &gt;= SPI peripheral clock source, DIVIDER will be set to 0. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00347">347</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gaa50388ee5b14b42bceda88c2389fc335" name="gaa50388ee5b14b42bceda88c2389fc335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50388ee5b14b42bceda88c2389fc335">&#9670;&nbsp;</a></span>SPI_SetFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_SetFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32TxThreshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32RxThreshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure FIFO threshold setting. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxThreshold</td><td>Decides the TX FIFO threshold. It could be 0 ~ 3. If data width is 8~16 bits, it could be 0 ~ 7. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32RxThreshold</td><td>Decides the RX FIFO threshold. It could be 0 ~ 3. If data width is 8~16 bits, it could be 0 ~ 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Set TX FIFO threshold and RX FIFO threshold configurations. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l00500">500</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga0e15a2ed089d748766240f1a71ae66d6" name="ga0e15a2ed089d748766240f1a71ae66d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e15a2ed089d748766240f1a71ae66d6">&#9670;&nbsp;</a></span>SPII2S_Close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPII2S_Close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I2S function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Disable I2S function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01240">1240</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga050c9515e962b858f07818796cdda440" name="ga050c9515e962b858f07818796cdda440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga050c9515e962b858f07818796cdda440">&#9670;&nbsp;</a></span>SPII2S_DISABLE_TX_ZCD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void SPII2S_DISABLE_TX_ZCD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ChMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable zero cross detection function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ChMask</td><td>The mask for left or right channel. Valid values are:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">SPII2S_RIGHT</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a9051ca9f946acfb0a3284cf5b450a5">SPII2S_LEFT</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will clear RZCEN or LZCEN bit of SPI_I2SCTL register to disable zero cross detection function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00368">368</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gabc08a95a9d913e5da530fb306ca275b0" name="gabc08a95a9d913e5da530fb306ca275b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc08a95a9d913e5da530fb306ca275b0">&#9670;&nbsp;</a></span>SPII2S_DisableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPII2S_DisableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupt function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt enable bits. Each bit corresponds to a interrupt source. Valid values are listed below.<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafba9e96e2c2ff9f59f90e5fc499e5d4e">SPII2S_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga120ff1873b505a8726d5292091dc3905">SPII2S_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga478cd91508eb30119030de823cad1d17">SPII2S_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga663e910e23b0c70b786239569783a58b">SPII2S_FIFO_RXTO_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd0ae421e447f5a71a67b75513b4af52">SPII2S_TXUF_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b992c57390a5f2155223acd72e7c4db">SPII2S_RIGHT_ZC_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2478fa310a6b3c3b97635eba0500b2a">SPII2S_LEFT_ZC_INT_MASK</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function disables the interrupt according to the u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01320">1320</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga12d8b8b82860abef8d23aaa20acfd888" name="ga12d8b8b82860abef8d23aaa20acfd888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12d8b8b82860abef8d23aaa20acfd888">&#9670;&nbsp;</a></span>SPII2S_DisableMCLK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPII2S_DisableMCLK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable master clock (MCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Clear MCLKEN bit of SPI_I2SCTL register to disable master clock output. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01417">1417</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gaf846ae792b321135f3db02d79f12593d" name="gaf846ae792b321135f3db02d79f12593d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf846ae792b321135f3db02d79f12593d">&#9670;&nbsp;</a></span>SPII2S_ENABLE_TX_ZCD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void SPII2S_ENABLE_TX_ZCD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ChMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable zero cross detection function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ChMask</td><td>The mask for left or right channel. Valid values are:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">SPII2S_RIGHT</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a9051ca9f946acfb0a3284cf5b450a5">SPII2S_LEFT</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will set RZCEN or LZCEN bit of SPI_I2SCTL register to enable zero cross detection function. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00347">347</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga256a836298670e06beafb128fb31adef" name="ga256a836298670e06beafb128fb31adef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga256a836298670e06beafb128fb31adef">&#9670;&nbsp;</a></span>SPII2S_EnableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPII2S_EnableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupt function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt enable bits. Each bit corresponds to a interrupt source. Valid values are listed below.<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafba9e96e2c2ff9f59f90e5fc499e5d4e">SPII2S_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga120ff1873b505a8726d5292091dc3905">SPII2S_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga478cd91508eb30119030de823cad1d17">SPII2S_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga663e910e23b0c70b786239569783a58b">SPII2S_FIFO_RXTO_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd0ae421e447f5a71a67b75513b4af52">SPII2S_TXUF_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b992c57390a5f2155223acd72e7c4db">SPII2S_RIGHT_ZC_INT_MASK</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2478fa310a6b3c3b97635eba0500b2a">SPII2S_LEFT_ZC_INT_MASK</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function enables the interrupt according to the u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01260">1260</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga10c7876531bbc5c0bb193530965540e6" name="ga10c7876531bbc5c0bb193530965540e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c7876531bbc5c0bb193530965540e6">&#9670;&nbsp;</a></span>SPII2S_EnableMCLK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPII2S_EnableMCLK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable master clock (MCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>The target MCLK clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual MCLK clock rate</dd></dl>
<p>Set the master clock rate according to u32BusClock parameter and enable master clock output. The actual master clock rate may be different from the target master clock rate. The real master clock rate will be returned for reference. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01373">1373</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gaf40f8c0e4c98888b91aa332f00da1bf1" name="gaf40f8c0e4c98888b91aa332f00da1bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf40f8c0e4c98888b91aa332f00da1bf1">&#9670;&nbsp;</a></span>SPII2S_GetSourceClockFreq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t SPII2S_GetSourceClockFreq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is used to get I2S source clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>I2S source clock frequency (Hz).</dd></dl>
<p>Return the source clock frequency according to the setting of SPI0SEL (CLKSEL2[27:26]). </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01019">1019</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga001c0bde145013ecd2d855a19f0bc4ee" name="ga001c0bde145013ecd2d855a19f0bc4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001c0bde145013ecd2d855a19f0bc4ee">&#9670;&nbsp;</a></span>SPII2S_Open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPII2S_Open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32MasterSlave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SampleRate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32WordWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Channels</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32DataFormat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures some parameters of I2S interface for general purpose use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32MasterSlave</td><td>I2S operation mode. Valid values are listed below.<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4965f33a081e14e6c58593f06ea061e2">SPII2S_MODE_MASTER</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa3236f7cbaed3b1e35b6911b0b6889c9">SPII2S_MODE_SLAVE</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SampleRate</td><td>Sample rate </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32WordWidth</td><td>Data length. Valid values are listed below.<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab51829478bf813af17e13f5e9dcbb9e7">SPII2S_DATABIT_8</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaab78dda42646a7f4226e1f6059dc5f07">SPII2S_DATABIT_16</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae3e5192bde3b3e5eb1544bdc59ffb6ce">SPII2S_DATABIT_24</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga26ebbbfb25dbbf64e6c9b7ff0d050931">SPII2S_DATABIT_32</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Channels</td><td>Audio format. Valid values are listed below.<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1803e33304a1efebb24476fe3a0a32f6">SPII2S_MONO</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga535770497b8e9c857c4ec0784eadba35">SPII2S_STEREO</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32DataFormat</td><td>Data format. Valid values are listed below.<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga444de84f801920b7aac6c9c3166f09b9">SPII2S_FORMAT_I2S</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab761b12242b57d7dd1ef4abf04d588b8">SPII2S_FORMAT_MSB</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90f9b569f4b75d7905b758814d3f52d1">SPII2S_FORMAT_PCMA</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96e8557c3f3873a12024f06de6d34c3a">SPII2S_FORMAT_PCMB</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Real sample rate of master mode or peripheral clock rate of slave mode.</dd></dl>
<p>This function will reset SPI/I2S controller and configure I2S controller according to the input parameters. Set TX FIFO threshold to 2 and RX FIFO threshold to 1. Both the TX and RX functions will be enabled. The actual sample rate may be different from the target sample rate. The real sample rate will be returned for reference. </p><dl class="section note"><dt>Note</dt><dd>In slave mode, the SPI peripheral clock rate will be equal to APB clock rate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01133">1133</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gacb218296ade22e03e2233c3836599220" name="gacb218296ade22e03e2233c3836599220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb218296ade22e03e2233c3836599220">&#9670;&nbsp;</a></span>SPII2S_SET_MONO_RX_CHANNEL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void SPII2S_SET_MONO_RX_CHANNEL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Ch</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the recording source channel when mono mode is used. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Ch</td><td>left or right channel. Valid values are:<ul>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73854ddbb6876470cf50a27fefee68d1">SPII2S_MONO_LEFT</a></li>
<li><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacf68573d846eceddd410fd2e1b3ba7c7">SPII2S_MONO_RIGHT</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function selects the recording source channel of monaural mode. </p>

<p class="definition">Definition at line <a class="el" href="spi_8h_source.html#l00498">498</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae272ac8df329a268ce302f760dae15c3" name="gae272ac8df329a268ce302f760dae15c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae272ac8df329a268ce302f760dae15c3">&#9670;&nbsp;</a></span>SPII2S_SetFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPII2S_SetFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32TxThreshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32RxThreshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure FIFO threshold setting. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>The pointer of the specified I2S module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxThreshold</td><td>Decides the TX FIFO threshold. It could be 0 ~ 3. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32RxThreshold</td><td>Decides the RX FIFO threshold. It could be 0 ~ 3. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Set TX FIFO threshold and RX FIFO threshold configurations. </p>

<p class="definition">Definition at line <a class="el" href="spi_8c_source.html#l01430">1430</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:25 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
