# This is the QIP file for DSP Builder for Intel FPGAs system 'ddc_model_DUT'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT.sv
set_global_assignment -name QIP_FILE ../../rtl/ddc_model_rtl/ddc_model/busFabric_ddc_model_DUT_2ouiflr06j68696x6u0qu5xajz.qip
set_global_assignment -name QIP_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT.qip
