```verilog
module dual_port_ram (
    input wire clk,
    input wire rst_n,
    input wire write_en,
    input wire [2:0] write_addr,
    input wire [5:0] write_data,
    input wire read_en,
    input wire [2:0] read_addr,
    output reg [5:0] read_data
);
    parameter WIDTH = 6;
    parameter DEPTH = 8;

    // Memory array declaration
    reg [WIDTH-1:0] memory [0:DEPTH-1];

    // Write Operation
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // Reset: Initialize all memory locations to zero
            integer i;
            for (i = 0; i < DEPTH; i = i + 1) begin
                memory[i] <= 6'b000000;
            end
        end else if (write_en) begin
            // Write data to memory
            memory[write_addr] <= write_data;
        end
    end

    // Read Operation
    always @(posedge clk) begin
        if (read_en) begin
            // Read data from memory
            read_data <= memory[read_addr];
        end else begin
            // Default read_data to zero when read is not enabled
            read_data <= 6'b000000;
        end
    end
endmodule
```