{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737982028402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737982028402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 13:47:08 2025 " "Processing started: Mon Jan 27 13:47:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737982028402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1737982028402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-cpu -c risc-cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-cpu -c risc-cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1737982028403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1737982028705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1737982028705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status-status_a " "Found design unit 1: status-status_a" {  } { { "../src/status.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/status.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037510 ""} { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "../src/status.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/status.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavioral " "Found design unit 1: seg7-Behavioral" {  } { { "../src/seg7.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/seg7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037511 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../src/seg7.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/seg7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 screen-Behavioral " "Found design unit 1: screen-Behavioral" {  } { { "../src/screen.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037512 ""} { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "../src/screen.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-Behavioral " "Found design unit 1: rom-Behavioral" {  } { { "../src/rom.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037513 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/rom.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "../src/reg.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037513 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../src/reg.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "../src/ram.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037514 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-pipeline_a " "Found design unit 1: pipeline-pipeline_a" {  } { { "../src/pipeline.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pipeline.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037515 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcounter-Behavioral " "Found design unit 1: pcounter-Behavioral" {  } { { "../src/pcounter.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pcounter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037516 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcounter " "Found entity 1: pcounter" {  } { { "../src/pcounter.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pcounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/dig2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dig2dec-Behavioral " "Found design unit 1: dig2dec-Behavioral" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037517 ""} { "Info" "ISGN_ENTITY_NAME" "1 dig2dec " "Found entity 1: dig2dec" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "../src/decoder.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/decoder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037518 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/decoder.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037519 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737982037520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737982037520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1737982037604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcounter pcounter:pcounter_inst " "Elaborating entity \"pcounter\" for hierarchy \"pcounter:pcounter_inst\"" {  } { { "../src/cpu.vhd" "pcounter_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../src/cpu.vhd" "rom_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "../src/cpu.vhd" "ram_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../src/cpu.vhd" "alu_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"reg:reg_inst\"" {  } { { "../src/cpu.vhd" "reg_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:status_inst " "Elaborating entity \"status\" for hierarchy \"status:status_inst\"" {  } { { "../src/cpu.vhd" "status_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_inst\"" {  } { { "../src/cpu.vhd" "decoder_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:pipeline_inst\"" {  } { { "../src/cpu.vhd" "pipeline_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:screen_inst " "Elaborating entity \"screen\" for hierarchy \"screen:screen_inst\"" {  } { { "../src/cpu.vhd" "screen_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 screen:screen_inst\|seg7:seg7_0 " "Elaborating entity \"seg7\" for hierarchy \"screen:screen_inst\|seg7:seg7_0\"" {  } { { "../src/screen.vhd" "seg7_0" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig2dec screen:screen_inst\|dig2dec:dig2dec_inst " "Elaborating entity \"dig2dec\" for hierarchy \"screen:screen_inst\|dig2dec:dig2dec_inst\"" {  } { { "../src/screen.vhd" "dig2dec_inst" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737982037635 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minus dig2dec.vhd(23) " "VHDL Process Statement warning at dig2dec.vhd(23): inferring latch(es) for signal or variable \"minus\", which holds its previous value in one or more paths through the process" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1737982037637 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[0\] dig2dec.vhd(60) " "Inferred latch for \"minus\[0\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[1\] dig2dec.vhd(60) " "Inferred latch for \"minus\[1\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[2\] dig2dec.vhd(60) " "Inferred latch for \"minus\[2\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[3\] dig2dec.vhd(60) " "Inferred latch for \"minus\[3\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[4\] dig2dec.vhd(60) " "Inferred latch for \"minus\[4\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[5\] dig2dec.vhd(60) " "Inferred latch for \"minus\[5\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[6\] dig2dec.vhd(60) " "Inferred latch for \"minus\[6\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[7\] dig2dec.vhd(60) " "Inferred latch for \"minus\[7\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[8\] dig2dec.vhd(60) " "Inferred latch for \"minus\[8\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[9\] dig2dec.vhd(60) " "Inferred latch for \"minus\[9\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[10\] dig2dec.vhd(60) " "Inferred latch for \"minus\[10\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[11\] dig2dec.vhd(60) " "Inferred latch for \"minus\[11\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[12\] dig2dec.vhd(60) " "Inferred latch for \"minus\[12\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[13\] dig2dec.vhd(60) " "Inferred latch for \"minus\[13\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[14\] dig2dec.vhd(60) " "Inferred latch for \"minus\[14\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037639 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[15\] dig2dec.vhd(60) " "Inferred latch for \"minus\[15\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[16\] dig2dec.vhd(60) " "Inferred latch for \"minus\[16\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[17\] dig2dec.vhd(60) " "Inferred latch for \"minus\[17\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[18\] dig2dec.vhd(60) " "Inferred latch for \"minus\[18\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[19\] dig2dec.vhd(60) " "Inferred latch for \"minus\[19\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[20\] dig2dec.vhd(60) " "Inferred latch for \"minus\[20\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[21\] dig2dec.vhd(60) " "Inferred latch for \"minus\[21\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[22\] dig2dec.vhd(60) " "Inferred latch for \"minus\[22\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[23\] dig2dec.vhd(60) " "Inferred latch for \"minus\[23\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[24\] dig2dec.vhd(60) " "Inferred latch for \"minus\[24\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[25\] dig2dec.vhd(60) " "Inferred latch for \"minus\[25\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[26\] dig2dec.vhd(60) " "Inferred latch for \"minus\[26\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[27\] dig2dec.vhd(60) " "Inferred latch for \"minus\[27\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[28\] dig2dec.vhd(60) " "Inferred latch for \"minus\[28\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[29\] dig2dec.vhd(60) " "Inferred latch for \"minus\[29\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037640 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[30\] dig2dec.vhd(60) " "Inferred latch for \"minus\[30\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037641 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[31\] dig2dec.vhd(60) " "Inferred latch for \"minus\[31\]\" at dig2dec.vhd(60)" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737982037641 "|cpu|screen:screen_inst|dig2dec:dig2dec_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737982037808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 13:47:17 2025 " "Processing ended: Mon Jan 27 13:47:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737982037808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737982037808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737982037808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1737982037808 ""}
