Classic Timing Analyzer report for parking_system
Thu May 27 11:59:52 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+-----------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From            ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.809 ns                         ; password_2[1]   ; current_state.WRONG_PASS ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.031 ns                         ; red_temp        ; RED_LED                  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.926 ns                        ; sensor_exit     ; current_state.RIGHT_PASS ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 225.17 MHz ( period = 4.441 ns ) ; counter_wait[5] ; current_state.RIGHT_PASS ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                 ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 225.17 MHz ( period = 4.441 ns )                    ; counter_wait[5]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 231.80 MHz ( period = 4.314 ns )                    ; counter_wait[0]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_wait[4]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 4.055 ns                ;
; N/A                                     ; 235.79 MHz ( period = 4.241 ns )                    ; counter_wait[1]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.997 ns                ;
; N/A                                     ; 235.79 MHz ( period = 4.241 ns )                    ; counter_wait[2]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; counter_wait[0]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.990 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; counter_wait[5]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 239.06 MHz ( period = 4.183 ns )                    ; counter_wait[5]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; counter_wait[2]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.926 ns                ;
; N/A                                     ; 240.33 MHz ( period = 4.161 ns )                    ; counter_wait[1]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 240.73 MHz ( period = 4.154 ns )                    ; counter_wait[0]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.910 ns                ;
; N/A                                     ; 242.07 MHz ( period = 4.131 ns )                    ; counter_wait[3]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; 244.50 MHz ( period = 4.090 ns )                    ; counter_wait[2]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; counter_wait[1]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; counter_wait[0]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_wait[4]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.829 ns                ;
; N/A                                     ; 246.85 MHz ( period = 4.051 ns )                    ; counter_wait[3]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; counter_wait[4]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; counter_wait[20] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 248.76 MHz ( period = 4.020 ns )                    ; counter_wait[14] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; counter_wait[2]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.776 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; counter_wait[4]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; counter_wait[3]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.771 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; counter_wait[2]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; counter_wait[6]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 249.94 MHz ( period = 4.001 ns )                    ; counter_wait[1]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; counter_wait[28] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; counter_wait[0]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; counter_wait[2]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; counter_wait[7]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; counter_wait[5]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; counter_wait[3]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; counter_wait[8]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 252.08 MHz ( period = 3.967 ns )                    ; counter_wait[26] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 253.81 MHz ( period = 3.940 ns )                    ; counter_wait[29] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; counter_wait[4]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; counter_wait[24] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; counter_wait[2]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; counter_wait[12] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 255.04 MHz ( period = 3.921 ns )                    ; counter_wait[1]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; counter_wait[0]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; counter_wait[6]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; counter_wait[5]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; counter_wait[3]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; counter_wait[4]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; counter_wait[2]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 260.35 MHz ( period = 3.841 ns )                    ; counter_wait[1]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 260.42 MHz ( period = 3.840 ns )                    ; counter_wait[23] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; counter_wait[0]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; counter_wait[6]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; counter_wait[3]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; counter_wait[5]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; counter_wait[19] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; counter_wait[20] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 263.57 MHz ( period = 3.794 ns )                    ; counter_wait[14] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.555 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; counter_wait[18] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; counter_wait[3]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; counter_wait[6]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 264.69 MHz ( period = 3.778 ns )                    ; counter_wait[7]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_wait[4]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_wait[28] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; counter_wait[2]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; counter_wait[20] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; counter_wait[14] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; counter_wait[1]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; counter_wait[7]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; counter_wait[0]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; counter_wait[3]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; counter_wait[6]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; counter_wait[16] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; counter_wait[8]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; counter_wait[26] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; counter_wait[28] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; counter_wait[5]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; counter_wait[3]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; counter_wait[6]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 268.60 MHz ( period = 3.723 ns )                    ; counter_wait[7]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; counter_wait[15] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; counter_wait[29] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; counter_wait[8]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 269.61 MHz ( period = 3.709 ns )                    ; counter_wait[26] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.69 MHz ( period = 3.708 ns )                    ; counter_wait[27] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 269.98 MHz ( period = 3.704 ns )                    ; counter_wait[24] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 270.05 MHz ( period = 3.703 ns )                    ; counter_wait[12] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; counter_wait[7]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; counter_wait[31] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; counter_wait[4]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; counter_wait[2]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; counter_wait[29] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; counter_wait[1]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; counter_wait[24] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; counter_wait[12] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; counter_wait[17] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; counter_wait[3]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; counter_wait[6]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; counter_wait[5]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; counter_wait[22] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; counter_wait[8]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; counter_wait[13] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; counter_wait[9]  ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; counter_wait[7]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; counter_wait[23] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; counter_wait[4]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; counter_wait[2]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; counter_wait[23] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; counter_wait[0]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; counter_wait[19] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; counter_wait[3]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; counter_wait[5]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; counter_wait[6]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; counter_wait[18] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 281.21 MHz ( period = 3.556 ns )                    ; counter_wait[8]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; counter_wait[19] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; counter_wait[25] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; counter_wait[7]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; counter_wait[4]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; counter_wait[18] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; counter_wait[16] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; counter_wait[9]  ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; counter_wait[1]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 285.71 MHz ( period = 3.500 ns )                    ; counter_wait[0]  ; counter_wait[22]            ; clk        ; clk      ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; counter_wait[5]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; counter_wait[6]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; counter_wait[15] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; counter_wait[16] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; counter_wait[27] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; counter_wait[10] ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; counter_wait[8]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; counter_wait[31] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; counter_wait[15] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; counter_wait[7]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; counter_wait[4]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; counter_wait[27] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; counter_wait[31] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; counter_wait[2]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; counter_wait[9]  ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; counter_wait[17] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; counter_wait[1]  ; counter_wait[22]            ; clk        ; clk      ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; counter_wait[22] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; counter_wait[0]  ; counter_wait[21]            ; clk        ; clk      ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; counter_wait[21] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; counter_wait[5]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; counter_wait[6]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; counter_wait[17] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; counter_wait[13] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; counter_wait[3]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; counter_wait[10] ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 294.46 MHz ( period = 3.396 ns )                    ; counter_wait[8]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; counter_wait[22] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; counter_wait[9]  ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 295.77 MHz ( period = 3.381 ns )                    ; counter_wait[10] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.142 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; counter_wait[30] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; counter_wait[7]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; counter_wait[13] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.128 ns                ;
; N/A                                     ; 297.62 MHz ( period = 3.360 ns )                    ; counter_wait[9]  ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 297.89 MHz ( period = 3.357 ns )                    ; counter_wait[11] ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; counter_wait[2]  ; counter_wait[22]            ; clk        ; clk      ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; counter_wait[9]  ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; counter_wait[1]  ; counter_wait[21]            ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; counter_wait[0]  ; counter_wait[20]            ; clk        ; clk      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; counter_wait[6]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; counter_wait[3]  ; counter_wait[22]            ; clk        ; clk      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; counter_wait[12] ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; counter_wait[10] ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; counter_wait[8]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; counter_wait[25] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; counter_wait[7]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 304.51 MHz ( period = 3.284 ns )                    ; counter_wait[25] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; counter_wait[4]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; counter_wait[11] ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; counter_wait[2]  ; counter_wait[21]            ; clk        ; clk      ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; counter_wait[9]  ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; counter_wait[11] ; current_state.RIGHT_PASS    ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 306.09 MHz ( period = 3.267 ns )                    ; counter_wait[1]  ; counter_wait[20]            ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; counter_wait[0]  ; counter_wait[19]            ; clk        ; clk      ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; counter_wait[3]  ; counter_wait[21]            ; clk        ; clk      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; counter_wait[5]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; counter_wait[12] ; counter_wait[30]            ; clk        ; clk      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; counter_wait[10] ; counter_wait[28]            ; clk        ; clk      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; counter_wait[8]  ; counter_wait[26]            ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; counter_wait[7]  ; counter_wait[24]            ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; counter_wait[4]  ; counter_wait[22]            ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; counter_wait[13] ; counter_wait[31]            ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; counter_wait[11] ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; counter_wait[2]  ; counter_wait[20]            ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; counter_wait[9]  ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; counter_wait[1]  ; counter_wait[19]            ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; counter_wait[21] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; counter_wait[0]  ; counter_wait[18]            ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; counter_wait[3]  ; counter_wait[20]            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; counter_wait[6]  ; counter_wait[23]            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; counter_wait[5]  ; counter_wait[22]            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; counter_wait[10] ; counter_wait[27]            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; counter_wait[12] ; counter_wait[29]            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; counter_wait[8]  ; counter_wait[25]            ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; counter_wait[21] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 2.921 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; counter_wait[10] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 2.916 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; counter_wait[30] ; current_state.WRONG_PASS    ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; counter_wait[10] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; counter_wait[30] ; current_state.WAIT_PASSWORD ; clk        ; clk      ; None                        ; None                      ; 2.888 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+-----------------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                          ; To Clock ;
+-------+--------------+------------+-----------------+-----------------------------+----------+
; N/A   ; None         ; 6.809 ns   ; password_2[1]   ; current_state.WRONG_PASS    ; clk      ;
; N/A   ; None         ; 6.733 ns   ; password_2[0]   ; current_state.WRONG_PASS    ; clk      ;
; N/A   ; None         ; 6.679 ns   ; password_1[1]   ; current_state.WRONG_PASS    ; clk      ;
; N/A   ; None         ; 6.605 ns   ; password_1[0]   ; current_state.WRONG_PASS    ; clk      ;
; N/A   ; None         ; 6.603 ns   ; password_2[1]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A   ; None         ; 6.574 ns   ; password_2[1]   ; current_state.PARKED        ; clk      ;
; N/A   ; None         ; 6.527 ns   ; password_2[0]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A   ; None         ; 6.498 ns   ; password_2[0]   ; current_state.PARKED        ; clk      ;
; N/A   ; None         ; 6.473 ns   ; password_1[1]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A   ; None         ; 6.444 ns   ; password_1[1]   ; current_state.PARKED        ; clk      ;
; N/A   ; None         ; 6.399 ns   ; password_1[0]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A   ; None         ; 6.370 ns   ; password_1[0]   ; current_state.PARKED        ; clk      ;
; N/A   ; None         ; 5.017 ns   ; sensor_exit     ; current_state.PARKED        ; clk      ;
; N/A   ; None         ; 4.818 ns   ; sensor_entrance ; current_state.WAIT_PASSWORD ; clk      ;
; N/A   ; None         ; 4.818 ns   ; sensor_entrance ; current_state.IDLE          ; clk      ;
; N/A   ; None         ; 4.816 ns   ; sensor_entrance ; current_state.PARKED        ; clk      ;
; N/A   ; None         ; 4.200 ns   ; sensor_exit     ; current_state.IDLE          ; clk      ;
; N/A   ; None         ; 4.174 ns   ; sensor_exit     ; current_state.RIGHT_PASS    ; clk      ;
+-------+--------------+------------+-----------------+-----------------------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To        ; From Clock ;
+-------+--------------+------------+------------+-----------+------------+
; N/A   ; None         ; 9.031 ns   ; red_temp   ; RED_LED   ; clk        ;
; N/A   ; None         ; 7.948 ns   ; green_temp ; GREEN_LED ; clk        ;
+-------+--------------+------------+------------+-----------+------------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+-----------------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                          ; To Clock ;
+---------------+-------------+-----------+-----------------+-----------------------------+----------+
; N/A           ; None        ; -3.926 ns ; sensor_exit     ; current_state.RIGHT_PASS    ; clk      ;
; N/A           ; None        ; -3.952 ns ; sensor_exit     ; current_state.IDLE          ; clk      ;
; N/A           ; None        ; -4.568 ns ; sensor_entrance ; current_state.PARKED        ; clk      ;
; N/A           ; None        ; -4.570 ns ; sensor_entrance ; current_state.WAIT_PASSWORD ; clk      ;
; N/A           ; None        ; -4.570 ns ; sensor_entrance ; current_state.IDLE          ; clk      ;
; N/A           ; None        ; -4.769 ns ; sensor_exit     ; current_state.PARKED        ; clk      ;
; N/A           ; None        ; -6.122 ns ; password_1[0]   ; current_state.PARKED        ; clk      ;
; N/A           ; None        ; -6.151 ns ; password_1[0]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A           ; None        ; -6.196 ns ; password_1[1]   ; current_state.PARKED        ; clk      ;
; N/A           ; None        ; -6.225 ns ; password_1[1]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A           ; None        ; -6.250 ns ; password_2[0]   ; current_state.PARKED        ; clk      ;
; N/A           ; None        ; -6.279 ns ; password_2[0]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A           ; None        ; -6.326 ns ; password_2[1]   ; current_state.PARKED        ; clk      ;
; N/A           ; None        ; -6.355 ns ; password_2[1]   ; current_state.RIGHT_PASS    ; clk      ;
; N/A           ; None        ; -6.357 ns ; password_1[0]   ; current_state.WRONG_PASS    ; clk      ;
; N/A           ; None        ; -6.431 ns ; password_1[1]   ; current_state.WRONG_PASS    ; clk      ;
; N/A           ; None        ; -6.485 ns ; password_2[0]   ; current_state.WRONG_PASS    ; clk      ;
; N/A           ; None        ; -6.561 ns ; password_2[1]   ; current_state.WRONG_PASS    ; clk      ;
+---------------+-------------+-----------+-----------------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu May 27 11:59:52 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off parking_system -c parking_system --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 225.17 MHz between source register "counter_wait[5]" and destination register "current_state.RIGHT_PASS" (period= 4.441 ns)
    Info: + Longest register to register delay is 4.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y23_N11; Fanout = 3; REG Node = 'counter_wait[5]'
        Info: 2: + IC(1.136 ns) + CELL(0.178 ns) = 1.314 ns; Loc. = LCCOMB_X13_Y23_N0; Fanout = 1; COMB Node = 'LessThan0~0'
        Info: 3: + IC(0.556 ns) + CELL(0.545 ns) = 2.415 ns; Loc. = LCCOMB_X13_Y23_N8; Fanout = 1; COMB Node = 'LessThan0~4'
        Info: 4: + IC(0.303 ns) + CELL(0.278 ns) = 2.996 ns; Loc. = LCCOMB_X13_Y23_N24; Fanout = 3; COMB Node = 'LessThan0~9'
        Info: 5: + IC(0.319 ns) + CELL(0.319 ns) = 3.634 ns; Loc. = LCCOMB_X13_Y23_N26; Fanout = 1; COMB Node = 'Selector3~0'
        Info: 6: + IC(0.294 ns) + CELL(0.178 ns) = 4.106 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'Selector3~1'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.202 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 4; REG Node = 'current_state.RIGHT_PASS'
        Info: Total cell delay = 1.594 ns ( 37.93 % )
        Info: Total interconnect delay = 2.608 ns ( 62.07 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.864 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 4; REG Node = 'current_state.RIGHT_PASS'
            Info: Total cell delay = 1.628 ns ( 56.84 % )
            Info: Total interconnect delay = 1.236 ns ( 43.16 % )
        Info: - Longest clock path from clock "clk" to source register is 2.864 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X12_Y23_N11; Fanout = 3; REG Node = 'counter_wait[5]'
            Info: Total cell delay = 1.628 ns ( 56.84 % )
            Info: Total interconnect delay = 1.236 ns ( 43.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "current_state.WRONG_PASS" (data pin = "password_2[1]", clock pin = "clk") is 6.809 ns
    Info: + Longest pin to register delay is 9.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_H7; Fanout = 1; PIN Node = 'password_2[1]'
        Info: 2: + IC(5.714 ns) + CELL(0.477 ns) = 7.034 ns; Loc. = LCCOMB_X7_Y15_N16; Fanout = 3; COMB Node = 'always2~2'
        Info: 3: + IC(2.404 ns) + CELL(0.177 ns) = 9.615 ns; Loc. = LCCOMB_X13_Y23_N6; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.711 ns; Loc. = LCFF_X13_Y23_N7; Fanout = 3; REG Node = 'current_state.WRONG_PASS'
        Info: Total cell delay = 1.593 ns ( 16.40 % )
        Info: Total interconnect delay = 8.118 ns ( 83.60 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X13_Y23_N7; Fanout = 3; REG Node = 'current_state.WRONG_PASS'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
Info: tco from clock "clk" to destination pin "RED_LED" through register "red_temp" is 9.031 ns
    Info: + Longest clock path from clock "clk" to source register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X14_Y22_N9; Fanout = 2; REG Node = 'red_temp'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.894 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y22_N9; Fanout = 2; REG Node = 'red_temp'
        Info: 2: + IC(2.888 ns) + CELL(3.006 ns) = 5.894 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'RED_LED'
        Info: Total cell delay = 3.006 ns ( 51.00 % )
        Info: Total interconnect delay = 2.888 ns ( 49.00 % )
Info: th for register "current_state.RIGHT_PASS" (data pin = "sensor_exit", clock pin = "clk") is -3.926 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 4; REG Node = 'current_state.RIGHT_PASS'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.076 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_G5; Fanout = 3; PIN Node = 'sensor_exit'
        Info: 2: + IC(5.645 ns) + CELL(0.491 ns) = 6.980 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'Selector3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.076 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 4; REG Node = 'current_state.RIGHT_PASS'
        Info: Total cell delay = 1.431 ns ( 20.22 % )
        Info: Total interconnect delay = 5.645 ns ( 79.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu May 27 11:59:52 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


