\hypertarget{struct_p_w_r___type_def}{}\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}{CSR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a51d8f3bda8737e3dd4dcec2f24b5cdc7}{CPUCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af81b04b51484f795ed8f47f54b857340}{D3\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a620823f9562f893f14818927cacc12cc}{WKUPCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a913278f0ffe68dda06066e2ac288ecec}{WKUPFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af674dc03257d29fa49bdab38981879f9}{WKUPEPR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01212}{1212}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_w_r___type_def_a51d8f3bda8737e3dd4dcec2f24b5cdc7}\label{struct_p_w_r___type_def_a51d8f3bda8737e3dd4dcec2f24b5cdc7}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CPUCR@{CPUCR}}
\index{CPUCR@{CPUCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPUCR}{CPUCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPUCR}

PWR CPU control register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01218}{1218}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

PWR power control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

PWR power control register 2, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01216}{1216}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}\label{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR3}

PWR power control register 3, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01217}{1217}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}\label{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR1@{CSR1}}
\index{CSR1@{CSR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR1}{CSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR1}

PWR power control status register 1, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_af81b04b51484f795ed8f47f54b857340}\label{struct_p_w_r___type_def_af81b04b51484f795ed8f47f54b857340}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!D3CR@{D3CR}}
\index{D3CR@{D3CR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3CR}{D3CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+CR}

PWR D3 domain control register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01220}{1220}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_p_w_r___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01219}{1219}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_p_w_r___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01221}{1221}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_a620823f9562f893f14818927cacc12cc}\label{struct_p_w_r___type_def_a620823f9562f893f14818927cacc12cc}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!WKUPCR@{WKUPCR}}
\index{WKUPCR@{WKUPCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WKUPCR}{WKUPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WKUPCR}

PWR wakeup clear register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01222}{1222}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_af674dc03257d29fa49bdab38981879f9}\label{struct_p_w_r___type_def_af674dc03257d29fa49bdab38981879f9}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!WKUPEPR@{WKUPEPR}}
\index{WKUPEPR@{WKUPEPR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WKUPEPR}{WKUPEPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WKUPEPR}

PWR wakeup enable and polarity register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01224}{1224}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_a913278f0ffe68dda06066e2ac288ecec}\label{struct_p_w_r___type_def_a913278f0ffe68dda06066e2ac288ecec}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!WKUPFR@{WKUPFR}}
\index{WKUPFR@{WKUPFR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WKUPFR}{WKUPFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WKUPFR}

PWR wakeup flag register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01223}{1223}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
