	component KBandIPsubPro_KBand21_0 is
		port (
			reset_reset  : in  std_logic                      := 'X';             -- reset
			iADN1_data   : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- data
			oADN1_ready  : out std_logic;                                         -- ready
			iADN1_valid  : in  std_logic                      := 'X';             -- valid
			oArrow_data  : out std_logic_vector(127 downto 0);                    -- data
			iArrow_ready : in  std_logic                      := 'X';             -- ready
			oArrow_valid : out std_logic;                                         -- valid
			clock_int    : in  std_logic                      := 'X';             -- clk
			clock_ext    : in  std_logic                      := 'X';             -- clk
			iParameters  : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- export
			iADN2_data   : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- data
			iADN2_valid  : in  std_logic                      := 'X';             -- valid
			oADN2_ready  : out std_logic                                          -- ready
		);
	end component KBandIPsubPro_KBand21_0;

