SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a200t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package fbg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital Designs/Template/Template.srcs/sources_1/ip/RamBuf/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital Designs/Template/Template.srcs/sources_1/ip/RamBuf/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name RamBuf
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name RamBuf
SET_PARAMETER xml_input_file C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital Designs/Template/Template.srcs/sources_1/ip/RamBuf/mig_a.prj
SET_PARAMETER data_dir_path i:/Xilinx/Vivado/2020.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH i:/Xilinx/Vivado/2020.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET i:/Xilinx/Vivado/2020.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
