{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743100942017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743100942022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 20:42:21 2025 " "Processing started: Thu Mar 27 20:42:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743100942022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100942022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off structural -c structural " "Command: quartus_map --read_settings_files=on --write_settings_files=off structural -c structural" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100942022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743100942471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743100942471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gate_NOT-Gate_NOT_beh " "Found design unit 1: Gate_NOT-Gate_NOT_beh" {  } { { "NOT.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/NOT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952294 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gate_NOT " "Found entity 1: Gate_NOT" {  } { { "NOT.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/NOT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100952294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gate_And3-Gate_And3_beh " "Found design unit 1: Gate_And3-Gate_And3_beh" {  } { { "AND3.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/AND3.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gate_And3 " "Found entity 1: Gate_And3" {  } { { "AND3.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/AND3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100952298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gate_And2-Gate_And2_beh " "Found design unit 1: Gate_And2-Gate_And2_beh" {  } { { "AND2.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/AND2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gate_And2 " "Found entity 1: Gate_And2" {  } { { "AND2.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/AND2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100952303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gate_OR3-Gate_OR3_beh " "Found design unit 1: Gate_OR3-Gate_OR3_beh" {  } { { "OR3.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/OR3.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gate_OR3 " "Found entity 1: Gate_OR3" {  } { { "OR3.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/OR3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100952307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2-Lab2_struct " "Found design unit 1: Lab2-Lab2_struct" {  } { { "Lab2.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.vhd" "" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743100952310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100952310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743100952342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gate_NOT Gate_NOT:NOT_1 " "Elaborating entity \"Gate_NOT\" for hierarchy \"Gate_NOT:NOT_1\"" {  } { { "Lab2.vhd" "NOT_1" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743100952346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gate_And2 Gate_And2:AND2_0 " "Elaborating entity \"Gate_And2\" for hierarchy \"Gate_And2:AND2_0\"" {  } { { "Lab2.vhd" "AND2_0" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743100952347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gate_And3 Gate_And3:AND3_0 " "Elaborating entity \"Gate_And3\" for hierarchy \"Gate_And3:AND3_0\"" {  } { { "Lab2.vhd" "AND3_0" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743100952349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gate_OR3 Gate_OR3:OR3_0 " "Elaborating entity \"Gate_OR3\" for hierarchy \"Gate_OR3:OR3_0\"" {  } { { "Lab2.vhd" "OR3_0" { Text "C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743100952351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743100952805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743100953218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743100953218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743100953249 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743100953249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743100953249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743100953249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743100953266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 20:42:33 2025 " "Processing ended: Thu Mar 27 20:42:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743100953266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743100953266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743100953266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743100953266 ""}
