	and x0, x4, x3, asr #60
	b #12
	ldr x13, [x1, x0, sxtx #0]
	b #4
	b #4
