<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='115' type='const llvm::MCPhysReg * llvm::ARMBaseRegisterInfo::getCalleeSavedRegs(const llvm::MachineFunction * MF) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='114'>/// Code Generation virtual methods...</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='436' c='_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='66' ll='112' type='const llvm::MCPhysReg * llvm::ARMBaseRegisterInfo::getCalleeSavedRegs(const llvm::MachineFunction * MF) const'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='1733' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10400' u='c' c='_ZNK4llvm17ARMTargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='487' u='c' c='_ZNK4llvm19Thumb1FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
