Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\scan-n-go\Hardware\Computer_System.qsys --block-symbol-file --output-directory=C:\scan-n-go\Hardware\Video_In_Subsystem --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Hardware/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 17.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module AV_Config
Progress: Adding Avalon_Frame_Writer [Video_In_Image_Writer 1.0]
Progress: Parameterizing module Avalon_Frame_Writer
Progress: Adding Clock_Bridge [altera_clock_bridge 17.1]
Progress: Parameterizing module Clock_Bridge
Progress: Adding Dot_Product [Dot_Product 1.0]
Progress: Parameterizing module Dot_Product
Progress: Adding PLL_VGA [altera_pll 17.1]
Progress: Parameterizing module PLL_VGA
Progress: Adding SDRAM_Controller [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module SDRAM_Controller
Progress: Adding SRAM1 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module SRAM1
Progress: Adding SRAM2 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module SRAM2
Progress: Adding System_ID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module System_ID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module System_PLL
Progress: Adding Video_Subsystem [Video_In_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Frame_Sync [Frame_Sync 1.0]
Progress: Parameterizing module Frame_Sync
Progress: Adding System_Clock [clock_source 17.1]
Progress: Parameterizing module System_Clock
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 17.1]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Converter [altera_up_avalon_video_csc 17.1]
Progress: Parameterizing module Video_In_Converter
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 17.1]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_In_Feed_Forward [Feed_Forward 1.0]
Progress: Parameterizing module Video_In_Feed_Forward
Progress: Adding Video_In_Resampler [altera_up_avalon_video_chroma_resampler 17.1]
Progress: Parameterizing module Video_In_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 17.1]
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.PLL_VGA: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: Computer_System.PLL_VGA: Able to implement PLL - Actual settings differ from Requested settings
Info: Computer_System.SDRAM_Controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.System_ID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.Video_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_Subsystem.Video_In_Converter: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_Subsystem.Video_In_Decoder: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_Subsystem.Video_In_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 640 x 480
Warning: Computer_System.ARM_A9_HPS: ARM_A9_HPS.f2h_sdram0_data must be connected to an Avalon-MM master
Warning: Computer_System.System_ID: System_ID.control_slave must be connected to an Avalon-MM master
Warning: Computer_System.: You have exported the interface Video_Subsystem.video_in_feed_forward_avalon_forward_sink but not its associated reset interface.  Export the driver(s) of Video_Subsystem.reset
Warning: Computer_System.: You have exported the interface Video_Subsystem.video_in_scaler_avalon_scaler_source but not its associated reset interface.  Export Video_Subsystem.reset
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
