
*** Running vivado
    with args -log design_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_top.tcl -notrace
Command: synth_design -top design_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_top' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/design_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.runs/synth_1/.Xil/Vivado-28404-HYEON-OdysseyLaptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.runs/synth_1/.Xil/Vivado-28404-HYEON-OdysseyLaptop/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clockmaking' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/design_top.v:28]
WARNING: [Synth 8-7023] instance 'clockmaking' of module 'clk_wiz_0' has 5 connections declared, but only 4 given [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/design_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/vga_controller.v:21]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (2#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/pixel_gen.v:3]
	Parameter H10_X_L bound to: 160 - type: integer 
	Parameter H10_X_R bound to: 191 - type: integer 
	Parameter H10_Y_T bound to: 192 - type: integer 
	Parameter H10_Y_B bound to: 256 - type: integer 
	Parameter H1_X_L bound to: 192 - type: integer 
	Parameter H1_X_R bound to: 223 - type: integer 
	Parameter H1_Y_T bound to: 192 - type: integer 
	Parameter H1_Y_B bound to: 256 - type: integer 
	Parameter C1_X_L bound to: 224 - type: integer 
	Parameter C1_X_R bound to: 255 - type: integer 
	Parameter C1_Y_T bound to: 192 - type: integer 
	Parameter C1_Y_B bound to: 256 - type: integer 
	Parameter M10_X_L bound to: 256 - type: integer 
	Parameter M10_X_R bound to: 287 - type: integer 
	Parameter M10_Y_T bound to: 192 - type: integer 
	Parameter M10_Y_B bound to: 256 - type: integer 
	Parameter M1_X_L bound to: 288 - type: integer 
	Parameter M1_X_R bound to: 319 - type: integer 
	Parameter M1_Y_T bound to: 192 - type: integer 
	Parameter M1_Y_B bound to: 256 - type: integer 
	Parameter C2_X_L bound to: 320 - type: integer 
	Parameter C2_X_R bound to: 351 - type: integer 
	Parameter C2_Y_T bound to: 192 - type: integer 
	Parameter C2_Y_B bound to: 256 - type: integer 
	Parameter S10_X_L bound to: 352 - type: integer 
	Parameter S10_X_R bound to: 383 - type: integer 
	Parameter S10_Y_T bound to: 192 - type: integer 
	Parameter S10_Y_B bound to: 256 - type: integer 
	Parameter S1_X_L bound to: 384 - type: integer 
	Parameter S1_X_R bound to: 415 - type: integer 
	Parameter S1_Y_T bound to: 192 - type: integer 
	Parameter S1_Y_B bound to: 256 - type: integer 
	Parameter AP_X_L bound to: 416 - type: integer 
	Parameter AP_X_R bound to: 447 - type: integer 
	Parameter AP_Y_T bound to: 192 - type: integer 
	Parameter AP_Y_B bound to: 256 - type: integer 
	Parameter APM_X_L bound to: 448 - type: integer 
	Parameter APM_X_R bound to: 479 - type: integer 
	Parameter APM_Y_T bound to: 192 - type: integer 
	Parameter APM_Y_B bound to: 256 - type: integer 
	Parameter Mo10_X_L bound to: 160 - type: integer 
	Parameter Mo10_X_R bound to: 191 - type: integer 
	Parameter Mo10_Y_T bound to: 257 - type: integer 
	Parameter Mo10_Y_B bound to: 320 - type: integer 
	Parameter Mo1_X_L bound to: 192 - type: integer 
	Parameter Mo1_X_R bound to: 223 - type: integer 
	Parameter Mo1_Y_T bound to: 257 - type: integer 
	Parameter Mo1_Y_B bound to: 320 - type: integer 
	Parameter P1_X_L bound to: 224 - type: integer 
	Parameter P1_X_R bound to: 255 - type: integer 
	Parameter P1_Y_T bound to: 257 - type: integer 
	Parameter P1_Y_B bound to: 320 - type: integer 
	Parameter D10_X_L bound to: 256 - type: integer 
	Parameter D10_X_R bound to: 287 - type: integer 
	Parameter D10_Y_T bound to: 257 - type: integer 
	Parameter D10_Y_B bound to: 320 - type: integer 
	Parameter D1_X_L bound to: 288 - type: integer 
	Parameter D1_X_R bound to: 319 - type: integer 
	Parameter D1_Y_T bound to: 257 - type: integer 
	Parameter D1_Y_B bound to: 320 - type: integer 
	Parameter P2_X_L bound to: 320 - type: integer 
	Parameter P2_X_R bound to: 351 - type: integer 
	Parameter P2_Y_T bound to: 257 - type: integer 
	Parameter P2_Y_B bound to: 320 - type: integer 
	Parameter Ce10_X_L bound to: 352 - type: integer 
	Parameter Ce10_X_R bound to: 383 - type: integer 
	Parameter Ce10_Y_T bound to: 257 - type: integer 
	Parameter Ce10_Y_B bound to: 320 - type: integer 
	Parameter Ce1_X_L bound to: 384 - type: integer 
	Parameter Ce1_X_R bound to: 415 - type: integer 
	Parameter Ce1_Y_T bound to: 257 - type: integer 
	Parameter Ce1_Y_B bound to: 320 - type: integer 
	Parameter Y10_X_L bound to: 416 - type: integer 
	Parameter Y10_X_R bound to: 447 - type: integer 
	Parameter Y10_Y_T bound to: 257 - type: integer 
	Parameter Y10_Y_B bound to: 320 - type: integer 
	Parameter Y1_X_L bound to: 448 - type: integer 
	Parameter Y1_X_R bound to: 479 - type: integer 
	Parameter Y1_Y_T bound to: 257 - type: integer 
	Parameter Y1_Y_B bound to: 320 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_digit_rom' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/clock_digit_rom.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clock_digit_rom' (3#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/clock_digit_rom.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (4#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/pixel_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_2' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/pixel_gen_2.v:3]
	Parameter H10_X_L bound to: 160 - type: integer 
	Parameter H10_X_R bound to: 191 - type: integer 
	Parameter H10_Y_T bound to: 192 - type: integer 
	Parameter H10_Y_B bound to: 256 - type: integer 
	Parameter H1_X_L bound to: 192 - type: integer 
	Parameter H1_X_R bound to: 223 - type: integer 
	Parameter H1_Y_T bound to: 192 - type: integer 
	Parameter H1_Y_B bound to: 256 - type: integer 
	Parameter C1_X_L bound to: 224 - type: integer 
	Parameter C1_X_R bound to: 255 - type: integer 
	Parameter C1_Y_T bound to: 192 - type: integer 
	Parameter C1_Y_B bound to: 256 - type: integer 
	Parameter M10_X_L bound to: 256 - type: integer 
	Parameter M10_X_R bound to: 287 - type: integer 
	Parameter M10_Y_T bound to: 192 - type: integer 
	Parameter M10_Y_B bound to: 256 - type: integer 
	Parameter M1_X_L bound to: 288 - type: integer 
	Parameter M1_X_R bound to: 319 - type: integer 
	Parameter M1_Y_T bound to: 192 - type: integer 
	Parameter M1_Y_B bound to: 256 - type: integer 
	Parameter C2_X_L bound to: 320 - type: integer 
	Parameter C2_X_R bound to: 351 - type: integer 
	Parameter C2_Y_T bound to: 192 - type: integer 
	Parameter C2_Y_B bound to: 256 - type: integer 
	Parameter S10_X_L bound to: 352 - type: integer 
	Parameter S10_X_R bound to: 383 - type: integer 
	Parameter S10_Y_T bound to: 192 - type: integer 
	Parameter S10_Y_B bound to: 256 - type: integer 
	Parameter S1_X_L bound to: 384 - type: integer 
	Parameter S1_X_R bound to: 415 - type: integer 
	Parameter S1_Y_T bound to: 192 - type: integer 
	Parameter S1_Y_B bound to: 256 - type: integer 
	Parameter AP_X_L bound to: 416 - type: integer 
	Parameter AP_X_R bound to: 447 - type: integer 
	Parameter AP_Y_T bound to: 192 - type: integer 
	Parameter AP_Y_B bound to: 256 - type: integer 
	Parameter APM_X_L bound to: 448 - type: integer 
	Parameter APM_X_R bound to: 479 - type: integer 
	Parameter APM_Y_T bound to: 192 - type: integer 
	Parameter APM_Y_B bound to: 256 - type: integer 
	Parameter Mo10_X_L bound to: 160 - type: integer 
	Parameter Mo10_X_R bound to: 191 - type: integer 
	Parameter Mo10_Y_T bound to: 257 - type: integer 
	Parameter Mo10_Y_B bound to: 320 - type: integer 
	Parameter Mo1_X_L bound to: 192 - type: integer 
	Parameter Mo1_X_R bound to: 223 - type: integer 
	Parameter Mo1_Y_T bound to: 257 - type: integer 
	Parameter Mo1_Y_B bound to: 320 - type: integer 
	Parameter P1_X_L bound to: 224 - type: integer 
	Parameter P1_X_R bound to: 255 - type: integer 
	Parameter P1_Y_T bound to: 257 - type: integer 
	Parameter P1_Y_B bound to: 320 - type: integer 
	Parameter D10_X_L bound to: 256 - type: integer 
	Parameter D10_X_R bound to: 287 - type: integer 
	Parameter D10_Y_T bound to: 257 - type: integer 
	Parameter D10_Y_B bound to: 320 - type: integer 
	Parameter D1_X_L bound to: 288 - type: integer 
	Parameter D1_X_R bound to: 319 - type: integer 
	Parameter D1_Y_T bound to: 257 - type: integer 
	Parameter D1_Y_B bound to: 320 - type: integer 
	Parameter P2_X_L bound to: 320 - type: integer 
	Parameter P2_X_R bound to: 351 - type: integer 
	Parameter P2_Y_T bound to: 257 - type: integer 
	Parameter P2_Y_B bound to: 320 - type: integer 
	Parameter Ce10_X_L bound to: 352 - type: integer 
	Parameter Ce10_X_R bound to: 383 - type: integer 
	Parameter Ce10_Y_T bound to: 257 - type: integer 
	Parameter Ce10_Y_B bound to: 320 - type: integer 
	Parameter Ce1_X_L bound to: 384 - type: integer 
	Parameter Ce1_X_R bound to: 415 - type: integer 
	Parameter Ce1_Y_T bound to: 257 - type: integer 
	Parameter Ce1_Y_B bound to: 320 - type: integer 
	Parameter Y10_X_L bound to: 416 - type: integer 
	Parameter Y10_X_R bound to: 447 - type: integer 
	Parameter Y10_Y_T bound to: 257 - type: integer 
	Parameter Y10_Y_B bound to: 320 - type: integer 
	Parameter Y1_X_L bound to: 448 - type: integer 
	Parameter Y1_X_R bound to: 479 - type: integer 
	Parameter Y1_Y_T bound to: 257 - type: integer 
	Parameter Y1_Y_B bound to: 320 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_2' (5#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/pixel_gen_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_clk_cal' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/top_clk_cal.v:10]
INFO: [Synth 8-6157] synthesizing module 'calendar' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/calendar.v:11]
INFO: [Synth 8-6155] done synthesizing module 'calendar' (6#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/calendar.v:11]
INFO: [Synth 8-6157] synthesizing module 'new_binary_clock' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/new_binary_clock.v:17]
INFO: [Synth 8-6155] done synthesizing module 'new_binary_clock' (7#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/new_binary_clock.v:17]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_cal' (8#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/top_clk_cal.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_clk_cal_2' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/top_clk_cal.v:10]
INFO: [Synth 8-6157] synthesizing module 'calendar_2' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/calendar_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'calendar_2' (9#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/calendar_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'new_binary_clock_2' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/new_binary_clock_2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'new_binary_clock_2' (10#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/new_binary_clock_2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_cal_2' (11#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/top_clk_cal.v:10]
INFO: [Synth 8-6157] synthesizing module 'ps2_kbd_top' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/ps2_kbd_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ps2_kbd_new' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/ps2_kbd_new.v:14]
	Parameter S_H bound to: 2'b00 
	Parameter S_L bound to: 2'b01 
	Parameter S_L2H bound to: 2'b11 
	Parameter S_H2L bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/ps2_kbd_new.v:92]
INFO: [Synth 8-6155] done synthesizing module 'ps2_kbd_new' (12#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/ps2_kbd_new.v:14]
INFO: [Synth 8-6157] synthesizing module 'debounce_pulse' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/debounce_pulse.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce_pulse' (13#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/debounce_pulse.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ps2_kbd_top' (14#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/ps2_kbd_top.v:3]
WARNING: [Synth 8-689] width (9) of port connection 'scancode' does not match port width (8) of module 'ps2_kbd_top' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/design_top.v:177]
INFO: [Synth 8-6157] synthesizing module 'key_board_decoder' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/key_board_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'key_board_decoder' (15#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/key_board_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_top' (16#1) [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/design_top.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1018.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clockmaking'
Finished Parsing XDC File [c:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clockmaking'
Parsing XDC File [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1097.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clockmaking. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ps2_kbd_new'
INFO: [Synth 8-802] inferred FSM for state register 'st2_reg' in module 'ps2_kbd_new'
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/pixel_gen.v:331]
WARNING: [Synth 8-327] inferring latch for variable 'row_addr_reg' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/pixel_gen.v:330]
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_reg' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/calendar/pixel_gen.v:329]
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/pixel_gen_2.v:338]
WARNING: [Synth 8-327] inferring latch for variable 'row_addr_reg' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/pixel_gen_2.v:337]
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_reg' [C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.srcs/sources_1/new/pixel_gen_2.v:336]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     S_H |                             0001 |                               00
                   S_H2L |                             0010 |                               10
                     S_L |                             0100 |                               01
                   S_L2H |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'ps2_kbd_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               01
                  iSTATE |                                1 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st2_reg' using encoding 'sequential' in module 'ps2_kbd_new'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	  11 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 62    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 5     
	  21 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	  16 Input    8 Bit        Muxes := 1     
	  75 Input    8 Bit        Muxes := 1     
	  48 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 14    
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 28    
	  20 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 2     
	  75 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|pixel_gen   | cdr/addr_reg_reg | 2048x8        | Block RAM      | 
|pixel_gen_2 | cdr/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1097.289 ; gain = 78.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pg1/cdr/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg1/cdr/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1101.023 ; gain = 82.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.348 ; gain = 89.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.348 ; gain = 89.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.348 ; gain = 89.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.348 ; gain = 89.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.352 ; gain = 89.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.352 ; gain = 89.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |    20|
|3     |LUT1     |    12|
|4     |LUT2     |    26|
|5     |LUT3     |    35|
|6     |LUT4     |    38|
|7     |LUT5     |   122|
|8     |LUT6     |   161|
|9     |MUXF7    |    16|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   139|
|12    |FDPE     |     7|
|13    |FDRE     |    69|
|14    |FDSE     |     2|
|15    |LD       |    28|
|16    |IBUF     |     8|
|17    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.352 ; gain = 89.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1108.352 ; gain = 11.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1108.352 ; gain = 89.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1108.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1108.352 ; gain = 89.977
INFO: [Common 17-1381] The checkpoint 'C:/Users/behyeon.kim/Documents/projects/Vivado/FPGA_Timer/project_1.runs/synth_1/design_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_top_utilization_synth.rpt -pb design_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 22:17:22 2024...
