{"vcs1":{"timestamp_begin":1684272488.827205012, "rt":1.46, "ut":0.55, "st":0.23}}
{"vcselab":{"timestamp_begin":1684272490.380574512, "rt":1.30, "ut":0.52, "st":0.17}}
{"link":{"timestamp_begin":1684272491.755824011, "rt":0.60, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684272488.144491848}
{"VCS_COMP_START_TIME": 1684272488.144491848}
{"VCS_COMP_END_TIME": 1684272493.941629990}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 332212}}
{"stitch_vcselab": {"peak_mem": 221008}}
