// Seed: 2382631784
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wire id_2,
    input  tri1 id_3,
    output wand id_4,
    input  tri0 id_5,
    input  wand id_6,
    input  wand id_7
);
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    output uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10,
    input wor id_11,
    input tri1 id_12,
    input wor id_13,
    output uwire id_14,
    output tri id_15
);
  logic id_17;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_5,
      id_15,
      id_5,
      id_8,
      id_12
  );
  assign modCall_1.id_6 = 0;
endmodule
