// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module test_test_Pipeline_VITIS_LOOP_99_13 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add159_6212_reload,
        add159_5211_reload,
        add159_4210_reload,
        add159_3209_reload,
        add159_2208_reload,
        add159_1207_reload,
        add159206_reload,
        arg1_r_9_reload,
        arg1_r_10_reload,
        arg1_r_11_reload,
        arg1_r_12_reload,
        arg1_r_13_reload,
        arg1_r_14_reload,
        arg1_r_15_reload,
        arg2_r_7_reload,
        arg2_r_8_reload,
        arg2_r_9_reload,
        arg2_r_10_reload,
        arg2_r_11_reload,
        arg2_r_12_reload,
        arg2_r_13_reload,
        arg2_r_6_reload,
        arg2_r_5_reload,
        arg2_r_4_reload,
        arg2_r_3_reload,
        arg2_r_2_reload,
        arg2_r_1_reload,
        arg1_r_8_reload,
        arg2_r_14_reload,
        arg1_r_7_reload,
        arg2_r_15_reload,
        add212_6205_out,
        add212_6205_out_ap_vld,
        add212_5204_out,
        add212_5204_out_ap_vld,
        add212_4203_out,
        add212_4203_out_ap_vld,
        add212_3202_out,
        add212_3202_out_ap_vld,
        add212_2183201_out,
        add212_2183201_out_ap_vld,
        add212_1174200_out,
        add212_1174200_out_ap_vld,
        add212199_out,
        add212199_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] add159_6212_reload;
input  [63:0] add159_5211_reload;
input  [63:0] add159_4210_reload;
input  [63:0] add159_3209_reload;
input  [63:0] add159_2208_reload;
input  [63:0] add159_1207_reload;
input  [63:0] add159206_reload;
input  [31:0] arg1_r_9_reload;
input  [31:0] arg1_r_10_reload;
input  [31:0] arg1_r_11_reload;
input  [31:0] arg1_r_12_reload;
input  [31:0] arg1_r_13_reload;
input  [31:0] arg1_r_14_reload;
input  [31:0] arg1_r_15_reload;
input  [31:0] arg2_r_7_reload;
input  [31:0] arg2_r_8_reload;
input  [31:0] arg2_r_9_reload;
input  [31:0] arg2_r_10_reload;
input  [31:0] arg2_r_11_reload;
input  [31:0] arg2_r_12_reload;
input  [31:0] arg2_r_13_reload;
input  [31:0] arg2_r_6_reload;
input  [31:0] arg2_r_5_reload;
input  [31:0] arg2_r_4_reload;
input  [31:0] arg2_r_3_reload;
input  [31:0] arg2_r_2_reload;
input  [31:0] arg2_r_1_reload;
input  [31:0] arg1_r_8_reload;
input  [31:0] arg2_r_14_reload;
input  [31:0] arg1_r_7_reload;
input  [31:0] arg2_r_15_reload;
output  [63:0] add212_6205_out;
output   add212_6205_out_ap_vld;
output  [63:0] add212_5204_out;
output   add212_5204_out_ap_vld;
output  [63:0] add212_4203_out;
output   add212_4203_out_ap_vld;
output  [63:0] add212_3202_out;
output   add212_3202_out_ap_vld;
output  [63:0] add212_2183201_out;
output   add212_2183201_out_ap_vld;
output  [63:0] add212_1174200_out;
output   add212_1174200_out_ap_vld;
output  [63:0] add212199_out;
output   add212199_out_ap_vld;

reg ap_idle;
reg add212_6205_out_ap_vld;
reg add212_5204_out_ap_vld;
reg add212_4203_out_ap_vld;
reg add212_3202_out_ap_vld;
reg add212_2183201_out_ap_vld;
reg add212_1174200_out_ap_vld;
reg add212199_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln99_fu_517_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] add212199_fu_114;
wire   [63:0] add_ln113_3_fu_869_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [63:0] add212_1174200_fu_118;
wire   [63:0] add_ln113_6_fu_887_p2;
reg   [63:0] add212_2183201_fu_122;
wire   [63:0] add_ln113_9_fu_905_p2;
reg   [63:0] add212_3202_fu_126;
wire   [63:0] add_ln113_12_fu_923_p2;
reg   [63:0] add212_4203_fu_130;
wire   [63:0] add_ln113_15_fu_941_p2;
reg   [63:0] add212_5204_fu_134;
wire   [63:0] add_ln113_18_fu_959_p2;
reg   [63:0] add212_6205_fu_138;
wire   [63:0] add_ln113_21_fu_977_p2;
reg   [3:0] k_fu_142;
wire   [3:0] add_ln113_fu_653_p2;
reg   [3:0] i_fu_146;
wire   [3:0] add_ln99_fu_983_p2;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln113_fu_385_p0;
wire   [31:0] mul_ln113_fu_385_p1;
wire   [63:0] zext_ln113_10_fu_828_p1;
wire   [31:0] mul_ln113_1_fu_389_p0;
wire   [63:0] zext_ln113_1_fu_606_p1;
wire   [31:0] mul_ln113_1_fu_389_p1;
wire   [63:0] zext_ln113_fu_582_p1;
wire   [31:0] mul_ln113_2_fu_393_p0;
wire   [63:0] zext_ln113_9_fu_791_p1;
wire   [31:0] mul_ln113_2_fu_393_p1;
wire   [63:0] zext_ln113_8_fu_767_p1;
wire   [31:0] mul_ln113_3_fu_397_p0;
wire   [31:0] mul_ln113_3_fu_397_p1;
wire   [31:0] mul_ln113_4_fu_401_p0;
wire   [63:0] zext_ln113_2_fu_626_p1;
wire   [31:0] mul_ln113_4_fu_401_p1;
wire   [31:0] mul_ln113_5_fu_405_p0;
wire   [31:0] mul_ln113_5_fu_405_p1;
wire   [31:0] mul_ln113_6_fu_409_p0;
wire   [31:0] mul_ln113_6_fu_409_p1;
wire   [31:0] mul_ln113_7_fu_413_p0;
wire   [63:0] zext_ln113_3_fu_646_p1;
wire   [31:0] mul_ln113_7_fu_413_p1;
wire   [31:0] mul_ln113_8_fu_417_p0;
wire   [31:0] mul_ln113_8_fu_417_p1;
wire   [31:0] mul_ln113_9_fu_421_p0;
wire   [31:0] mul_ln113_9_fu_421_p1;
wire   [31:0] mul_ln113_10_fu_425_p0;
wire   [63:0] zext_ln113_4_fu_672_p1;
wire   [31:0] mul_ln113_10_fu_425_p1;
wire   [31:0] mul_ln113_11_fu_429_p0;
wire   [31:0] mul_ln113_11_fu_429_p1;
wire   [31:0] mul_ln113_12_fu_433_p0;
wire   [31:0] mul_ln113_12_fu_433_p1;
wire   [31:0] mul_ln113_13_fu_437_p0;
wire   [63:0] zext_ln113_5_fu_692_p1;
wire   [31:0] mul_ln113_13_fu_437_p1;
wire   [31:0] mul_ln113_14_fu_441_p0;
wire   [31:0] mul_ln113_14_fu_441_p1;
wire   [31:0] mul_ln113_15_fu_445_p0;
wire   [31:0] mul_ln113_15_fu_445_p1;
wire   [31:0] mul_ln113_16_fu_449_p0;
wire   [63:0] zext_ln113_6_fu_712_p1;
wire   [31:0] mul_ln113_16_fu_449_p1;
wire   [31:0] mul_ln113_17_fu_453_p0;
wire   [31:0] mul_ln113_17_fu_453_p1;
wire   [31:0] mul_ln113_18_fu_457_p0;
wire   [31:0] mul_ln113_18_fu_457_p1;
wire   [31:0] mul_ln113_19_fu_461_p0;
wire   [31:0] mul_ln113_19_fu_461_p1;
wire   [31:0] mul_ln113_20_fu_465_p0;
wire   [31:0] mul_ln113_20_fu_465_p1;
wire   [31:0] tmp_s_fu_551_p18;
wire   [2:0] trunc_ln99_fu_547_p1;
wire   [31:0] tmp_1_fu_593_p9;
wire   [31:0] tmp_2_fu_613_p9;
wire   [31:0] tmp_3_fu_633_p9;
wire   [31:0] tmp_4_fu_659_p9;
wire   [31:0] tmp_5_fu_679_p9;
wire   [31:0] tmp_6_fu_699_p9;
wire   [31:0] tmp_7_fu_718_p9;
wire   [31:0] tmp_8_fu_736_p18;
wire   [31:0] tmp_9_fu_778_p9;
wire   [31:0] tmp_10_fu_797_p18;
wire   [31:0] tmp_11_fu_839_p9;
wire   [63:0] mul_ln113_2_fu_393_p2;
wire   [63:0] mul_ln113_fu_385_p2;
wire   [63:0] add_ln113_1_fu_857_p2;
wire   [63:0] mul_ln113_1_fu_389_p2;
wire   [63:0] add_ln113_2_fu_863_p2;
wire   [63:0] mul_ln113_5_fu_405_p2;
wire   [63:0] mul_ln113_3_fu_397_p2;
wire   [63:0] add_ln113_4_fu_875_p2;
wire   [63:0] mul_ln113_4_fu_401_p2;
wire   [63:0] add_ln113_5_fu_881_p2;
wire   [63:0] mul_ln113_8_fu_417_p2;
wire   [63:0] mul_ln113_6_fu_409_p2;
wire   [63:0] add_ln113_7_fu_893_p2;
wire   [63:0] mul_ln113_7_fu_413_p2;
wire   [63:0] add_ln113_8_fu_899_p2;
wire   [63:0] mul_ln113_11_fu_429_p2;
wire   [63:0] mul_ln113_9_fu_421_p2;
wire   [63:0] add_ln113_10_fu_911_p2;
wire   [63:0] mul_ln113_10_fu_425_p2;
wire   [63:0] add_ln113_11_fu_917_p2;
wire   [63:0] mul_ln113_14_fu_441_p2;
wire   [63:0] mul_ln113_12_fu_433_p2;
wire   [63:0] add_ln113_13_fu_929_p2;
wire   [63:0] mul_ln113_13_fu_437_p2;
wire   [63:0] add_ln113_14_fu_935_p2;
wire   [63:0] mul_ln113_17_fu_453_p2;
wire   [63:0] mul_ln113_15_fu_445_p2;
wire   [63:0] add_ln113_16_fu_947_p2;
wire   [63:0] mul_ln113_16_fu_449_p2;
wire   [63:0] add_ln113_17_fu_953_p2;
wire   [63:0] mul_ln113_20_fu_465_p2;
wire   [63:0] mul_ln113_18_fu_457_p2;
wire   [63:0] add_ln113_19_fu_965_p2;
wire   [63:0] mul_ln113_19_fu_461_p2;
wire   [63:0] add_ln113_20_fu_971_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln113_19_fu_461_p00;
wire   [63:0] mul_ln113_fu_385_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U199(
    .din0(mul_ln113_fu_385_p0),
    .din1(mul_ln113_fu_385_p1),
    .dout(mul_ln113_fu_385_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U200(
    .din0(mul_ln113_1_fu_389_p0),
    .din1(mul_ln113_1_fu_389_p1),
    .dout(mul_ln113_1_fu_389_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U201(
    .din0(mul_ln113_2_fu_393_p0),
    .din1(mul_ln113_2_fu_393_p1),
    .dout(mul_ln113_2_fu_393_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U202(
    .din0(mul_ln113_3_fu_397_p0),
    .din1(mul_ln113_3_fu_397_p1),
    .dout(mul_ln113_3_fu_397_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U203(
    .din0(mul_ln113_4_fu_401_p0),
    .din1(mul_ln113_4_fu_401_p1),
    .dout(mul_ln113_4_fu_401_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U204(
    .din0(mul_ln113_5_fu_405_p0),
    .din1(mul_ln113_5_fu_405_p1),
    .dout(mul_ln113_5_fu_405_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U205(
    .din0(mul_ln113_6_fu_409_p0),
    .din1(mul_ln113_6_fu_409_p1),
    .dout(mul_ln113_6_fu_409_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U206(
    .din0(mul_ln113_7_fu_413_p0),
    .din1(mul_ln113_7_fu_413_p1),
    .dout(mul_ln113_7_fu_413_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U207(
    .din0(mul_ln113_8_fu_417_p0),
    .din1(mul_ln113_8_fu_417_p1),
    .dout(mul_ln113_8_fu_417_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U208(
    .din0(mul_ln113_9_fu_421_p0),
    .din1(mul_ln113_9_fu_421_p1),
    .dout(mul_ln113_9_fu_421_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U209(
    .din0(mul_ln113_10_fu_425_p0),
    .din1(mul_ln113_10_fu_425_p1),
    .dout(mul_ln113_10_fu_425_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U210(
    .din0(mul_ln113_11_fu_429_p0),
    .din1(mul_ln113_11_fu_429_p1),
    .dout(mul_ln113_11_fu_429_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U211(
    .din0(mul_ln113_12_fu_433_p0),
    .din1(mul_ln113_12_fu_433_p1),
    .dout(mul_ln113_12_fu_433_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U212(
    .din0(mul_ln113_13_fu_437_p0),
    .din1(mul_ln113_13_fu_437_p1),
    .dout(mul_ln113_13_fu_437_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U213(
    .din0(mul_ln113_14_fu_441_p0),
    .din1(mul_ln113_14_fu_441_p1),
    .dout(mul_ln113_14_fu_441_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U214(
    .din0(mul_ln113_15_fu_445_p0),
    .din1(mul_ln113_15_fu_445_p1),
    .dout(mul_ln113_15_fu_445_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U215(
    .din0(mul_ln113_16_fu_449_p0),
    .din1(mul_ln113_16_fu_449_p1),
    .dout(mul_ln113_16_fu_449_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U216(
    .din0(mul_ln113_17_fu_453_p0),
    .din1(mul_ln113_17_fu_453_p1),
    .dout(mul_ln113_17_fu_453_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U217(
    .din0(mul_ln113_18_fu_457_p0),
    .din1(mul_ln113_18_fu_457_p1),
    .dout(mul_ln113_18_fu_457_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U218(
    .din0(mul_ln113_19_fu_461_p0),
    .din1(mul_ln113_19_fu_461_p1),
    .dout(mul_ln113_19_fu_461_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U219(
    .din0(mul_ln113_20_fu_465_p0),
    .din1(mul_ln113_20_fu_465_p1),
    .dout(mul_ln113_20_fu_465_p2)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U220(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(arg1_r_9_reload),
    .din10(arg1_r_10_reload),
    .din11(arg1_r_11_reload),
    .din12(arg1_r_12_reload),
    .din13(arg1_r_13_reload),
    .din14(arg1_r_14_reload),
    .din15(arg1_r_15_reload),
    .din16(i_fu_146),
    .dout(tmp_s_fu_551_p18)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U221(
    .din0(arg2_r_7_reload),
    .din1(arg2_r_8_reload),
    .din2(arg2_r_9_reload),
    .din3(arg2_r_10_reload),
    .din4(arg2_r_11_reload),
    .din5(arg2_r_12_reload),
    .din6(arg2_r_13_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_1_fu_593_p9)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U222(
    .din0(arg2_r_6_reload),
    .din1(arg2_r_7_reload),
    .din2(arg2_r_8_reload),
    .din3(arg2_r_9_reload),
    .din4(arg2_r_10_reload),
    .din5(arg2_r_11_reload),
    .din6(arg2_r_12_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_2_fu_613_p9)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U223(
    .din0(arg2_r_5_reload),
    .din1(arg2_r_6_reload),
    .din2(arg2_r_7_reload),
    .din3(arg2_r_8_reload),
    .din4(arg2_r_9_reload),
    .din5(arg2_r_10_reload),
    .din6(arg2_r_11_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_3_fu_633_p9)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U224(
    .din0(arg2_r_4_reload),
    .din1(arg2_r_5_reload),
    .din2(arg2_r_6_reload),
    .din3(arg2_r_7_reload),
    .din4(arg2_r_8_reload),
    .din5(arg2_r_9_reload),
    .din6(arg2_r_10_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_4_fu_659_p9)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U225(
    .din0(arg2_r_3_reload),
    .din1(arg2_r_4_reload),
    .din2(arg2_r_5_reload),
    .din3(arg2_r_6_reload),
    .din4(arg2_r_7_reload),
    .din5(arg2_r_8_reload),
    .din6(arg2_r_9_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_5_fu_679_p9)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U226(
    .din0(arg2_r_2_reload),
    .din1(arg2_r_3_reload),
    .din2(arg2_r_4_reload),
    .din3(arg2_r_5_reload),
    .din4(arg2_r_6_reload),
    .din5(arg2_r_7_reload),
    .din6(arg2_r_8_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_6_fu_699_p9)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U227(
    .din0(arg2_r_1_reload),
    .din1(arg2_r_2_reload),
    .din2(arg2_r_3_reload),
    .din3(arg2_r_4_reload),
    .din4(arg2_r_5_reload),
    .din5(arg2_r_6_reload),
    .din6(arg2_r_7_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_7_fu_718_p9)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U228(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(arg1_r_8_reload),
    .din10(arg1_r_9_reload),
    .din11(arg1_r_10_reload),
    .din12(arg1_r_11_reload),
    .din13(arg1_r_12_reload),
    .din14(arg1_r_13_reload),
    .din15(arg1_r_14_reload),
    .din16(i_fu_146),
    .dout(tmp_8_fu_736_p18)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U229(
    .din0(arg2_r_8_reload),
    .din1(arg2_r_9_reload),
    .din2(arg2_r_10_reload),
    .din3(arg2_r_11_reload),
    .din4(arg2_r_12_reload),
    .din5(arg2_r_13_reload),
    .din6(arg2_r_14_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_9_fu_778_p9)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U230(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(arg1_r_7_reload),
    .din10(arg1_r_8_reload),
    .din11(arg1_r_9_reload),
    .din12(arg1_r_10_reload),
    .din13(arg1_r_11_reload),
    .din14(arg1_r_12_reload),
    .din15(arg1_r_13_reload),
    .din16(i_fu_146),
    .dout(tmp_10_fu_797_p18)
);

test_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U231(
    .din0(arg2_r_9_reload),
    .din1(arg2_r_10_reload),
    .din2(arg2_r_11_reload),
    .din3(arg2_r_12_reload),
    .din4(arg2_r_13_reload),
    .din5(arg2_r_14_reload),
    .din6(arg2_r_15_reload),
    .din7(trunc_ln99_fu_547_p1),
    .dout(tmp_11_fu_839_p9)
);

test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212199_fu_114 <= add159206_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212199_fu_114 <= add_ln113_3_fu_869_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212_1174200_fu_118 <= add159_1207_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212_1174200_fu_118 <= add_ln113_6_fu_887_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212_2183201_fu_122 <= add159_2208_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212_2183201_fu_122 <= add_ln113_9_fu_905_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212_3202_fu_126 <= add159_3209_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212_3202_fu_126 <= add_ln113_12_fu_923_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212_4203_fu_130 <= add159_4210_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212_4203_fu_130 <= add_ln113_15_fu_941_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212_5204_fu_134 <= add159_5211_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212_5204_fu_134 <= add_ln113_18_fu_959_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add212_6205_fu_138 <= add159_6212_reload;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add212_6205_fu_138 <= add_ln113_21_fu_977_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_146 <= 4'd15;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_146 <= add_ln99_fu_983_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_142 <= 4'd0;
        end else if (((icmp_ln99_fu_517_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_fu_142 <= add_ln113_fu_653_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212199_out_ap_vld = 1'b1;
    end else begin
        add212199_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212_1174200_out_ap_vld = 1'b1;
    end else begin
        add212_1174200_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212_2183201_out_ap_vld = 1'b1;
    end else begin
        add212_2183201_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212_3202_out_ap_vld = 1'b1;
    end else begin
        add212_3202_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212_4203_out_ap_vld = 1'b1;
    end else begin
        add212_4203_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212_5204_out_ap_vld = 1'b1;
    end else begin
        add212_5204_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add212_6205_out_ap_vld = 1'b1;
    end else begin
        add212_6205_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_517_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add212199_out = add212199_fu_114;

assign add212_1174200_out = add212_1174200_fu_118;

assign add212_2183201_out = add212_2183201_fu_122;

assign add212_3202_out = add212_3202_fu_126;

assign add212_4203_out = add212_4203_fu_130;

assign add212_5204_out = add212_5204_fu_134;

assign add212_6205_out = add212_6205_fu_138;

assign add_ln113_10_fu_911_p2 = (mul_ln113_11_fu_429_p2 + mul_ln113_9_fu_421_p2);

assign add_ln113_11_fu_917_p2 = (add_ln113_10_fu_911_p2 + mul_ln113_10_fu_425_p2);

assign add_ln113_12_fu_923_p2 = (add212_3202_fu_126 + add_ln113_11_fu_917_p2);

assign add_ln113_13_fu_929_p2 = (mul_ln113_14_fu_441_p2 + mul_ln113_12_fu_433_p2);

assign add_ln113_14_fu_935_p2 = (add_ln113_13_fu_929_p2 + mul_ln113_13_fu_437_p2);

assign add_ln113_15_fu_941_p2 = (add212_4203_fu_130 + add_ln113_14_fu_935_p2);

assign add_ln113_16_fu_947_p2 = (mul_ln113_17_fu_453_p2 + mul_ln113_15_fu_445_p2);

assign add_ln113_17_fu_953_p2 = (add_ln113_16_fu_947_p2 + mul_ln113_16_fu_449_p2);

assign add_ln113_18_fu_959_p2 = (add212_5204_fu_134 + add_ln113_17_fu_953_p2);

assign add_ln113_19_fu_965_p2 = (mul_ln113_20_fu_465_p2 + mul_ln113_18_fu_457_p2);

assign add_ln113_1_fu_857_p2 = (mul_ln113_2_fu_393_p2 + mul_ln113_fu_385_p2);

assign add_ln113_20_fu_971_p2 = (add_ln113_19_fu_965_p2 + mul_ln113_19_fu_461_p2);

assign add_ln113_21_fu_977_p2 = (add212_6205_fu_138 + add_ln113_20_fu_971_p2);

assign add_ln113_2_fu_863_p2 = (add_ln113_1_fu_857_p2 + mul_ln113_1_fu_389_p2);

assign add_ln113_3_fu_869_p2 = (add212199_fu_114 + add_ln113_2_fu_863_p2);

assign add_ln113_4_fu_875_p2 = (mul_ln113_5_fu_405_p2 + mul_ln113_3_fu_397_p2);

assign add_ln113_5_fu_881_p2 = (add_ln113_4_fu_875_p2 + mul_ln113_4_fu_401_p2);

assign add_ln113_6_fu_887_p2 = (add212_1174200_fu_118 + add_ln113_5_fu_881_p2);

assign add_ln113_7_fu_893_p2 = (mul_ln113_8_fu_417_p2 + mul_ln113_6_fu_409_p2);

assign add_ln113_8_fu_899_p2 = (add_ln113_7_fu_893_p2 + mul_ln113_7_fu_413_p2);

assign add_ln113_9_fu_905_p2 = (add212_2183201_fu_122 + add_ln113_8_fu_899_p2);

assign add_ln113_fu_653_p2 = (k_fu_142 + 4'd3);

assign add_ln99_fu_983_p2 = ($signed(i_fu_146) + $signed(4'd13));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln99_fu_517_p2 = ((i_fu_146 > 4'd6) ? 1'b1 : 1'b0);

assign mul_ln113_10_fu_425_p0 = zext_ln113_4_fu_672_p1;

assign mul_ln113_10_fu_425_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_11_fu_429_p0 = zext_ln113_8_fu_767_p1;

assign mul_ln113_11_fu_429_p1 = zext_ln113_3_fu_646_p1;

assign mul_ln113_12_fu_433_p0 = zext_ln113_10_fu_828_p1;

assign mul_ln113_12_fu_433_p1 = zext_ln113_3_fu_646_p1;

assign mul_ln113_13_fu_437_p0 = zext_ln113_5_fu_692_p1;

assign mul_ln113_13_fu_437_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_14_fu_441_p0 = zext_ln113_8_fu_767_p1;

assign mul_ln113_14_fu_441_p1 = zext_ln113_4_fu_672_p1;

assign mul_ln113_15_fu_445_p0 = zext_ln113_10_fu_828_p1;

assign mul_ln113_15_fu_445_p1 = zext_ln113_4_fu_672_p1;

assign mul_ln113_16_fu_449_p0 = zext_ln113_6_fu_712_p1;

assign mul_ln113_16_fu_449_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_17_fu_453_p0 = zext_ln113_8_fu_767_p1;

assign mul_ln113_17_fu_453_p1 = zext_ln113_5_fu_692_p1;

assign mul_ln113_18_fu_457_p0 = zext_ln113_10_fu_828_p1;

assign mul_ln113_18_fu_457_p1 = zext_ln113_5_fu_692_p1;

assign mul_ln113_19_fu_461_p0 = mul_ln113_19_fu_461_p00;

assign mul_ln113_19_fu_461_p00 = tmp_7_fu_718_p9;

assign mul_ln113_19_fu_461_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_1_fu_389_p0 = zext_ln113_1_fu_606_p1;

assign mul_ln113_1_fu_389_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_20_fu_465_p0 = zext_ln113_8_fu_767_p1;

assign mul_ln113_20_fu_465_p1 = zext_ln113_6_fu_712_p1;

assign mul_ln113_2_fu_393_p0 = zext_ln113_9_fu_791_p1;

assign mul_ln113_2_fu_393_p1 = zext_ln113_8_fu_767_p1;

assign mul_ln113_3_fu_397_p0 = zext_ln113_10_fu_828_p1;

assign mul_ln113_3_fu_397_p1 = zext_ln113_9_fu_791_p1;

assign mul_ln113_4_fu_401_p0 = zext_ln113_2_fu_626_p1;

assign mul_ln113_4_fu_401_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_5_fu_405_p0 = zext_ln113_8_fu_767_p1;

assign mul_ln113_5_fu_405_p1 = zext_ln113_1_fu_606_p1;

assign mul_ln113_6_fu_409_p0 = zext_ln113_10_fu_828_p1;

assign mul_ln113_6_fu_409_p1 = zext_ln113_1_fu_606_p1;

assign mul_ln113_7_fu_413_p0 = zext_ln113_3_fu_646_p1;

assign mul_ln113_7_fu_413_p1 = zext_ln113_fu_582_p1;

assign mul_ln113_8_fu_417_p0 = zext_ln113_8_fu_767_p1;

assign mul_ln113_8_fu_417_p1 = zext_ln113_2_fu_626_p1;

assign mul_ln113_9_fu_421_p0 = zext_ln113_10_fu_828_p1;

assign mul_ln113_9_fu_421_p1 = zext_ln113_2_fu_626_p1;

assign mul_ln113_fu_385_p0 = mul_ln113_fu_385_p00;

assign mul_ln113_fu_385_p00 = tmp_11_fu_839_p9;

assign mul_ln113_fu_385_p1 = zext_ln113_10_fu_828_p1;

assign trunc_ln99_fu_547_p1 = k_fu_142[2:0];

assign zext_ln113_10_fu_828_p1 = tmp_10_fu_797_p18;

assign zext_ln113_1_fu_606_p1 = tmp_1_fu_593_p9;

assign zext_ln113_2_fu_626_p1 = tmp_2_fu_613_p9;

assign zext_ln113_3_fu_646_p1 = tmp_3_fu_633_p9;

assign zext_ln113_4_fu_672_p1 = tmp_4_fu_659_p9;

assign zext_ln113_5_fu_692_p1 = tmp_5_fu_679_p9;

assign zext_ln113_6_fu_712_p1 = tmp_6_fu_699_p9;

assign zext_ln113_8_fu_767_p1 = tmp_8_fu_736_p18;

assign zext_ln113_9_fu_791_p1 = tmp_9_fu_778_p9;

assign zext_ln113_fu_582_p1 = tmp_s_fu_551_p18;

endmodule //test_test_Pipeline_VITIS_LOOP_99_13
