Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sat Nov 11 17:52:55 2023


Cell Usage:
GTP_APM_E1 (SIMD)          11 uses
GTP_APM_E1                   15 uses
GTP_CLKBUFG                   5 uses
GTP_DDC_E1                    8 uses
GTP_DFF                    2434 uses
GTP_DFF_C                  4280 uses
GTP_DFF_CE                 2812 uses
GTP_DFF_E                   779 uses
GTP_DFF_P                   150 uses
GTP_DFF_PE                  227 uses
GTP_DFF_R                  1515 uses
GTP_DFF_RE                 1347 uses
GTP_DFF_S                   109 uses
GTP_DFF_SE                   57 uses
GTP_DLL                       2 uses
GTP_DRM18K                   95 uses
GTP_DRM9K                     7 uses
GTP_GRS                       1 use
GTP_INV                      88 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                    146 uses
GTP_LUT2                   1431 uses
GTP_LUT3                   2070 uses
GTP_LUT4                   1796 uses
GTP_LUT5                   2751 uses
GTP_LUT5CARRY              4656 uses
GTP_LUT5M                   995 uses
GTP_MUX2LUT6                114 uses
GTP_MUX2LUT7                 32 uses
GTP_OSERDES                  71 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                84 uses
GTP_RAM32X1DP                 4 uses

I/O ports: 175
GTP_INBUF                  55 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 39 uses
GTP_OUTBUFT                42 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 13933 of 42800 (32.55%)
	LUTs as dram: 88 of 17000 (0.52%)
	LUTs as logic: 13845
Total Registers: 13710 of 64200 (21.36%)
Total Latches: 0

DRM18K:
Total DRM18K = 98.5 of 134 (73.51%)

APMs:
Total APMs = 20.50 of 84 (24.40%)

Total I/O ports = 180 of 296 (60.81%)


Overview of Control Sets:

Number of unique control sets : 504

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 3                 2
  [2, 4)      | 64       | 37                27
  [4, 6)      | 72       | 43                29
  [6, 8)      | 30       | 10                20
  [8, 10)     | 100      | 48                52
  [10, 12)    | 59       | 32                27
  [12, 14)    | 36       | 4                 32
  [14, 16)    | 18       | 3                 15
  [16, Inf)   | 120      | 60                60
--------------------------------------------------------------
  The maximum fanout: 1694
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 2434
  NO              NO                YES                4430
  NO              YES               NO                 1624
  YES             NO                NO                 779
  YES             NO                YES                3039
  YES             YES               NO                 1404
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file multimedia_video_processor_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT       | FF        | Distributed RAM     | APM      | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| multimedia_video_processor                                       | 13933     | 13710     | 88                  | 20.5     | 98.5     | 0       | 0        | 0           | 2       | 8        | 0             | 0         | 0         | 0        | 180     | 1           | 1           | 3            | 0        | 4656          | 114          | 32           | 0            | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 5        
| + U_HDMI_PLL                                                     | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + adjust_color_wrapper_inst                                      | 1127      | 1096      | 0                   | 1.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 463           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + adjust_color_inst                                            | 1127      | 1018      | 0                   | 1.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 463           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + convert_hsv2rgb_inst                                       | 69        | 81        | 0                   | 1.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + convert_rgb2hsv_inst                                       | 1006      | 883       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 407           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divider_inst_h                                           | 415       | 268       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 164           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[1].u_divider_step                         | 36        | 23        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[2].u_divider_step                         | 35        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[3].u_divider_step                         | 34        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[4].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[5].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[6].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[7].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[8].u_divider_step                         | 33        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[9].u_divider_step                         | 34        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[10].u_divider_step                        | 35        | 23        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[11].u_divider_step                        | 36        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[12].u_divider_step                        | 13        | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_divider_step0                                        | 27        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divider_inst_s                                           | 511       | 316       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 203           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[1].u_divider_step                         | 36        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[2].u_divider_step                         | 35        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[3].u_divider_step                         | 34        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[4].u_divider_step                         | 33        | 19        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[5].u_divider_step                         | 32        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[6].u_divider_step                         | 31        | 17        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[7].u_divider_step                         | 31        | 17        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[8].u_divider_step                         | 31        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[9].u_divider_step                         | 32        | 19        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[10].u_divider_step                        | 33        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[11].u_divider_step                        | 34        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[12].u_divider_step                        | 35        | 23        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[13].u_divider_step                        | 36        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[14].u_divider_step                        | 37        | 25        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[15].u_divider_step                        | 14        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_divider_step0                                        | 27        | 23        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + hsv_modify_inst                                            | 52        | 54        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_filiter_inst                                             | 950       | 858       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 504           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hybrid_filter_inst                                           | 728       | 621       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 399           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_b                                            | 56        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_g                                            | 65        | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_r                                            | 56        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_b                                           | 164       | 85        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_g                                           | 179       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_r                                           | 164       | 85        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + multiline_buffer_inst                                        | 222       | 92        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 105           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[0].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[1].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + vector_to_matrix_inst                                        | 0         | 145       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_filiter_inst2                                            | 946       | 856       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 504           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hybrid_filter_inst                                           | 727       | 621       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 399           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_b                                            | 56        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_g                                            | 65        | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_r                                            | 56        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_b                                           | 164       | 85        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_g                                           | 179       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_r                                           | 164       | 85        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + multiline_buffer_inst                                        | 219       | 90        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 105           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[0].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[1].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + vector_to_matrix_inst                                        | 0         | 145       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                     | 338       | 326       | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                   | 82        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                   | 66        | 56        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                   | 102       | 144       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                   | 88        | 62        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + param_manager_inst                                             | 666       | 354       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 193           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_debounce_key_left                                        | 16        | 12        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_debounce_key_restore                                     | 13        | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_debounce_key_right                                       | 14        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_filiter1_mode                                          | 67        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + key_debounce_inst1                                         | 14        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + key_debounce_inst2                                         | 14        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_filiter2_mode                                          | 8         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_modify_H                                               | 51        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_modify_S                                               | 28        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_modify_V                                               | 28        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_offsetX                                                | 56        | 25        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_offsetY                                                | 33        | 12        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_char_height                                        | 57        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_char_width                                         | 32        | 11        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_startX                                             | 55        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_startY                                             | 32        | 11        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_rotate                                                 | 47        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_rotate_A                                               | 33        | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_zoom                                                   | 33        | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_axi_ddr_top                                                  | 5787      | 6000      | 88                  | 0        | 30.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 1258          | 61           | 16           | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + I_ipsxb_ddr_top                                              | 4258      | 4123      | 88                  | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 637           | 29           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2602      | 2360      | 0                   | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 482           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 320       | 236       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23        | 23        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 136       | 92        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 44        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 106       | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 567       | 613       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 100       | 60        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 75        | 60        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1523      | 1371      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 372           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 489       | 308       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 110           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 159       | 69        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 109       | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 50        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 108       | 76        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 168       | 84        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 327       | 262       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 79        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102       | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 97        | 59        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 333       | 262       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 77        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 47        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 107       | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 100       | 59        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 336       | 262       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 103       | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 106       | 59        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 5         | 260       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 6         | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1654      | 1761      | 88                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 155           | 21           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0         | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 164       | 158       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 113       | 80        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17        | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 51        | 78        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 854       | 626       | 82                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 545       | 406       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 8         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11        | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 24        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 27        | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 15        | 12        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 19        | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 9         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 244       | 159       | 82                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 83        | 15        | 41                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 83        | 15        | 41                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 41        | 0         | 41                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 83        | 15        | 41                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 83        | 15        | 41                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 41        | 0         | 41                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 65        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 77        | 89        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 38        | 21        | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 38        | 21        | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 35        | 16        | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 35        | 16        | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 4         | 0         | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31        | 16        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 233       | 345       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 95        | 71        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 25        | 110       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 288       | 475       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 260       | 456       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_araddr_fifo                                                | 93        | 98        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_araddr_fifo                                    | 93        | 98        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 93        | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_awaddr_ddr_fifo                                            | 51        | 22        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_awaddr_ddr_fifo                                | 51        | 22        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 51        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_rd_connect                                             | 335       | 260       | 0                   | 0        | 10.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 164           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_rid_fifo                                             | 51        | 24        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_rid_fifo                                 | 51        | 24        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 51        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd0_fifo                                                 | 94        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd0_fifo                                     | 94        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 94        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd1_fifo                                                 | 94        | 86        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd0_fifo                                     | 94        | 86        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 94        | 86        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_ddr_fifo                                              | 66        | 33        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_ddr_fifo                                  | 66        | 33        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 66        | 33        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_wr_connect                                             | 518       | 497       | 0                   | 0        | 6        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 197           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_in_fifo0                                             | 97        | 89        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_image_in_fifo                                | 97        | 89        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 97        | 89        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_in_fifo1                                             | 99        | 89        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_image_in_fifo                                | 99        | 89        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 99        | 89        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_in_fifo3                                             | 97        | 89        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_image_in_fifo                                | 97        | 89        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 97        | 89        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_low_araddr_fifo                                            | 93        | 98        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_low_araddr_fifo                                | 93        | 98        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 93        | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rdata3_fifo                                                | 91        | 90        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_rdata3_fifo                                    | 91        | 90        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 91        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr_ddr_fifo                                                | 66        | 34        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_wr_ddr_fifo                                    | 66        | 34        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 66        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_axi_rst                                                      | 2         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_clk50m_rst                                                   | 1         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr_addr_ctr                                                 | 280       | 434       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd0_addr_ctr                                               | 38        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd1_addr_ctr                                               | 77        | 95        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd1_ddr_addr_fifo1                                       | 42        | 20        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd1_ddr_addr_fifo1                           | 42        | 20        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 42        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr3_async_to_rd2_sync                                      | 4         | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd3_addr_ctr                                               | 81        | 179       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr0_async_to_wr1_sync                                      | 4         | 16        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr0_addr_ctr                                               | 17        | 25        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr1_addr_ctr                                               | 21        | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr0_async_to_wr1_sync                                      | 5         | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr3_addr_ctr                                               | 16        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr_rst                                                      | 1         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdm_in_rst                                                   | 2         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_in_top                                                  | 9         | 79        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_rst                                                     | 2         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640                                                       | 453       | 504       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 185           | 4            | 2            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 2        
|   + cmos1_8_16bit                                                | 3         | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmos2_8_16bit                                                | 3         | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms1_reg_config                                             | 61        | 36        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u1                                                         | 29        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms2_reg_config                                             | 61        | 36        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u1                                                         | 29        | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + power_on_delay_inst                                          | 41        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_mix_image                                                  | 284       | 261       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 106           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mix_fifo1                                                | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_mix_fifo                                     | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mix_fifo2                                                | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_mix_fifo                                     | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rotate_image                                                 | 245       | 299       | 0                   | 6        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 158           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult0                                               | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult1                                               | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult2                                               | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult3                                               | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult_zoom0                                          | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult_zoom1                                          | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_rom                                                 | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rotate_rom                                      | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rotate_rom                                  | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_store_addr                                                 | 74        | 38        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_store_addr                                     | 74        | 38        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 74        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_store_image_data                                           | 51        | 24        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_store_image_data                               | 51        | 24        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 51        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sync_vg                                                      | 75        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sys_pll                                                      | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_zoom_hdmi_fifo                                               | 182       | 139       | 0                   | 0        | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_zoom_hdmi_fifo                                   | 182       | 139       | 0                   | 0        | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                           | 165       | 138       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                              | 17        | 1         | 0                   | 0        | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_zoom_image                                                   | 430       | 509       | 0                   | 13       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 230           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra0                                                    | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra0_0                                                  | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra1                                                    | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra1_0                                                  | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b0                                                | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b0_0                                              | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b1                                                | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b1_0                                              | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g0                                                | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g0_0                                              | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g1                                                | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g1_0                                              | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r0                                                | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r0_0                                              | 0         | 0         | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r1                                                | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r1_0                                              | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_h_mult                                               | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_w_mult                                               | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram0                                                    | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram0_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram1                                                    | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram1_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram2                                                    | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram2_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram3                                                    | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram3_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_zoom_rst                                                     | 1         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_osd_inst                                                   | 2209      | 1831      | 0                   | 0        | 4        | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 779           | 39           | 14           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + char_buf_writer_inst                                         | 93        | 56        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + char_osd_inst                                                | 262       | 215       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 122           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + char_buf_reader_inst                                       | 176       | 129       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + char_pic_rom_inst                                          | 41        | 47        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ascii_char_rom_inst                                      | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_rom_ascii_char_rom                              | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_ascii_char_rom                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pixels_shifter_inst                                        | 45        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + char_ram                                                     | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_async_ram2048x8_2clk                         | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + eth_udp_inst                                                 | 1818      | 1541      | 0                   | 0        | 2        | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 588           | 39           | 14           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + icmp_async_fifo_2048x8b                                    | 97        | 98        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_async_fifo_2048x8                            | 97        | 98        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 97        | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp                                                      | 423       | 424       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 16           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_arp_rx                                                 | 215       | 278       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_arp_tx                                                 | 154       | 114       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 14           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_crc32_d8                                               | 54        | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_eth_ctrl                                                 | 12        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_gmii_to_rgmii                                            | 0         | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u_icmp                                                     | 927       | 628       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 426           | 23           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_crc32_d8                                               | 55        | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_icmp_rx                                                | 289       | 284       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 128           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_icmp_tx                                                | 583       | 312       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 298           | 22           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp                                                      | 161       | 185       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_udp_rx                                                 | 161       | 185       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_receive_buffer_inst                                    | 192       | 175       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 71            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_rx_done_cdc                                          | 3         | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_rx_fifo                                              | 107       | 98        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_async_fifo_2048x8                          | 107       | 98        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                     | 107       | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_wr_mem_inst                                                | 105       | 190       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                         
********************************************************************************************************************************************************************************************************
                                                                             Clock   Non-clock                                                                                                          
 Clock                    Period       Waveform       Type                   Loads       Loads  Sources                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                   0           7  {clk}                                                                                                   
   clk_50m                20.000       {0 10}         Generated (clk)         2826           0  {u_sys_pll/u_pll_e3/CLKOUT0}                                                                            
   clk_200m               5.000        {0 2.5}        Generated (clk)          919           5  {u_sys_pll/u_pll_e3/CLKOUT1}                                                                            
     ddrphy_clkin         10.000       {0 5}          Generated (clk_200m)    5817           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT}                                                  
     ioclk0               2.500        {0 1.25}       Generated (clk_200m)      11           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT}                                                 
     ioclk1               2.500        {0 1.25}       Generated (clk_200m)      27           1  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT}                                                 
     ioclk2               2.500        {0 1.25}       Generated (clk_200m)       2           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/CLKOUT}                                                 
     ioclk_gate_clk       10.000       {0 5}          Generated (clk_200m)       1           0  {u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/CLKOUT}                                                   
   clk_100m               10.000       {0 5}          Generated (clk)            0           0  {u_sys_pll/u_pll_e3/CLKOUT2}                                                                            
   clk_25m                40.000       {0 20}         Generated (clk)           26           2  {u_sys_pll/u_pll_e3/CLKOUT3}                                                                            
     clk_20k              50000.000    {0 25000}      Generated (clk_25m)       50           0  {u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKOUT} 
   clk_10m                100.000      {0 50}         Generated (clk)          256           0  {u_sys_pll/u_pll_e3/CLKOUT4}                                                                            
   clk_1080p60Hz          6.737        {0 3.368}      Generated (clk)            0           0  {U_HDMI_PLL/u_pll_e3/CLKOUT0}                                                                           
   clk_720p60Hz           13.474       {0 6.736}      Generated (clk)         1757           1  {U_HDMI_PLL/u_pll_e3/CLKOUT1}                                                                           
 cmos1_pclk               11.900       {0 5.95}       Declared                 126           0  {cmos1_pclk}                                                                                            
 cmos2_pclk               11.900       {0 5.95}       Declared                 126           0  {cmos2_pclk}                                                                                            
 hdmi_in_clk              6.666        {0 3.333}      Declared                 173           0  {hdmi_in_clk}                                                                                           
 eth_rxc                  8.000        {0 4}          Declared                1988           1  {eth_rxc}                                                                                               
========================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_200m                      asynchronous               clk_200m                                  
 clk_100m                      asynchronous               clk_100m                                  
 clk_50m                       asynchronous               clk_50m                                   
 clk_10m                       asynchronous               clk_10m                                   
 clk_1080p60Hz                 asynchronous               clk_1080p60Hz                             
 clk_720p60Hz                  asynchronous               clk_720p60Hz                              
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 hdmi_in_clk                   asynchronous               hdmi_in_clk                               
 eth_rxc                       asynchronous               eth_rxc                                   
 clk_25m                       asynchronous               clk_20k  clk_25m                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cmos1_pclk                  84.034 MHz     202.224 MHz         11.900          4.945          6.955
 cmos2_pclk                  84.034 MHz     202.224 MHz         11.900          4.945          6.955
 hdmi_in_clk                150.015 MHz     210.571 MHz          6.666          4.749          1.917
 eth_rxc                    125.000 MHz     146.306 MHz          8.000          6.835          1.165
 clk_50m                     50.000 MHz     127.389 MHz         20.000          7.850         12.150
 clk_200m                   200.000 MHz     205.339 MHz          5.000          4.870          0.130
 clk_25m                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 clk_10m                     10.000 MHz     152.742 MHz        100.000          6.547         93.453
 clk_720p60Hz                74.219 MHz     126.448 MHz         13.474          7.908          5.565
 clk_20k                      0.020 MHz     184.672 MHz      50000.000          5.415      49994.585
 ddrphy_clkin               100.000 MHz     128.403 MHz         10.000          7.788          2.212
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   6.955       0.000              0            189
 cmos2_pclk             cmos2_pclk                   6.955       0.000              0            189
 hdmi_in_clk            hdmi_in_clk                  1.917       0.000              0            217
 eth_rxc                eth_rxc                      1.165       0.000              0           3783
 clk_50m                clk_50m                     12.150       0.000              0           5747
 clk_200m               clk_200m                     0.130       0.000              0           2828
 clk_25m                clk_25m                     36.471       0.000              0             30
 clk_10m                clk_10m                     93.453       0.000              0            599
 clk_720p60Hz           clk_720p60Hz                 5.565       0.000              0           3149
 clk_20k                clk_20k                  49994.585       0.000              0            122
 ddrphy_clkin           ddrphy_clkin                 2.212       0.000              0           9577
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                  -1.352     -12.168              9            189
 cmos2_pclk             cmos2_pclk                  -1.352     -12.168              9            189
 hdmi_in_clk            hdmi_in_clk                  0.540       0.000              0            217
 eth_rxc                eth_rxc                      0.540       0.000              0           3783
 clk_50m                clk_50m                      0.650       0.000              0           5747
 clk_200m               clk_200m                     0.656       0.000              0           2828
 clk_25m                clk_25m                      0.881       0.000              0             30
 clk_10m                clk_10m                      0.740       0.000              0            599
 clk_720p60Hz           clk_720p60Hz                 0.650       0.000              0           3149
 clk_20k                clk_20k                      0.829       0.000              0            122
 ddrphy_clkin           ddrphy_clkin                 0.453       0.000              0           9577
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.577       0.000              0            278
 clk_200m               clk_200m                     1.564       0.000              0            194
 clk_10m                clk_10m                     98.374       0.000              0              1
 clk_720p60Hz           clk_720p60Hz                 9.504       0.000              0            736
 ddrphy_clkin           ddrphy_clkin                 6.273       0.000              0           2809
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      1.337       0.000              0            278
 clk_200m               clk_200m                    -1.158      -2.316              2            194
 clk_10m                clk_10m                      1.185       0.000              0              1
 clk_720p60Hz           clk_720p60Hz                 1.608       0.000              0            736
 ddrphy_clkin           ddrphy_clkin                 1.092       0.000              0           2809
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.052       0.000              0            126
 cmos2_pclk                                          5.052       0.000              0            126
 hdmi_in_clk                                         2.435       0.000              0            173
 eth_rxc                                             2.483       0.000              0           1988
 clk_50m                                             8.862       0.000              0           2826
 clk_200m                                            1.362       0.000              0            919
 clk_25m                                            19.380       0.000              0             26
 clk_10m                                            49.102       0.000              0            256
 clk_720p60Hz                                        5.598       0.000              0           1757
 clk_20k                                         24999.102       0.000              0             50
 ddrphy_clkin                                        3.100       0.000              0           5817
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/image_data_valid0/CLK (GTP_DFF)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos1_pclk    
                                                                           r       u_ov5640/cmos1_8_16bit/image_data_valid0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_ov5640/cmos1_8_16bit/image_data_valid0/Q (GTP_DFF)
                                   net (fanout=13)       0.670       5.414         u_ov5640/cmos1_href_16bit
                                                                                   u_ov5640/u_mix_image/N64_4/I0 (GTP_LUT4)
                                   td                    0.276       5.690 f       u_ov5640/u_mix_image/N64_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.295         u_ov5640/u_mix_image/wr1_en
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.496 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16508
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.526 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16509
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.556 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.556         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16510
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.586 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.586         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16511
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.616 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.616         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16512
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.646 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.646         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16513
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.676 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.676         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16514
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.706 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.706         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16515
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.736 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.736         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16516
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.972 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.613         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N3[9]/I0 (GTP_LUT3)
                                   td                    0.185       7.798 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.262         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N157.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.495 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N157.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.959         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N157
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N158/I4 (GTP_LUT5)
                                   td                    0.185       9.144 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N158/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.144         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N158
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.144         Logic Levels: 7  
                                                                                   Logic: 1.885ns(39.860%), Route: 2.844ns(60.140%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204      16.315         nt_cmos1_pclk    
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                              0.034      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                   9.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/image_data_valid0/CLK (GTP_DFF)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos1_pclk    
                                                                           r       u_ov5640/cmos1_8_16bit/image_data_valid0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_ov5640/cmos1_8_16bit/image_data_valid0/Q (GTP_DFF)
                                   net (fanout=13)       0.670       5.414         u_ov5640/cmos1_href_16bit
                                                                                   u_ov5640/u_mix_image/N64_4/I0 (GTP_LUT4)
                                   td                    0.276       5.690 f       u_ov5640/u_mix_image/N64_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.295         u_ov5640/u_mix_image/wr1_en
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.496 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16508
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.526 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16509
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.556 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.556         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16510
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.586 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.586         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16511
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.616 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.616         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16512
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.646 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.646         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16513
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.676 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.676         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16514
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.706 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.706         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16515
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.736 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.736         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16516
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.972 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.613         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258       7.871 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.871         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   7.871         Logic Levels: 5  
                                                                                   Logic: 1.540ns(44.560%), Route: 1.916ns(55.440%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204      16.315         nt_cmos1_pclk    
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                              0.034      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                   7.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/image_data_valid0/CLK (GTP_DFF)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/D (GTP_DFF_C)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos1_pclk    
                                                                           r       u_ov5640/cmos1_8_16bit/image_data_valid0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_ov5640/cmos1_8_16bit/image_data_valid0/Q (GTP_DFF)
                                   net (fanout=13)       0.670       5.414         u_ov5640/cmos1_href_16bit
                                                                                   u_ov5640/u_mix_image/N64_4/I0 (GTP_LUT4)
                                   td                    0.276       5.690 f       u_ov5640/u_mix_image/N64_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.295         u_ov5640/u_mix_image/wr1_en
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.496 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16508
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.526 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16509
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.556 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.556         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16510
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.586 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.586         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16511
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.616 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.616         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16512
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.646 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.646         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16513
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.676 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.676         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16514
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.706 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.706         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16515
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.942 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.583         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2 [8]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_8/I0 (GTP_LUT5)
                                   td                    0.258       7.841 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.841         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wgnext [8]
                                                                           f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.841         Logic Levels: 5  
                                                                                   Logic: 1.510ns(44.075%), Route: 1.916ns(55.925%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204      16.315         nt_cmos1_pclk    
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                              0.034      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                   7.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : u_ov5640/cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 cmos1_data[0]                                           0.000       1.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       1.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       2.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.302         nt_cmos1_data[0] 
                                                                           r       u_ov5640/cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   3.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos1_pclk    
                                                                           r       u_ov5640/cmos1_d_d0[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.039       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.352                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : u_ov5640/cmos1_d_d0[1]/D (GTP_DFF)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 cmos1_data[1]                                           0.000       1.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.000       1.000         cmos1_data[1]    
                                                                                   cmos1_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       2.211 r       cmos1_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.302         nt_cmos1_data[1] 
                                                                           r       u_ov5640/cmos1_d_d0[1]/D (GTP_DFF)

 Data arrival time                                                   3.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos1_pclk    
                                                                           r       u_ov5640/cmos1_d_d0[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.039       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.352                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[2] (port)
Endpoint    : u_ov5640/cmos1_d_d0[2]/D (GTP_DFF)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 cmos1_data[2]                                           0.000       1.000 r       cmos1_data[2] (port)
                                   net (fanout=1)        0.000       1.000         cmos1_data[2]    
                                                                                   cmos1_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       2.211 r       cmos1_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.302         nt_cmos1_data[2] 
                                                                           r       u_ov5640/cmos1_d_d0[2]/D (GTP_DFF)

 Data arrival time                                                   3.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos1_pclk    
                                                                           r       u_ov5640/cmos1_d_d0[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.039       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/image_data_valid0/CLK (GTP_DFF)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos2_pclk    
                                                                           r       u_ov5640/cmos2_8_16bit/image_data_valid0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_ov5640/cmos2_8_16bit/image_data_valid0/Q (GTP_DFF)
                                   net (fanout=13)       0.670       5.414         u_ov5640/cmos2_href_16bit
                                                                                   u_ov5640/u_mix_image/N78_4/I0 (GTP_LUT4)
                                   td                    0.276       5.690 f       u_ov5640/u_mix_image/N78_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.295         u_ov5640/u_mix_image/wr2_en
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.496 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16532
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.526 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16533
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.556 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.556         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16534
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.586 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.586         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16535
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.616 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.616         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16536
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.646 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.646         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16537
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.676 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.676         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16538
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.706 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.706         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16539
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.736 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.736         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16540
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.972 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.613         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       7.798 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.262         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N157.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.495 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N157.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.959         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N157
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N158/I1 (GTP_LUT5)
                                   td                    0.185       9.144 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N158/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.144         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N158
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.144         Logic Levels: 7  
                                                                                   Logic: 1.885ns(39.860%), Route: 2.844ns(60.140%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204      16.315         nt_cmos2_pclk    
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                              0.034      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                   9.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/image_data_valid0/CLK (GTP_DFF)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos2_pclk    
                                                                           r       u_ov5640/cmos2_8_16bit/image_data_valid0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_ov5640/cmos2_8_16bit/image_data_valid0/Q (GTP_DFF)
                                   net (fanout=13)       0.670       5.414         u_ov5640/cmos2_href_16bit
                                                                                   u_ov5640/u_mix_image/N78_4/I0 (GTP_LUT4)
                                   td                    0.276       5.690 f       u_ov5640/u_mix_image/N78_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.295         u_ov5640/u_mix_image/wr2_en
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.496 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16532
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.526 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16533
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.556 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.556         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16534
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.586 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.586         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16535
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.616 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.616         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16536
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.646 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.646         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16537
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.676 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.676         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16538
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.706 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.706         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16539
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.736 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.736         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16540
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.972 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.613         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_9/I2 (GTP_LUT5)
                                   td                    0.258       7.871 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.871         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   7.871         Logic Levels: 5  
                                                                                   Logic: 1.540ns(44.560%), Route: 1.916ns(55.440%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204      16.315         nt_cmos2_pclk    
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                              0.034      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                   7.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/image_data_valid0/CLK (GTP_DFF)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/D (GTP_DFF_C)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos2_pclk    
                                                                           r       u_ov5640/cmos2_8_16bit/image_data_valid0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_ov5640/cmos2_8_16bit/image_data_valid0/Q (GTP_DFF)
                                   net (fanout=13)       0.670       5.414         u_ov5640/cmos2_href_16bit
                                                                                   u_ov5640/u_mix_image/N78_4/I0 (GTP_LUT4)
                                   td                    0.276       5.690 f       u_ov5640/u_mix_image/N78_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.295         u_ov5640/u_mix_image/wr2_en
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.496 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16532
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.526 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16533
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.556 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.556         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16534
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.586 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.586         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16535
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.616 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.616         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16536
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.646 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.646         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16537
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.676 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.676         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16538
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.706 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.706         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/_N16539
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.942 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.583         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N2 [8]
                                                                                   u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_8/I3 (GTP_LUT5)
                                   td                    0.258       7.841 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/N7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.841         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wgnext [8]
                                                                           f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.841         Logic Levels: 5  
                                                                                   Logic: 1.510ns(44.075%), Route: 1.916ns(55.925%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204      16.315         nt_cmos2_pclk    
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                              0.034      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                   7.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[0] (port)
Endpoint    : u_ov5640/cmos2_d_d0[0]/D (GTP_DFF)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 cmos2_data[0]                                           0.000       1.000 r       cmos2_data[0] (port)
                                   net (fanout=1)        0.000       1.000         cmos2_data[0]    
                                                                                   cmos2_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       2.211 r       cmos2_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.302         nt_cmos2_data[0] 
                                                                           r       u_ov5640/cmos2_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   3.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos2_pclk    
                                                                           r       u_ov5640/cmos2_d_d0[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.039       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.352                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[1] (port)
Endpoint    : u_ov5640/cmos2_d_d0[1]/D (GTP_DFF)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 cmos2_data[1]                                           0.000       1.000 r       cmos2_data[1] (port)
                                   net (fanout=1)        0.000       1.000         cmos2_data[1]    
                                                                                   cmos2_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       2.211 r       cmos2_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.302         nt_cmos2_data[1] 
                                                                           r       u_ov5640/cmos2_d_d0[1]/D (GTP_DFF)

 Data arrival time                                                   3.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos2_pclk    
                                                                           r       u_ov5640/cmos2_d_d0[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.039       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.352                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[2] (port)
Endpoint    : u_ov5640/cmos2_d_d0[2]/D (GTP_DFF)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 cmos2_data[2]                                           0.000       1.000 r       cmos2_data[2] (port)
                                   net (fanout=1)        0.000       1.000         cmos2_data[2]    
                                                                                   cmos2_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       2.211 r       cmos2_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.302         nt_cmos2_data[2] 
                                                                           r       u_ov5640/cmos2_d_d0[2]/D (GTP_DFF)

 Data arrival time                                                   3.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=126)      3.204       4.415         nt_cmos2_pclk    
                                                                           r       u_ov5640/cmos2_d_d0[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.039       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[9]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[9]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[9]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2 [9]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N24_2/I0 (GTP_LUT3)
                                   td                    0.233       5.618 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N24_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.171         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2_b [7]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N24_10/I3 (GTP_LUT4)
                                   td                    0.185       6.356 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       7.026         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2_b [4]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N24_16/I4 (GTP_LUT5)
                                   td                    0.185       7.211 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N24_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.675         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.298       7.973 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.973         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [2]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.003 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.003         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [4]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.033 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.033         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.063 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.063         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [8]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.299 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.763         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185       8.948 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.948         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N159
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.948         Logic Levels: 6  
                                                                                   Logic: 1.741ns(38.407%), Route: 2.792ns(61.593%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 hdmi_in_clk                                             0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       6.666         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204      11.081         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.081                          
 clock uncertainty                                      -0.250      10.831                          

 Setup time                                              0.034      10.865                          

 Data required time                                                 10.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.865                          
 Data arrival time                                                   8.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.414         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/wr_addr [0]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.295       5.709 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.709         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.739 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.739         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16002
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.769 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.769         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16003
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.799 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.799         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16004
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.829 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.829         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16005
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.859 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.859         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16006
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.889 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.889         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16007
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.919 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.919         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16008
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.949 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.949         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16009
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.185 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.826         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [10]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N7_10/I3 (GTP_LUT5)
                                   td                    0.258       7.084 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.084         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   7.084         Logic Levels: 4  
                                                                                   Logic: 1.358ns(50.880%), Route: 1.311ns(49.120%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 hdmi_in_clk                                             0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       6.666         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204      11.081         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.081                          
 clock uncertainty                                      -0.250      10.831                          

 Setup time                                              0.034      10.865                          

 Data required time                                                 10.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.865                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.414         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/wr_addr [0]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.295       5.709 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.709         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.739 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.739         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16002
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.769 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.769         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16003
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.799 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.799         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16004
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.829 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.829         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16005
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.859 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.859         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16006
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.889 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.889         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16007
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.919 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.919         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16008
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.155 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.796         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N7_9/I4 (GTP_LUT5)
                                   td                    0.258       7.054 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.054         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   7.054         Logic Levels: 4  
                                                                                   Logic: 1.328ns(50.322%), Route: 1.311ns(49.678%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 hdmi_in_clk                                             0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       6.666         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204      11.081         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.081                          
 clock uncertainty                                      -0.250      10.831                          

 Setup time                                              0.034      10.865                          

 Data required time                                                 10.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.865                          
 Data arrival time                                                   7.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 hdmi_in_clk                                             0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_in_clk      
                                                                                   hdmi_in_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_in_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      3.204       4.415         nt_hdmi_in_clk   
                                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/udp_dest_port[0]/CLK (GTP_DFF_CE)
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/udp_dest_port[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.929 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/udp_dest_port[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       6.393         udp_osd_inst/eth_udp_inst/udp_rx_pkt_dest_port [0]
                                                                                   udp_osd_inst/eth_udp_inst/N72_16/I0 (GTP_LUT5)
                                   td                    0.318       6.711 f       udp_osd_inst/eth_udp_inst/N72_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.175         udp_osd_inst/eth_udp_inst/_N104315
                                                                                   udp_osd_inst/eth_udp_inst/N72_17/I4 (GTP_LUT5)
                                   td                    0.185       7.360 r       udp_osd_inst/eth_udp_inst/N72_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.913         _N97297          
                                                                                   udp_osd_inst/eth_udp_inst/N72_23/I3 (GTP_LUT4)
                                   td                    0.185       8.098 r       udp_osd_inst/eth_udp_inst/N72_23/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.651         udp_osd_inst/eth_udp_inst/_N106920
                                                                                   udp_osd_inst/eth_udp_inst/N72_24/I4 (GTP_LUT5)
                                   td                    0.185       8.836 r       udp_osd_inst/eth_udp_inst/N72_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.389         udp_osd_inst/eth_udp_inst/N72
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N10/I2 (GTP_LUT3)
                                   td                    0.185       9.574 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N10/Z (GTP_LUT3)
                                   net (fanout=10)       0.758      10.332         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/fifo_wr_en
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N3[1]_1/I0 (GTP_LUT5)
                                   td                    0.185      10.517 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N3[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.981         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/_N108382
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.214 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.214         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [0]
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.244 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.244         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.274 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.274         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [4]
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.304 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.304         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.334 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.334         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.570 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.034         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N167
                                                                                   udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N168/I0 (GTP_LUT3)
                                   td                    0.185      12.219 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N168/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      12.219         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N168
                                                                           r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  12.219         Logic Levels: 9  
                                                                                   Logic: 2.346ns(35.443%), Route: 4.273ns(64.557%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196      13.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.250      13.350                          

 Setup time                                              0.034      13.384                          

 Data required time                                                 13.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.384                          
 Data arrival time                                                  12.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[0]/CE (GTP_DFF_CE)
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.929 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       6.599         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num [11]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/I0 (GTP_LUT4)
                                   td                    0.290       6.889 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.353         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N107696
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/I4 (GTP_LUT5)
                                   td                    0.185       7.538 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.002         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N107698
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/I4 (GTP_LUT5)
                                   td                    0.185       8.187 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       9.006         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185       9.191 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       9.655         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N348 [1]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.888 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.888         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [0]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.918 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.918         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [2]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.948 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.948         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [4]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.978 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.978         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [6]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.008 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.008         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [8]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.038 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.038         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [10]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.068 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.068         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [12]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.098 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730      10.828         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/I2 (GTP_LUT4)
                                   td                    0.172      11.000 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      11.641         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094
                                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.641         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.614%), Route: 4.252ns(70.386%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196      13.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.250      13.350                          

 Setup time                                             -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                  11.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.167                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[1]/CE (GTP_DFF_CE)
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.929 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       6.599         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num [11]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/I0 (GTP_LUT4)
                                   td                    0.290       6.889 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.353         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N107696
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/I4 (GTP_LUT5)
                                   td                    0.185       7.538 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.002         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N107698
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/I4 (GTP_LUT5)
                                   td                    0.185       8.187 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       9.006         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185       9.191 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       9.655         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N348 [1]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.888 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.888         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [0]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.918 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.918         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [2]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.948 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.948         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [4]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.978 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.978         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [6]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.008 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.008         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [8]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.038 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.038         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [10]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.068 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.068         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [12]
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.098 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730      10.828         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349
                                                                                   udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/I2 (GTP_LUT4)
                                   td                    0.172      11.000 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      11.641         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094
                                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.641         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.614%), Route: 4.252ns(70.386%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196      13.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.250      13.350                          

 Setup time                                             -0.542      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                  11.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.167                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/clk_ms/CLK (GTP_DFF_R)
Endpoint    : param_manager_inst/key_debounce_key_left/clk_ms_ff0/D (GTP_DFF)
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       param_manager_inst/clk_ms/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       param_manager_inst/clk_ms/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.387         param_manager_inst/clk_ms
                                                                           f       param_manager_inst/key_debounce_key_left/clk_ms_ff0/D (GTP_DFF)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       param_manager_inst/key_debounce_key_left/clk_ms_ff0/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.047       5.847                          

 Data required time                                                  5.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.847                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.047       5.847                          

 Data required time                                                  5.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.847                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rxc       
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1988)     2.196       5.600         gmii_clk         
                                                                           r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.047       5.847                          

 Data required time                                                  5.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.847                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  6.040
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.024       8.064 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOB[0] (GTP_DRM9K)
                                   net (fanout=6)        1.132       9.196         u_rotate_image/dout [0]
                                                                                   u_rotate_image/N181_1/I2 (GTP_LUT5)
                                   td                    0.185       9.381 r       u_rotate_image/N181_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      10.022         u_rotate_image/addr_fifo_rd_en
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.223 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.223         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16636
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.253 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.253         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16637
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.283 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.283         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16638
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.313 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.313         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16639
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.343 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.343         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16640
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.373 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.373         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16641
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.403 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.403         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16642
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.433 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.433         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16643
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.669 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.222         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [8]
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[8]/I2 (GTP_LUT3)
                                   td                    0.185      11.407 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[8]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      12.012         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [8]
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.363      12.375 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.375         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [8]
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.611 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      13.075         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
                                                                                   u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N22/I0 (GTP_LUT2)
                                   td                    0.185      13.260 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N22/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      13.260         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N22
                                                                           r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  13.260         Logic Levels: 7  
                                                                                   Logic: 3.825ns(52.978%), Route: 3.395ns(47.022%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      25.526         rd3_clk          
                                                                           r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.526                          
 clock uncertainty                                      -0.150      25.376                          

 Setup time                                              0.034      25.410                          

 Data required time                                                 25.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.410                          
 Data arrival time                                                  13.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.150                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst2/multiline_buffer_inst/tail_ver_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       image_filiter_inst2/multiline_buffer_inst/tail_ver_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.855 r       image_filiter_inst2/multiline_buffer_inst/tail_ver_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       6.460         image_filiter_inst2/multiline_buffer_inst/tail_ver_cnt [1]
                                                                                   image_filiter_inst2/multiline_buffer_inst/N199_mux5_8/I0 (GTP_LUT5)
                                   td                    0.308       6.768 f       image_filiter_inst2/multiline_buffer_inst/N199_mux5_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.409         image_filiter_inst2/multiline_buffer_inst/N53
                                                                                   image_filiter_inst2/multiline_buffer_inst/N199_mux5/I0 (GTP_LUT2)
                                   td                    0.185       7.594 r       image_filiter_inst2/multiline_buffer_inst/N199_mux5/Z (GTP_LUT2)
                                   net (fanout=17)       0.826       8.420         image_filiter_inst2/multiline_buffer_inst/N199
                                                                                   image_filiter_inst2/multiline_buffer_inst/N96_3/I0 (GTP_LUT5)
                                   td                    0.185       8.605 r       image_filiter_inst2/multiline_buffer_inst/N96_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.069         image_filiter_inst2/multiline_buffer_inst/N96
                                                                                   image_filiter_inst2/multiline_buffer_inst/N130[0]/I1 (GTP_LUT5)
                                   td                    0.185       9.254 r       image_filiter_inst2/multiline_buffer_inst/N130[0]/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       9.924         image_filiter_inst2/multiline_buffer_inst/rd_en [0]
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.125 f       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.125         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13408
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.155 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.155         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13409
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.185 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.185         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13410
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.215 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.215         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13411
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.245 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.245         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13412
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.275 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.275         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13413
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.305 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.305         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13414
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.335 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.335         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N13415
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.571 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.124         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11 [8]
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N12[8]/I2 (GTP_LUT3)
                                   td                    0.185      11.309 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N12[8]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      11.862         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/rrptr [8]
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.363      12.225 f       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.225         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.co [8]
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.461 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.925         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21
                                                                                   image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N22/I4 (GTP_LUT5)
                                   td                    0.185      13.110 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N22/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.110         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N22
                                                                           r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  13.110         Logic Levels: 10 
                                                                                   Logic: 2.808ns(37.025%), Route: 4.776ns(62.975%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      25.526         rd3_clk          
                                                                           r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.526                          
 clock uncertainty                                      -0.150      25.376                          

 Setup time                                              0.034      25.410                          

 Data required time                                                 25.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.410                          
 Data arrival time                                                  13.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  6.040
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.024       8.064 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOB[0] (GTP_DRM9K)
                                   net (fanout=6)        1.132       9.196         u_rotate_image/dout [0]
                                                                                   u_rotate_image/N170_5/I2 (GTP_LUT4)
                                   td                    0.185       9.381 r       u_rotate_image/N170_5/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      10.022         u_rotate_image/N170
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.223 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.223         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16661
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.253 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.253         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16662
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.283 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.283         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16663
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.313 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.313         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16664
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.343 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.343         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16665
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.373 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.373         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16666
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.403 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.403         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16667
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.433 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.433         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16668
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.669 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.222         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11 [8]
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N12[8]/I2 (GTP_LUT3)
                                   td                    0.185      11.407 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N12[8]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      11.871         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/rrptr [8]
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.363      12.234 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.787         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N21
                                                                                   u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N22/I1 (GTP_LUT5)
                                   td                    0.185      12.972 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N22/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.972         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N22
                                                                           r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  12.972         Logic Levels: 7  
                                                                                   Logic: 3.589ns(51.774%), Route: 3.343ns(48.226%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      25.526         rd3_clk          
                                                                           r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.526                          
 clock uncertainty                                      -0.150      25.376                          

 Setup time                                              0.034      25.410                          

 Data required time                                                 25.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.410                          
 Data arrival time                                                  12.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[5]/CLK (GTP_DFF)
Endpoint    : u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[5]/CLK (GTP_DFF)

                                   tco                   0.323       5.849 f       u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[5]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.827         rd3_ddr_addr[5]  
                                                                           f       u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)

 Data arrival time                                                   6.827         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.040                          
 clock uncertainty                                       0.000       6.040                          

 Hold time                                               0.137       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                   6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[6]/CLK (GTP_DFF)
Endpoint    : u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[6]/CLK (GTP_DFF)

                                   tco                   0.323       5.849 f       u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[6]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.827         rd3_ddr_addr[6]  
                                                                           f       u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)

 Data arrival time                                                   6.827         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.040                          
 clock uncertainty                                       0.000       6.040                          

 Hold time                                               0.137       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                   6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[7]/CLK (GTP_DFF)
Endpoint    : u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[7]/CLK (GTP_DFF)

                                   tco                   0.323       5.849 f       u_ddr_addr_ctr/u_rd3_addr_ctr/now_ddr_addr[7]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.827         rd3_ddr_addr[7]  
                                                                           f       u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)

 Data arrival time                                                   6.827         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       u_axi_ddr_top/u_araddr_fifo/U_ipml_fifo_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.040                          
 clock uncertainty                                       0.000       6.040                          

 Hold time                                               0.137       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                   6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[12]/D (GTP_DFF_C)
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.367
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.696 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=36)       0.958       5.654         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/wr_addr [0]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.952 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.952         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N16324
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.188 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_3/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.829         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2 [2]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[2]/I2 (GTP_LUT3)
                                   td                    0.185       7.014 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[2]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.619         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wwptr [2]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.258       7.877 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.877         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [3]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.907 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.907         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [4]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.937 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [5]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.967 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.967         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [6]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.997 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.997         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [7]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.027 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.027         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [8]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.057 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.057         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [9]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.087 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.087         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [10]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.117 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.117         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [11]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.147 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.147         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [12]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.383 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.936         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/nb6 [12]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_5[12]/I2 (GTP_LUT4)
                                   td                    0.185       9.121 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_5[12]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.121         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N25859
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_6[12]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.121 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_6[12]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.121         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336 [12]
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[12]/D (GTP_DFF_C)

 Data arrival time                                                   9.121         Logic Levels: 7  
                                                                                   Logic: 1.997ns(42.007%), Route: 2.757ns(57.993%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       7.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       7.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       9.367         zoom_clk         
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.367                          
 clock uncertainty                                      -0.150       9.217                          

 Setup time                                              0.034       9.251                          

 Data required time                                                  9.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.251                          
 Data arrival time                                                   9.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[11]/D (GTP_DFF_C)
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.367
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.696 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=36)       0.958       5.654         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/wr_addr [0]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.952 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.952         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N16324
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.188 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_3/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.829         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2 [2]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[2]/I2 (GTP_LUT3)
                                   td                    0.185       7.014 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[2]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.619         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wwptr [2]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.258       7.877 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.877         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [3]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.907 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.907         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [4]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.937 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [5]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.967 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.967         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [6]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.997 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.997         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [7]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.027 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.027         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [8]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.057 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.057         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [9]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.087 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.087         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [10]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.117 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.117         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [11]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.353 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.906         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/nb6 [11]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_5[11]/I2 (GTP_LUT4)
                                   td                    0.185       9.091 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_5[11]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.091         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N25858
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_6[11]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.091 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_6[11]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.091         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336 [11]
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[11]/D (GTP_DFF_C)

 Data arrival time                                                   9.091         Logic Levels: 7  
                                                                                   Logic: 1.967ns(41.638%), Route: 2.757ns(58.362%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       7.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       7.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       9.367         zoom_clk         
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.367                          
 clock uncertainty                                      -0.150       9.217                          

 Setup time                                              0.034       9.251                          

 Data required time                                                  9.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.251                          
 Data arrival time                                                   9.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/D (GTP_DFF_C)
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.367
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.696 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=36)       0.958       5.654         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/wr_addr [0]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.952 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.952         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N16324
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.188 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2_3/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.829         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2 [2]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[2]/I2 (GTP_LUT3)
                                   td                    0.185       7.014 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[2]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.619         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wwptr [2]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.258       7.877 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.877         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [3]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.907 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.907         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [4]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.937 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [5]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.967 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.967         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [6]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.997 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.997         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [7]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.027 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.027         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [8]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.057 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.057         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [9]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.087 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.087         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [10]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.323 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.876         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/nb6 [10]
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_5[10]/I2 (GTP_LUT4)
                                   td                    0.185       9.061 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_5[10]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.061         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N25857
                                                                                   u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_6[10]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.061 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_6[10]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.061         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336 [10]
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/D (GTP_DFF_C)

 Data arrival time                                                   9.061         Logic Levels: 7  
                                                                                   Logic: 1.937ns(41.265%), Route: 2.757ns(58.735%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       7.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       7.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       9.367         zoom_clk         
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.367                          
 clock uncertainty                                      -0.150       9.217                          

 Setup time                                              0.034       9.251                          

 Data required time                                                  9.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.251                          
 Data arrival time                                                   9.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/imag_addr1[0]/CLK (GTP_DFF)
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_zoom_image/imag_addr1[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.690 f       u_zoom_image/imag_addr1[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       5.668         zoom_image_addr[0]
                                                                           f       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   5.668         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      2.490       4.881         zoom_clk         
                                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       4.881                          
 clock uncertainty                                       0.000       4.881                          

 Hold time                                               0.131       5.012                          

 Data required time                                                  5.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.012                          
 Data arrival time                                                   5.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/imag_addr1[1]/CLK (GTP_DFF)
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_zoom_image/imag_addr1[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.690 f       u_zoom_image/imag_addr1[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       5.668         zoom_image_addr[1]
                                                                           f       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   5.668         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      2.490       4.881         zoom_clk         
                                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       4.881                          
 clock uncertainty                                       0.000       4.881                          

 Hold time                                               0.131       5.012                          

 Data required time                                                  5.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.012                          
 Data arrival time                                                   5.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/imag_addr1[2]/CLK (GTP_DFF)
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_zoom_image/imag_addr1[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.690 f       u_zoom_image/imag_addr1[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       5.668         zoom_image_addr[2]
                                                                           f       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)

 Data arrival time                                                   5.668         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      2.490       4.881         zoom_clk         
                                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       4.881                          
 clock uncertainty                                       0.000       4.881                          

 Hold time                                               0.131       5.012                          

 Data required time                                                  5.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.012                          
 Data arrival time                                                   5.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.083         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
                                                                                   u_ov5640/coms1_reg_config/N8_mux4_5/I0 (GTP_LUT5)
                                   td                    0.303       4.386 f       u_ov5640/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.850         u_ov5640/coms1_reg_config/_N9664
                                                                                   u_ov5640/coms1_reg_config/N8_mux10/I0 (GTP_LUT5)
                                   td                    0.185       5.035 r       u_ov5640/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       5.817         u_ov5640/coms1_reg_config/N8
                                                                                   u_ov5640/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.050 f       u_ov5640/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.050         u_ov5640/coms1_reg_config/_N16245
                                                                                   u_ov5640/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.080 r       u_ov5640/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.080         u_ov5640/coms1_reg_config/_N16246
                                                                                   u_ov5640/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.110 r       u_ov5640/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.110         u_ov5640/coms1_reg_config/_N16247
                                                                                   u_ov5640/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.140 r       u_ov5640/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.140         u_ov5640/coms1_reg_config/_N16248
                                                                                   u_ov5640/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.170 r       u_ov5640/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.170         u_ov5640/coms1_reg_config/_N16249
                                                                                   u_ov5640/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.200 r       u_ov5640/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.200         u_ov5640/coms1_reg_config/_N16250
                                                                                   u_ov5640/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.230 r       u_ov5640/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.230         u_ov5640/coms1_reg_config/_N16251
                                                                                   u_ov5640/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.260 r       u_ov5640/coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.260         u_ov5640/coms1_reg_config/_N16252
                                                                                   u_ov5640/coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.290 r       u_ov5640/coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.290         u_ov5640/coms1_reg_config/_N16253
                                                                                   u_ov5640/coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.526 r       u_ov5640/coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/coms1_reg_config/N1114 [10]
                                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   6.526         Logic Levels: 5  
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 clk                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.000      40.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      42.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713      43.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.113                          
 clock uncertainty                                      -0.150      42.963                          

 Setup time                                              0.034      42.997                          

 Data required time                                                 42.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.997                          
 Data arrival time                                                   6.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.442 r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.083         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
                                                                                   u_ov5640/coms2_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.386 f       u_ov5640/coms2_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.850         u_ov5640/coms2_reg_config/_N9736
                                                                                   u_ov5640/coms2_reg_config/N8_mux10/I0 (GTP_LUT5)
                                   td                    0.185       5.035 r       u_ov5640/coms2_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       5.817         u_ov5640/coms2_reg_config/N8
                                                                                   u_ov5640/coms2_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.050 f       u_ov5640/coms2_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.050         u_ov5640/coms2_reg_config/_N16398
                                                                                   u_ov5640/coms2_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.080 r       u_ov5640/coms2_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.080         u_ov5640/coms2_reg_config/_N16399
                                                                                   u_ov5640/coms2_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.110 r       u_ov5640/coms2_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.110         u_ov5640/coms2_reg_config/_N16400
                                                                                   u_ov5640/coms2_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.140 r       u_ov5640/coms2_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.140         u_ov5640/coms2_reg_config/_N16401
                                                                                   u_ov5640/coms2_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.170 r       u_ov5640/coms2_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.170         u_ov5640/coms2_reg_config/_N16402
                                                                                   u_ov5640/coms2_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.200 r       u_ov5640/coms2_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.200         u_ov5640/coms2_reg_config/_N16403
                                                                                   u_ov5640/coms2_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.230 r       u_ov5640/coms2_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.230         u_ov5640/coms2_reg_config/_N16404
                                                                                   u_ov5640/coms2_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.260 r       u_ov5640/coms2_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.260         u_ov5640/coms2_reg_config/_N16405
                                                                                   u_ov5640/coms2_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.290 r       u_ov5640/coms2_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.290         u_ov5640/coms2_reg_config/_N16406
                                                                                   u_ov5640/coms2_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.526 r       u_ov5640/coms2_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.526         u_ov5640/coms2_reg_config/N1114 [10]
                                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   6.526         Logic Levels: 5  
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 clk                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.000      40.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      42.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713      43.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.113                          
 clock uncertainty                                      -0.150      42.963                          

 Setup time                                              0.034      42.997                          

 Data required time                                                 42.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.997                          
 Data arrival time                                                   6.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.083         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
                                                                                   u_ov5640/coms1_reg_config/N8_mux4_5/I0 (GTP_LUT5)
                                   td                    0.303       4.386 f       u_ov5640/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.850         u_ov5640/coms1_reg_config/_N9664
                                                                                   u_ov5640/coms1_reg_config/N8_mux10/I0 (GTP_LUT5)
                                   td                    0.185       5.035 r       u_ov5640/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       5.817         u_ov5640/coms1_reg_config/N8
                                                                                   u_ov5640/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.050 f       u_ov5640/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.050         u_ov5640/coms1_reg_config/_N16245
                                                                                   u_ov5640/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.080 r       u_ov5640/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.080         u_ov5640/coms1_reg_config/_N16246
                                                                                   u_ov5640/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.110 r       u_ov5640/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.110         u_ov5640/coms1_reg_config/_N16247
                                                                                   u_ov5640/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.140 r       u_ov5640/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.140         u_ov5640/coms1_reg_config/_N16248
                                                                                   u_ov5640/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.170 r       u_ov5640/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.170         u_ov5640/coms1_reg_config/_N16249
                                                                                   u_ov5640/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.200 r       u_ov5640/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.200         u_ov5640/coms1_reg_config/_N16250
                                                                                   u_ov5640/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.230 r       u_ov5640/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.230         u_ov5640/coms1_reg_config/_N16251
                                                                                   u_ov5640/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.260 r       u_ov5640/coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.260         u_ov5640/coms1_reg_config/_N16252
                                                                                   u_ov5640/coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.496 r       u_ov5640/coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.496         u_ov5640/coms1_reg_config/N1114 [9]
                                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   6.496         Logic Levels: 5  
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 clk                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.000      40.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      42.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713      43.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.113                          
 clock uncertainty                                      -0.150      42.963                          

 Setup time                                              0.034      42.997                          

 Data required time                                                 42.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.997                          
 Data arrival time                                                   6.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/D (GTP_DFF_SE)
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.436 f       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.041         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                           f       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/D (GTP_DFF_SE)

 Data arrival time                                                   4.041         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       3.113                          
 clock uncertainty                                       0.000       3.113                          

 Hold time                                               0.047       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
Endpoint    : u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/D (GTP_DFF_SE)
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.436 f       u_ov5640/coms2_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.041         u_ov5640/coms2_reg_config/clk_20k_regdiv
                                                                           f       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/D (GTP_DFF_SE)

 Data arrival time                                                   4.041         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       3.113                          
 clock uncertainty                                       0.000       3.113                          

 Hold time                                               0.047       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv/D (GTP_DFF_RE)
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.436 f       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.041         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/N12/I0 (GTP_LUT1)
                                   td                    0.172       4.213 f       u_ov5640/coms1_reg_config/N12/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       4.213         u_ov5640/coms1_reg_config/N12
                                                                           f       u_ov5640/coms1_reg_config/clk_20k_regdiv/D (GTP_DFF_RE)

 Data arrival time                                                   4.213         Logic Levels: 1  
                                                                                   Logic: 0.495ns(45.000%), Route: 0.605ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.113                          
 clock uncertainty                                       0.000       3.113                          

 Hold time                                               0.047       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   4.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.053                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.839 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.444         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       4.687 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.151         ms72xx_ctl/ms7200_ctl/_N95853
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.336 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.029         ms72xx_ctl/ms7200_ctl/_N95857
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.214 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.024         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       7.209 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.850         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.035 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.640         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.172       8.812 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.365         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.365         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 clk                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.000     100.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114     103.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.510                          
 clock uncertainty                                      -0.150     103.360                          

 Setup time                                             -0.542     102.818                          

 Data required time                                                102.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.818                          
 Data arrival time                                                   9.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.839 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.444         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       4.687 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.151         ms72xx_ctl/ms7200_ctl/_N95853
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.336 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.029         ms72xx_ctl/ms7200_ctl/_N95857
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.214 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.024         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       7.209 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.850         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.035 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.640         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.172       8.812 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.365         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.365         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 clk                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.000     100.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114     103.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.510                          
 clock uncertainty                                      -0.150     103.360                          

 Setup time                                             -0.542     102.818                          

 Data required time                                                102.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.818                          
 Data arrival time                                                   9.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.839 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.444         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       4.687 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.151         ms72xx_ctl/ms7200_ctl/_N95853
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.336 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.029         ms72xx_ctl/ms7200_ctl/_N95857
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.214 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.024         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       7.209 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.850         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.035 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.640         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.185       8.825 r       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.378         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       9.636 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.636         ms72xx_ctl/ms7200_ctl/_N103492
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.636         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.648%), Route: 4.371ns(71.352%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 clk                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.000     100.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114     103.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.510                          
 clock uncertainty                                      -0.150     103.360                          

 Setup time                                              0.034     103.394                          

 Data required time                                                103.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.394                          
 Data arrival time                                                   9.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.758                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.833 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.297         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.297         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.510                          
 clock uncertainty                                       0.000       3.510                          

 Hold time                                               0.047       3.557                          

 Data required time                                                  3.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.557                          
 Data arrival time                                                   4.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       3.833 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.297         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.297         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.510                          
 clock uncertainty                                       0.000       3.510                          

 Hold time                                               0.047       3.557                          

 Data required time                                                  3.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.557                          
 Data arrival time                                                   4.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       3.833 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.297         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.297         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.510                          
 clock uncertainty                                       0.000       3.510                          

 Hold time                                               0.047       3.557                          

 Data required time                                                  3.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.557                          
 Data arrival time                                                   4.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/CLK (GTP_DFF_P)
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[0]/D (GTP_DFF_SE)
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.073
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       sync_vg_100m/CLK (GTP_DFF_P)

                                   tco                   0.329       8.402 r       sync_vg_100m/Q (GTP_DFF_P)
                                   net (fanout=2548)     2.954      11.356         sync_vg_100m     
                                                                                   udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/I0 (GTP_LUT5)
                                   td                    0.185      11.541 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      12.094         udp_osd_inst/char_osd_inst/row_pixels_ready
                                                                                   udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/I1 (GTP_LUT3)
                                   td                    0.185      12.279 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/Z (GTP_LUT3)
                                   net (fanout=10)       0.693      12.972         udp_osd_inst/char_osd_inst/char_next
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97/I0 (GTP_LUT2)
                                   td                    0.185      13.157 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97/Z (GTP_LUT2)
                                   net (fanout=9)        0.745      13.902         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839/I1 (GTP_LUT2)
                                   td                    0.185      14.087 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839/Z (GTP_LUT2)
                                   net (fanout=3)        0.605      14.692         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_15_3/I2 (GTP_LUT3)
                                   td                    0.185      14.877 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_15_3/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      15.648         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N18404
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_11_inv[0]/I0 (GTP_LUT5)
                                   td                    0.217      15.865 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_11_inv[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.865         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847 [0]
                                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[0]/D (GTP_DFF_SE)

 Data arrival time                                                  15.865         Logic Levels: 6  
                                                                                   Logic: 1.471ns(18.878%), Route: 6.321ns(81.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 clk                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.000      13.473         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.684 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.775         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.869 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      18.999         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      19.088 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458      21.546         nt_pix_clk       
                                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      21.546                          
 clock uncertainty                                      -0.150      21.396                          

 Setup time                                              0.034      21.430                          

 Data required time                                                 21.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.430                          
 Data arrival time                                                  15.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.565                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/CLK (GTP_DFF_P)
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[1]/D (GTP_DFF_SE)
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.073
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       sync_vg_100m/CLK (GTP_DFF_P)

                                   tco                   0.329       8.402 r       sync_vg_100m/Q (GTP_DFF_P)
                                   net (fanout=2548)     2.954      11.356         sync_vg_100m     
                                                                                   udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/I0 (GTP_LUT5)
                                   td                    0.185      11.541 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      12.094         udp_osd_inst/char_osd_inst/row_pixels_ready
                                                                                   udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/I1 (GTP_LUT3)
                                   td                    0.185      12.279 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/Z (GTP_LUT3)
                                   net (fanout=10)       0.693      12.972         udp_osd_inst/char_osd_inst/char_next
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97/I0 (GTP_LUT2)
                                   td                    0.185      13.157 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97/Z (GTP_LUT2)
                                   net (fanout=9)        0.745      13.902         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839/I1 (GTP_LUT2)
                                   td                    0.185      14.087 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839/Z (GTP_LUT2)
                                   net (fanout=3)        0.605      14.692         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_15_3/I2 (GTP_LUT3)
                                   td                    0.185      14.877 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_15_3/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      15.648         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N18404
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_11_inv[1]/I0 (GTP_LUT5)
                                   td                    0.217      15.865 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_11_inv[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.865         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847 [1]
                                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[1]/D (GTP_DFF_SE)

 Data arrival time                                                  15.865         Logic Levels: 6  
                                                                                   Logic: 1.471ns(18.878%), Route: 6.321ns(81.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 clk                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.000      13.473         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.684 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.775         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.869 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      18.999         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      19.088 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458      21.546         nt_pix_clk       
                                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[1]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      21.546                          
 clock uncertainty                                      -0.150      21.396                          

 Setup time                                              0.034      21.430                          

 Data required time                                                 21.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.430                          
 Data arrival time                                                  15.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.565                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/CLK (GTP_DFF_P)
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[2]/D (GTP_DFF_SE)
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.073
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       sync_vg_100m/CLK (GTP_DFF_P)

                                   tco                   0.329       8.402 r       sync_vg_100m/Q (GTP_DFF_P)
                                   net (fanout=2548)     2.954      11.356         sync_vg_100m     
                                                                                   udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/I0 (GTP_LUT5)
                                   td                    0.185      11.541 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      12.094         udp_osd_inst/char_osd_inst/row_pixels_ready
                                                                                   udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/I1 (GTP_LUT3)
                                   td                    0.185      12.279 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/Z (GTP_LUT3)
                                   net (fanout=10)       0.693      12.972         udp_osd_inst/char_osd_inst/char_next
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97/I0 (GTP_LUT2)
                                   td                    0.185      13.157 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97/Z (GTP_LUT2)
                                   net (fanout=9)        0.745      13.902         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N97
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839/I1 (GTP_LUT2)
                                   td                    0.185      14.087 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839/Z (GTP_LUT2)
                                   net (fanout=3)        0.605      14.692         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N839
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_15_3/I2 (GTP_LUT3)
                                   td                    0.185      14.877 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_15_3/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      15.648         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N18404
                                                                                   udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_11_inv[2]/I0 (GTP_LUT5)
                                   td                    0.217      15.865 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847_11_inv[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.865         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N847 [2]
                                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[2]/D (GTP_DFF_SE)

 Data arrival time                                                  15.865         Logic Levels: 6  
                                                                                   Logic: 1.471ns(18.878%), Route: 6.321ns(81.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 clk                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.000      13.473         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.684 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.775         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.869 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      18.999         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      19.088 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458      21.546         nt_pix_clk       
                                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/ram_addr[2]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      21.546                          
 clock uncertainty                                      -0.150      21.396                          

 Setup time                                              0.034      21.430                          

 Data required time                                                 21.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.430                          
 Data arrival time                                                  15.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.565                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_buf_writer_inst/ram_din[0]/CLK (GTP_DFF_RE)
Endpoint    : udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       udp_osd_inst/char_buf_writer_inst/ram_din[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       8.396 f       udp_osd_inst/char_buf_writer_inst/ram_din[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       9.374         udp_osd_inst/ram_din [0]
                                                                           f       udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   9.374         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.972       8.587         nt_pix_clk       
                                                                           r       udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.000       8.587                          

 Hold time                                               0.137       8.724                          

 Data required time                                                  8.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.724                          
 Data arrival time                                                   9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_buf_writer_inst/ram_din[1]/CLK (GTP_DFF_RE)
Endpoint    : udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       udp_osd_inst/char_buf_writer_inst/ram_din[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       8.396 f       udp_osd_inst/char_buf_writer_inst/ram_din[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       9.374         udp_osd_inst/ram_din [1]
                                                                           f       udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   9.374         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.972       8.587         nt_pix_clk       
                                                                           r       udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.000       8.587                          

 Hold time                                               0.137       8.724                          

 Data required time                                                  8.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.724                          
 Data arrival time                                                   9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_buf_writer_inst/ram_din[2]/CLK (GTP_DFF_RE)
Endpoint    : udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       udp_osd_inst/char_buf_writer_inst/ram_din[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       8.396 f       udp_osd_inst/char_buf_writer_inst/ram_din[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       9.374         udp_osd_inst/ram_din [2]
                                                                           f       udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   9.374         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.972       8.587         nt_pix_clk       
                                                                           r       udp_osd_inst/char_ram/U_ipml_sdpram_async_ram2048x8_2clk/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.000       8.587                          

 Hold time                                               0.137       8.724                          

 Data required time                                                  8.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.724                          
 Data arrival time                                                   9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/CLKB (GTP_DRM18K)
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/D (GTP_DFF_S)
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.243
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/reg_data/CLKB (GTP_DRM18K)

                                   tco                   2.024       8.267 f       u_ov5640/coms1_reg_config/reg_data/DOB[7] (GTP_DRM18K)
                                   net (fanout=1)        0.903       9.170         u_ov5640/coms1_reg_config/i2c_data [23]
                                                                                   u_ov5640/coms1_reg_config/u1/N267_29/I1 (GTP_LUT5M)
                                   td                    0.365       9.535 f       u_ov5640/coms1_reg_config/u1/N267_29/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.999         u_ov5640/coms1_reg_config/u1/_N25461
                                                                                   u_ov5640/coms1_reg_config/u1/N267_35/I0 (GTP_LUT5)
                                   td                    0.185      10.184 r       u_ov5640/coms1_reg_config/u1/N267_35/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.648         u_ov5640/coms1_reg_config/u1/_N25467
                                                                                   u_ov5640/coms1_reg_config/u1/N267_36/ID (GTP_LUT5M)
                                   td                    0.265      10.913 f       u_ov5640/coms1_reg_config/u1/N267_36/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.377         u_ov5640/coms1_reg_config/u1/_N25468
                                                                                   u_ov5640/coms1_reg_config/u1/reg_sdat_ce_mux/ID (GTP_LUT5M)
                                   td                    0.265      11.642 f       u_ov5640/coms1_reg_config/u1/reg_sdat_ce_mux/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.642         u_ov5640/coms1_reg_config/u1/_N103476
                                                                           f       u_ov5640/coms1_reg_config/u1/reg_sdat/D (GTP_DFF_S)

 Data arrival time                                                  11.642         Logic Levels: 4  
                                                                                   Logic: 3.104ns(57.492%), Route: 2.295ns(42.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 clk                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.000   50000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   50001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091   50002.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   50002.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713   50003.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329   50003.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605   50004.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   50004.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196   50006.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/u1/reg_sdat/CLK (GTP_DFF_S)
 clock pessimism                                         0.000   50006.243                          
 clock uncertainty                                      -0.050   50006.193                          

 Setup time                                              0.034   50006.227                          

 Data required time                                              50006.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.227                          
 Data arrival time                                                  11.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49994.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/CLKB (GTP_DRM18K)
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/D (GTP_DFF_S)
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.243
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms2_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms2_reg_config/clock_20k
                                                                           r       u_ov5640/coms2_reg_config/reg_data/CLKB (GTP_DRM18K)

                                   tco                   2.024       8.267 f       u_ov5640/coms2_reg_config/reg_data/DOB[4] (GTP_DRM18K)
                                   net (fanout=1)        0.903       9.170         u_ov5640/coms2_reg_config/i2c_data [20]
                                                                                   u_ov5640/coms2_reg_config/u1/N267_29/I1 (GTP_LUT5M)
                                   td                    0.365       9.535 f       u_ov5640/coms2_reg_config/u1/N267_29/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.999         u_ov5640/coms2_reg_config/u1/_N25904
                                                                                   u_ov5640/coms2_reg_config/u1/N267_35/I0 (GTP_LUT5)
                                   td                    0.185      10.184 r       u_ov5640/coms2_reg_config/u1/N267_35/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.648         u_ov5640/coms2_reg_config/u1/_N25910
                                                                                   u_ov5640/coms2_reg_config/u1/N267_36/ID (GTP_LUT5M)
                                   td                    0.265      10.913 f       u_ov5640/coms2_reg_config/u1/N267_36/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.377         u_ov5640/coms2_reg_config/u1/_N25911
                                                                                   u_ov5640/coms2_reg_config/u1/reg_sdat_ce_mux/ID (GTP_LUT5M)
                                   td                    0.265      11.642 f       u_ov5640/coms2_reg_config/u1/reg_sdat_ce_mux/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.642         u_ov5640/coms2_reg_config/u1/_N103481
                                                                           f       u_ov5640/coms2_reg_config/u1/reg_sdat/D (GTP_DFF_S)

 Data arrival time                                                  11.642         Logic Levels: 4  
                                                                                   Logic: 3.104ns(57.492%), Route: 2.295ns(42.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 clk                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.000   50000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   50001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091   50002.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   50002.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713   50003.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329   50003.442 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605   50004.047         u_ov5640/coms2_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   50004.047 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196   50006.243         u_ov5640/coms2_reg_config/clock_20k
                                                                           r       u_ov5640/coms2_reg_config/u1/reg_sdat/CLK (GTP_DFF_S)
 clock pessimism                                         0.000   50006.243                          
 clock uncertainty                                      -0.050   50006.193                          

 Setup time                                              0.034   50006.227                          

 Data required time                                              50006.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.227                          
 Data arrival time                                                  11.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49994.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/CLK (GTP_DFF_RE)
Endpoint    : u_ov5640/coms1_reg_config/reg_data/CEA (GTP_DRM18K)
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.243
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       6.572 r       u_ov5640/coms1_reg_config/reg_index[0]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.693       7.265         u_ov5640/coms1_reg_config/reg_index [0]
                                                                                   u_ov5640/coms1_reg_config/N26_mux2/I0 (GTP_LUT3)
                                   td                    0.237       7.502 f       u_ov5640/coms1_reg_config/N26_mux2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.966         u_ov5640/coms1_reg_config/_N9682
                                                                                   u_ov5640/coms1_reg_config/N26_mux6_3/I0 (GTP_LUT5)
                                   td                    0.185       8.151 r       u_ov5640/coms1_reg_config/N26_mux6_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.704         u_ov5640/coms1_reg_config/_N9690
                                                                                   u_ov5640/coms1_reg_config/N1134_1/I0 (GTP_LUT4)
                                   td                    0.185       8.889 r       u_ov5640/coms1_reg_config/N1134_1/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       9.530         u_ov5640/coms1_reg_config/_N96528
                                                                                   u_ov5640/coms1_reg_config/N1193_3/I1 (GTP_LUT3)
                                   td                    0.185       9.715 r       u_ov5640/coms1_reg_config/N1193_3/Z (GTP_LUT3)
                                   net (fanout=2)        1.067      10.782         u_ov5640/coms1_reg_config/N1193
                                                                           r       u_ov5640/coms1_reg_config/reg_data/CEA (GTP_DRM18K)

 Data arrival time                                                  10.782         Logic Levels: 4  
                                                                                   Logic: 1.121ns(24.697%), Route: 3.418ns(75.303%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 clk                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.000   50000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   50001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091   50002.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   50002.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713   50003.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329   50003.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605   50004.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   50004.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196   50006.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/reg_data/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   50006.243                          
 clock uncertainty                                      -0.050   50006.193                          

 Setup time                                             -0.085   50006.108                          

 Data required time                                              50006.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.108                          
 Data arrival time                                                  10.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49995.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : u_ov5640/coms1_reg_config/config_step_reg[0]/D (GTP_DFF_SE)
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.243
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.566 f       u_ov5640/coms1_reg_config/config_step_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       7.119         u_ov5640/coms1_reg_config/config_step_reg [2]
                                                                           f       u_ov5640/coms1_reg_config/config_step_reg[0]/D (GTP_DFF_SE)

 Data arrival time                                                   7.119         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       6.243                          
 clock uncertainty                                       0.000       6.243                          

 Hold time                                               0.047       6.290                          

 Data required time                                                  6.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.290                          
 Data arrival time                                                   7.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : u_ov5640/coms2_reg_config/config_step_reg[0]/D (GTP_DFF_SE)
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.243
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms2_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms2_reg_config/clock_20k
                                                                           r       u_ov5640/coms2_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.566 f       u_ov5640/coms2_reg_config/config_step_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       7.119         u_ov5640/coms2_reg_config/config_step_reg [2]
                                                                           f       u_ov5640/coms2_reg_config/config_step_reg[0]/D (GTP_DFF_SE)

 Data arrival time                                                   7.119         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms2_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms2_reg_config/clock_20k
                                                                           r       u_ov5640/coms2_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       6.243                          
 clock uncertainty                                       0.000       6.243                          

 Hold time                                               0.047       6.290                          

 Data required time                                                  6.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.290                          
 Data arrival time                                                   7.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)
Endpoint    : u_ov5640/coms1_reg_config/config_step_reg[1]/D (GTP_DFF_RE)
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.243
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)

                                   tco                   0.323       6.566 f       u_ov5640/coms1_reg_config/config_step_reg[0]/Q (GTP_DFF_SE)
                                   net (fanout=3)        0.605       7.171         u_ov5640/coms1_reg_config/config_step_reg [0]
                                                                           f       u_ov5640/coms1_reg_config/config_step_reg[1]/D (GTP_DFF_RE)

 Data arrival time                                                   7.171         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_sys_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=26)       0.713       3.113         clk_25m          
                                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK (GTP_DFF_RE)
                                   tco                   0.329       3.442 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.047         u_ov5640/coms1_reg_config/clk_20k_regdiv
                                                                                   u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.047 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=25)       2.196       6.243         u_ov5640/coms1_reg_config/clock_20k
                                                                           r       u_ov5640/coms1_reg_config/config_step_reg[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.243                          
 clock uncertainty                                       0.000       6.243                          

 Hold time                                               0.047       6.290                          

 Data required time                                                  6.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.290                          
 Data arrival time                                                   7.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=50)       1.028      10.416         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_7[0]/I2 (GTP_LUT5M)
                                   td                    0.300      10.716 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_7[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.716         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N25007
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.716 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641      11.357         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/I0 (GTP_LUT2)
                                   td                    0.185      11.542 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/Z (GTP_LUT2)
                                   net (fanout=8)        0.730      12.272         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.505 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.505         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.535 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.535         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.771 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      13.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_54/I2 (GTP_LUT5)
                                   td                    0.185      13.509 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_54/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      14.254         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25124
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/I0 (GTP_LUT3)
                                   td                    0.185      14.439 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.044         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N103199_2
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I3 (GTP_LUT5M)
                                   td                    0.300      15.344 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      15.897         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N15659
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I0 (GTP_LUT5)
                                   td                    0.185      16.082 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      16.546         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17326
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I0 (GTP_LUT2)
                                   td                    0.185      16.731 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      16.731         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  16.731         Logic Levels: 9  
                                                                                   Logic: 2.353ns(30.670%), Route: 5.319ns(69.330%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 clk                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.000      10.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976      14.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      15.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146      19.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.059                          
 clock uncertainty                                      -0.150      18.909                          

 Setup time                                              0.034      18.943                          

 Data required time                                                 18.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.943                          
 Data arrival time                                                  16.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=575)      2.721      12.109         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   u_axi_ddr_top/u_axi_rd_connect/N1_2/I1 (GTP_LUT3)
                                   td                    0.185      12.294 r       u_axi_ddr_top/u_axi_rd_connect/N1_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      12.899         u_axi_ddr_top/u_axi_rd_connect/wr_en
                                                                                   u_axi_ddr_top/u_axi_rd_connect/N7_4/I0 (GTP_LUT4)
                                   td                    0.185      13.084 r       u_axi_ddr_top/u_axi_rd_connect/N7_4/Z (GTP_LUT4)
                                   net (fanout=3)        0.605      13.689         u_axi_ddr_top/u_axi_rd_connect/wr_rid_en
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.890 f       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.890         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15823
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.920 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.920         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15824
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.950 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.950         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15825
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.980 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.980         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15826
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.010 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.010         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15827
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.040 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.040         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15828
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.070 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.070         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15829
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.100 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.100         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15830
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.130 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.130         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/_N15831
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.366 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      14.919         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      15.104 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      15.568         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/rwptr [9]
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N24.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.801 f       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N24.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      16.354         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N21
                                                                                   u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N22/I4 (GTP_LUT5)
                                   td                    0.185      16.539 r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N22/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      16.539         u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/N22
                                                                           r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  16.539         Logic Levels: 8  
                                                                                   Logic: 1.979ns(26.457%), Route: 5.501ns(73.543%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 clk                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.000      10.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976      14.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      15.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146      19.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/u_axi_rd_connect/u_axi_rid_fifo/U_ipml_fifo_axi_rid_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.059                          
 clock uncertainty                                      -0.150      18.909                          

 Setup time                                              0.034      18.943                          

 Data required time                                                 18.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.943                          
 Data arrival time                                                  16.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/CLK (GTP_DFF_CE)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670      10.058         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/I0 (GTP_LUT4)
                                   td                    0.290      10.348 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.901         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      11.264 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.264         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.500 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.964         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/I2 (GTP_LUT3)
                                   td                    0.185      12.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      12.790         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.023 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.023         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14575
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.053 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.053         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.289 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.930         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/I4 (GTP_LUT5)
                                   td                    0.277      14.207 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/Z (GTP_LUT5)
                                   net (fanout=56)       1.058      15.265         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24127
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/I2 (GTP_LUT3)
                                   td                    0.185      15.450 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      15.914         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24197
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/I1 (GTP_LUT5M)
                                   td                    0.430      16.344 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      16.344         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)

 Data arrival time                                                  16.344         Logic Levels: 7  
                                                                                   Logic: 2.794ns(38.353%), Route: 4.491ns(61.647%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 clk                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.000      10.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976      14.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      15.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146      19.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.059                          
 clock uncertainty                                      -0.150      18.909                          

 Setup time                                              0.034      18.943                          

 Data required time                                                 18.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.943                          
 Data arrival time                                                  16.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       9.382 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       9.846         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/rid [0]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/DI (GTP_RAM32X1DP)

 Data arrival time                                                   9.846         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       9.059                          
 clock uncertainty                                       0.000       9.059                          

 Hold time                                               0.334       9.393                          

 Data required time                                                  9.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.393                          
 Data arrival time                                                   9.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[1]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       9.382 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       9.846         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/rid [1]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/DI (GTP_RAM32X1DP)

 Data arrival time                                                   9.846         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       9.059                          
 clock uncertainty                                       0.000       9.059                          

 Hold time                                               0.334       9.393                          

 Data required time                                                  9.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.393                          
 Data arrival time                                                   9.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[2]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       9.382 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       9.846         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/rid [2]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/DI (GTP_RAM32X1DP)

 Data arrival time                                                   9.846         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       9.059                          
 clock uncertainty                                       0.000       9.059                          

 Hold time                                               0.334       9.393                          

 Data required time                                                  9.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.393                          
 Data arrival time                                                   9.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.990
  Launch Clock Delay      :  6.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.454 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.184         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.184         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 clk                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.000       2.500         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       6.867         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       7.714         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.808 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.413         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       9.490         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.490                          
 clock uncertainty                                      -0.150       9.340                          

 Setup time                                             -0.068       9.272                          

 Data required time                                                  9.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.272                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.990
  Launch Clock Delay      :  6.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.454 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.184         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.184         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 clk                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.000       2.500         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       6.867         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       7.714         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.808 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.413         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       9.490         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.490                          
 clock uncertainty                                      -0.150       9.340                          

 Setup time                                             -0.068       9.272                          

 Data required time                                                  9.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.272                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.990
  Launch Clock Delay      :  6.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.454 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.184         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.184         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 clk                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.000       2.500         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       6.867         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       7.714         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.808 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.413         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       9.490         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.490                          
 clock uncertainty                                      -0.150       9.340                          

 Setup time                                             -0.068       9.272                          

 Data required time                                                  9.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.272                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.990
  Launch Clock Delay      :  6.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.454 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.184         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.184         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.990                          
 clock uncertainty                                       0.000       6.990                          

 Hold time                                               0.001       6.991                          

 Data required time                                                  6.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.991                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.990
  Launch Clock Delay      :  6.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.454 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.184         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.184         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.990                          
 clock uncertainty                                       0.000       6.990                          

 Hold time                                               0.001       6.991                          

 Data required time                                                  6.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.991                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.990
  Launch Clock Delay      :  6.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.454 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.184         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.184         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.990         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.990                          
 clock uncertainty                                       0.000       6.990                          

 Hold time                                               0.001       6.991                          

 Data required time                                                  6.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.991                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  7.137
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.331         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 clk                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.000       2.500         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       6.867         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       7.714         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.808 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.413         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       9.637         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.637                          
 clock uncertainty                                      -0.150       9.487                          

 Setup time                                             -0.068       9.419                          

 Data required time                                                  9.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.419                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  7.137
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.331         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 clk                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.000       2.500         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       6.867         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       7.714         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.808 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.413         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       9.637         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.637                          
 clock uncertainty                                      -0.150       9.487                          

 Setup time                                             -0.068       9.419                          

 Data required time                                                  9.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.419                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  7.137
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.331         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 clk                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.000       2.500         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       6.867         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       7.714         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.808 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.413         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       9.637         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.637                          
 clock uncertainty                                      -0.150       9.487                          

 Setup time                                             -0.068       9.419                          

 Data required time                                                  9.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.419                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  7.137
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.331         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.137                          
 clock uncertainty                                       0.000       7.137                          

 Hold time                                               0.001       7.138                          

 Data required time                                                  7.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.138                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  7.137
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.331         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.137                          
 clock uncertainty                                       0.000       7.137                          

 Hold time                                               0.001       7.138                          

 Data required time                                                  7.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.138                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  7.137
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       8.331         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.219 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.137         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.137                          
 clock uncertainty                                       0.000       7.137                          

 Hold time                                               0.001       7.138                          

 Data required time                                                  7.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.138                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/CLK (GTP_DFF_P)
Endpoint    : image_filiter_inst/multiline_buffer_inst/rst_s1/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       u_clk50m_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.849 f       u_clk50m_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=1674)     2.408       8.257         rd3_rst          
                                                                           f       image_filiter_inst/multiline_buffer_inst/rst_s1/P (GTP_DFF_P)

 Data arrival time                                                   8.257         Logic Levels: 0  
                                                                                   Logic: 0.323ns(11.827%), Route: 2.408ns(88.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      25.526         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/rst_s1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.526                          
 clock uncertainty                                      -0.150      25.376                          

 Recovery time                                          -0.542      24.834                          

 Data required time                                                 24.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.834                          
 Data arrival time                                                   8.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/CLK (GTP_DFF_P)
Endpoint    : image_filiter_inst/multiline_buffer_inst/srst/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       u_clk50m_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.849 f       u_clk50m_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=1674)     2.408       8.257         rd3_rst          
                                                                           f       image_filiter_inst/multiline_buffer_inst/srst/P (GTP_DFF_P)

 Data arrival time                                                   8.257         Logic Levels: 0  
                                                                                   Logic: 0.323ns(11.827%), Route: 2.408ns(88.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      25.526         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.526                          
 clock uncertainty                                      -0.150      25.376                          

 Recovery time                                          -0.542      24.834                          

 Data required time                                                 24.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.834                          
 Data arrival time                                                   8.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/CLK (GTP_DFF_P)
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.526
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       u_clk50m_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.849 f       u_clk50m_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=1674)     2.408       8.257         rd3_rst          
                                                                           f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   8.257         Logic Levels: 0  
                                                                                   Logic: 0.323ns(11.827%), Route: 2.408ns(88.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      25.526         rd3_clk          
                                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.526                          
 clock uncertainty                                      -0.150      25.376                          

 Recovery time                                          -0.542      24.834                          

 Data required time                                                 24.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.834                          
 Data arrival time                                                   8.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.577                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.849 f       image_filiter_inst/multiline_buffer_inst/srst/Q (GTP_DFF_P)
                                   net (fanout=120)      1.502       7.351         image_filiter_inst/multiline_buffer_inst/srst
                                                                           f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.351         Logic Levels: 0  
                                                                                   Logic: 0.323ns(17.699%), Route: 1.502ns(82.301%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.040                          
 clock uncertainty                                       0.000       6.040                          

 Removal time                                           -0.026       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                   7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.337                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.849 f       image_filiter_inst/multiline_buffer_inst/srst/Q (GTP_DFF_P)
                                   net (fanout=120)      1.502       7.351         image_filiter_inst/multiline_buffer_inst/srst
                                                                           f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.351         Logic Levels: 0  
                                                                                   Logic: 0.323ns(17.699%), Route: 1.502ns(82.301%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.040                          
 clock uncertainty                                       0.000       6.040                          

 Removal time                                           -0.026       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                   7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.337                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/srst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.849 f       image_filiter_inst/multiline_buffer_inst/srst/Q (GTP_DFF_P)
                                   net (fanout=120)      1.502       7.351         image_filiter_inst/multiline_buffer_inst/srst
                                                                           f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.351         Logic Levels: 0  
                                                                                   Logic: 0.323ns(17.699%), Route: 1.502ns(82.301%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.644       6.040         rd3_clk          
                                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.040                          
 clock uncertainty                                       0.000       6.040                          

 Removal time                                           -0.026       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                   7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  6.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.892 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.892         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.892 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1809)     2.415       9.307         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.307         Logic Levels: 1  
                                                                                   Logic: 0.329ns(11.990%), Route: 2.415ns(88.010%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       7.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       7.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       9.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       9.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      11.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.563                          
 clock uncertainty                                      -0.150      11.413                          

 Recovery time                                          -0.542      10.871                          

 Data required time                                                 10.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.871                          
 Data arrival time                                                   9.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  6.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.892 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.892         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.892 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1809)     2.415       9.307         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.307         Logic Levels: 1  
                                                                                   Logic: 0.329ns(11.990%), Route: 2.415ns(88.010%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       7.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       7.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       9.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       9.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      11.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.563                          
 clock uncertainty                                      -0.150      11.413                          

 Recovery time                                          -0.542      10.871                          

 Data required time                                                 10.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.871                          
 Data arrival time                                                   9.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  6.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.892 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.892         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.892 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1809)     2.415       9.307         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   9.307         Logic Levels: 1  
                                                                                   Logic: 0.329ns(11.990%), Route: 2.415ns(88.010%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       7.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       7.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       9.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       9.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      11.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.563                          
 clock uncertainty                                      -0.150      11.413                          

 Recovery time                                          -0.542      10.871                          

 Data required time                                                 10.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.871                          
 Data arrival time                                                   9.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/CLK (GTP_DFF_P)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_ddr_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       4.690 f       u_ddr_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       5.154         ddr_rst          
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.154         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.563                          
 clock uncertainty                                       0.000       6.563                          

 Removal time                                           -0.251       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                   5.154                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/CLK (GTP_DFF_P)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/C (GTP_DFF_C)
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                           r       u_ddr_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       4.690 f       u_ddr_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       5.154         ddr_rst          
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.154         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.563                          
 clock uncertainty                                       0.000       6.563                          

 Removal time                                           -0.251       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                   5.154                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  6.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       6.892 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.892         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       6.892 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       7.585         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.585         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       6.563         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.563                          
 clock uncertainty                                       0.000       6.563                          

 Removal time                                           -0.251       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                   7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/CLK (GTP_DFF_C)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       rstn_out1/CLK (GTP_DFF_C)

                                   tco                   0.329       3.839 r       rstn_out1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       3.839         nt_eth_rstn      
                                                                                   ms72xx_ctl/N0/I (GTP_INV)
                                   td                    0.000       3.839 f       ms72xx_ctl/N0/Z (GTP_INV)
                                   net (fanout=1)        0.605       4.444         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   4.444         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 clk                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.000     100.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114     103.510         clk_10m          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.510                          
 clock uncertainty                                      -0.150     103.360                          

 Recovery time                                          -0.542     102.818                          

 Data required time                                                102.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.818                          
 Data arrival time                                                   4.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.374                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/CLK (GTP_DFF_C)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       rstn_out1/CLK (GTP_DFF_C)

                                   tco                   0.329       3.839 r       rstn_out1/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       3.839         nt_eth_rstn      
                                                                                   ms72xx_ctl/N0/I (GTP_INV)
                                   td                    0.000       3.839 f       ms72xx_ctl/N0/Z (GTP_INV)
                                   net (fanout=1)        0.605       4.444         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   4.444         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=256)      1.114       3.510         clk_10m          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.510                          
 clock uncertainty                                       0.000       3.510                          

 Removal time                                           -0.251       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   4.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/CLK (GTP_DFF_P)
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[5]/C (GTP_DFF_C)
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.073
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       sync_vg_100m/CLK (GTP_DFF_P)

                                   tco                   0.323       8.396 f       sync_vg_100m/Q (GTP_DFF_P)
                                   net (fanout=2548)     2.954      11.350         sync_vg_100m     
                                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[5]/C (GTP_DFF_C)

 Data arrival time                                                  11.350         Logic Levels: 0  
                                                                                   Logic: 0.323ns(9.857%), Route: 2.954ns(90.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 clk                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.000      13.473         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.684 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.775         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.869 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      18.999         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      19.088 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458      21.546         nt_pix_clk       
                                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      21.546                          
 clock uncertainty                                      -0.150      21.396                          

 Recovery time                                          -0.542      20.854                          

 Data required time                                                 20.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.854                          
 Data arrival time                                                  11.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.504                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/CLK (GTP_DFF_P)
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[6]/C (GTP_DFF_C)
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.073
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       sync_vg_100m/CLK (GTP_DFF_P)

                                   tco                   0.323       8.396 f       sync_vg_100m/Q (GTP_DFF_P)
                                   net (fanout=2548)     2.954      11.350         sync_vg_100m     
                                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[6]/C (GTP_DFF_C)

 Data arrival time                                                  11.350         Logic Levels: 0  
                                                                                   Logic: 0.323ns(9.857%), Route: 2.954ns(90.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 clk                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.000      13.473         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.684 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.775         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.869 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      18.999         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      19.088 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458      21.546         nt_pix_clk       
                                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      21.546                          
 clock uncertainty                                      -0.150      21.396                          

 Recovery time                                          -0.542      20.854                          

 Data required time                                                 20.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.854                          
 Data arrival time                                                  11.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.504                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/CLK (GTP_DFF_P)
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[7]/C (GTP_DFF_C)
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.073
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       sync_vg_100m/CLK (GTP_DFF_P)

                                   tco                   0.323       8.396 f       sync_vg_100m/Q (GTP_DFF_P)
                                   net (fanout=2548)     2.954      11.350         sync_vg_100m     
                                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[7]/C (GTP_DFF_C)

 Data arrival time                                                  11.350         Logic Levels: 0  
                                                                                   Logic: 0.323ns(9.857%), Route: 2.954ns(90.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 clk                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.000      13.473         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.684 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.775         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.869 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130      18.999         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      19.088 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458      21.546         nt_pix_clk       
                                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[1].u_divider_step/dividend_kp[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      21.546                          
 clock uncertainty                                      -0.150      21.396                          

 Recovery time                                          -0.542      20.854                          

 Data required time                                                 20.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.854                          
 Data arrival time                                                  11.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/CLK (GTP_DFF_P)
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       u_hdmi_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       8.396 f       u_hdmi_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=219)      1.773      10.169         rd2_rst          
                                                                           f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.169         Logic Levels: 0  
                                                                                   Logic: 0.323ns(15.410%), Route: 1.773ns(84.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.972       8.587         nt_pix_clk       
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.000       8.587                          

 Removal time                                           -0.026       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                  10.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/CLK (GTP_DFF_P)
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       u_hdmi_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       8.396 f       u_hdmi_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=219)      1.773      10.169         rd2_rst          
                                                                           f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.169         Logic Levels: 0  
                                                                                   Logic: 0.323ns(15.410%), Route: 1.773ns(84.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.972       8.587         nt_pix_clk       
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.000       8.587                          

 Removal time                                           -0.026       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                  10.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/CLK (GTP_DFF_P)
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.587
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       u_hdmi_rst/rst/CLK (GTP_DFF_P)

                                   tco                   0.323       8.396 f       u_hdmi_rst/rst/Q (GTP_DFF_P)
                                   net (fanout=219)      1.773      10.169         rd2_rst          
                                                                           f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.169         Logic Levels: 0  
                                                                                   Logic: 0.323ns(15.410%), Route: 1.773ns(84.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.972       8.587         nt_pix_clk       
                                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.587                          
 clock uncertainty                                       0.000       8.587                          

 Removal time                                           -0.026       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                  10.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       9.388         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       9.388 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2275)     2.706      12.094         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  12.094         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.840%), Route: 2.706ns(89.160%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 clk                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.000      10.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976      14.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      15.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146      19.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.059                          
 clock uncertainty                                      -0.150      18.909                          

 Recovery time                                          -0.542      18.367                          

 Data required time                                                 18.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.367                          
 Data arrival time                                                  12.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       9.388         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       9.388 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2275)     2.706      12.094         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  12.094         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.840%), Route: 2.706ns(89.160%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 clk                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.000      10.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976      14.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      15.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146      19.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.059                          
 clock uncertainty                                      -0.150      18.909                          

 Recovery time                                          -0.542      18.367                          

 Data required time                                                 18.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.367                          
 Data arrival time                                                  12.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       9.388         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       9.388 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2275)     2.706      12.094         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  12.094         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.840%), Route: 2.706ns(89.160%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 clk                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.000      10.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976      14.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      15.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146      19.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.059                          
 clock uncertainty                                      -0.150      18.909                          

 Recovery time                                          -0.542      18.367                          

 Data required time                                                 18.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.367                          
 Data arrival time                                                  12.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       9.382 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758      10.140         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                  10.140         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       9.059                          
 clock uncertainty                                       0.000       9.059                          

 Removal time                                           -0.011       9.048                          

 Data required time                                                  9.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.048                          
 Data arrival time                                                  10.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       9.382 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758      10.140         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                  10.140         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       9.059                          
 clock uncertainty                                       0.000       9.059                          

 Removal time                                           -0.011       9.048                          

 Data required time                                                  9.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.048                          
 Data arrival time                                                  10.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.059
  Launch Clock Delay      :  9.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       9.382 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758      10.140         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                  10.140         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       9.059                          
 clock uncertainty                                       0.000       9.059                          

 Removal time                                           -0.011       9.048                          

 Data required time                                                  9.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.048                          
 Data arrival time                                                  10.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_sys_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=851)      1.976       4.367         zoom_clk         
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.367 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.214         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.308 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.913         u_axi_ddr_top/I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.913 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5817)     3.146       9.059         u_axi_ddr_top/clk
                                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       9.388 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=575)      2.721      12.109         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172      12.281 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      13.372         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      16.175 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      16.175         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  16.175         Logic Levels: 2  
                                                                                   Logic: 3.304ns(46.431%), Route: 3.812ns(53.569%)
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/b[0]/CLK (GTP_DFF)
Endpoint    : b_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/b[0]/CLK (GTP_DFF)

                                   tco                   0.323       8.396 f       adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/b[0]/Q (GTP_DFF)
                                   net (fanout=1)        1.091       9.487         nt_b_out[0]      
                                                                                   b_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      12.290 f       b_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.290         b_out[0]         
 b_out[0]                                                                  f       b_out[0] (port)  

 Data arrival time                                                  12.290         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/b[1]/CLK (GTP_DFF)
Endpoint    : b_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk           
                                                                                   u_sys_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_sys_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2827)     3.130       5.526         rd3_clk          
                                                                                   U_HDMI_PLL/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.615 r       U_HDMI_PLL/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1758)     2.458       8.073         nt_pix_clk       
                                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/b[1]/CLK (GTP_DFF)

                                   tco                   0.323       8.396 f       adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/b[1]/Q (GTP_DFF)
                                   net (fanout=1)        1.091       9.487         nt_b_out[1]      
                                                                                   b_out_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      12.290 f       b_out_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.290         b_out[1]         
 b_out[1]                                                                  f       b_out[1] (port)  

 Data arrival time                                                  12.290         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_sda                                                 0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.000       0.000         nt_iic_sda       
                                                                                   ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N8              
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N9              
                                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : key[2] (port)
Endpoint    : param_manager_inst/key_debounce_key_left/key_ff0/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key[2]                                                  0.000       0.000 r       key[2] (port)    
                                   net (fanout=1)        0.000       0.000         key[2]           
                                                                                   key_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_key[2]        
                                                                           r       param_manager_inst/key_debounce_key_left/key_ff0/D (GTP_DFF_S)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width                           u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 5.052       5.950           0.898           High Pulse Width                          u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 5.330       5.950           0.620           Low Pulse Width                           u_ov5640/cmos1_8_16bit/de_cnt/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width                           u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 5.052       5.950           0.898           High Pulse Width                          u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 5.330       5.950           0.620           Low Pulse Width                           u_ov5640/cmos2_8_16bit/de_cnt/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           High Pulse Width                          u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.435       3.333           0.898           Low Pulse Width                           u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.435       3.333           0.898           Low Pulse Width                           u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/RCLK
 2.483       4.000           1.517           Low Pulse Width                           udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/RCLK
 2.483       4.000           1.517           High Pulse Width                          udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/RCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width                          u_rotate_image/u_rotate_mult0/N2/CLK
 8.862       10.000          1.138           Low Pulse Width                           u_rotate_image/u_rotate_mult0/N2/CLK
 8.862       10.000          1.138           Low Pulse Width                           u_rotate_image/u_rotate_mult1/N2/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.362       2.500           1.138           Low Pulse Width                           u_zoom_image/mult_fra0/N2/CLK
 1.362       2.500           1.138           High Pulse Width                          u_zoom_image/mult_fra0/N2/CLK
 1.362       2.500           1.138           Low Pulse Width                           u_zoom_image/mult_fra0_0/N2/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK
 19.380      20.000          0.620           Low Pulse Width                           u_ov5640/coms1_reg_config/clk_20k_regdiv/CLK
 19.380      20.000          0.620           High Pulse Width                          u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_720p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.598       6.736           1.138           High Pulse Width                          adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/CLK
 5.598       6.736           1.138           High Pulse Width                          adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/CLK
 5.599       6.737           1.138           Low Pulse Width                           adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.102   25000.000       0.898           Low Pulse Width                           u_ov5640/coms1_reg_config/reg_data/CLKA
 24999.102   25000.000       0.898           High Pulse Width                          u_ov5640/coms1_reg_config/reg_data/CLKA
 24999.102   25000.000       0.898           Low Pulse Width                           u_ov5640/coms1_reg_config/reg_data/CLKB
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width                           u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                  
+------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/compile/multimedia_video_processor_comp.adf               
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/sources/constraints/multimedia_video_processor.fdc                
| Output     | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/synthesize/multimedia_video_processor_syn.adf             
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/synthesize/multimedia_video_processor_syn.vm              
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/synthesize/multimedia_video_processor_controlsets.txt     
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/synthesize/snr.db                                         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/synthesize/multimedia_video_processor.snr                 
+------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -frequency {100} -selected_syn_tool_opt 2 
Peak memory: 764 MB
Total CPU time to synthesize completion : 0h:1m:28s
Process Total CPU time to synthesize completion : 0h:1m:39s
Total real time to synthesize completion : 0h:1m:58s
