#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ec752349d0 .scope module, "test_cache_system_4way" "test_cache_system_4way" 2 3;
 .timescale -9 -12;
P_000001ec753a9c30 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000001011>;
P_000001ec753a9c68 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000001ec752c35c0_0 .var "addr", 10 0;
v000001ec752c3660_0 .var "clk", 0 0;
v000001ec752c3a20_0 .var/i "i", 31 0;
v000001ec752c4c40_0 .net "l1_hit", 0 0, v000001ec752c3ca0_0;  1 drivers
v000001ec752c5140_0 .net "l2_hit", 0 0, v000001ec752c38e0_0;  1 drivers
v000001ec752c3ac0_0 .var "read", 0 0;
v000001ec752c5280_0 .net "read_data", 31 0, v000001ec752c3980_0;  1 drivers
v000001ec752c3b60_0 .var "rst", 0 0;
v000001ec752c4100 .array "trace", 9 0, 10 0;
E_000001ec7526ccc0 .event negedge, v000001ec75203120_0;
S_000001ec75230030 .scope module, "dut" "cache_system_4way" 2 14, 3 3 0, S_000001ec752349d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "addr";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_000001ec753a9030 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001011>;
P_000001ec753a9068 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v000001ec752c3c00_0 .net "addr", 10 0, v000001ec752c35c0_0;  1 drivers
v000001ec752c4ce0_0 .net "clk", 0 0, v000001ec752c3660_0;  1 drivers
v000001ec752c4d80_0 .net "l1_cache_hit", 0 0, v000001ec752301c0_0;  1 drivers
v000001ec752c5000_0 .net "l1_data_out", 31 0, v000001ec752c2bf0_0;  1 drivers
v000001ec752c3ca0_0 .var "l1_hit", 0 0;
v000001ec752c4380_0 .net "l2_cache_hit", 0 0, v000001ec752c32d0_0;  1 drivers
v000001ec752c44c0_0 .net "l2_data_out", 31 0, v000001ec752c3050_0;  1 drivers
v000001ec752c38e0_0 .var "l2_hit", 0 0;
v000001ec752c3de0_0 .var "promote_to_l1", 0 0;
v000001ec752c3520_0 .var "promoted_data", 31 0;
v000001ec752c4b00_0 .net "read", 0 0, v000001ec752c3ac0_0;  1 drivers
v000001ec752c3980_0 .var "read_data", 31 0;
v000001ec752c51e0_0 .net "rst", 0 0, v000001ec752c3b60_0;  1 drivers
S_000001ec7525a0c0 .scope module, "l1" "cache_4way" 3 25, 4 3 0, S_000001ec75230030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 11 "addr";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "hit";
P_000001ec7525a250 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000001011>;
P_000001ec7525a288 .param/l "BLOCK_SIZE" 0 4 7, +C4<00000000000000000000000000010000>;
P_000001ec7525a2c0 .param/l "CACHE_SIZE" 0 4 6, +C4<00000000000000000000000100000000>;
P_000001ec7525a2f8 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_000001ec7525a330 .param/l "INDEX_WIDTH" 1 4 21, +C4<00000000000000000000000000000010>;
P_000001ec7525a368 .param/l "NUM_SETS" 1 4 20, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_000001ec7525a3a0 .param/l "NUM_WAYS" 1 4 19, +C4<00000000000000000000000000000100>;
P_000001ec7525a3d8 .param/l "OFFSET_WIDTH" 1 4 22, +C4<00000000000000000000000000000100>;
P_000001ec7525a410 .param/l "TAG_WIDTH" 1 4 23, +C4<0000000000000000000000000000000101>;
v000001ec7522fdb0_0 .net "addr", 10 0, v000001ec752c35c0_0;  alias, 1 drivers
v000001ec75203120_0 .net "clk", 0 0, v000001ec752c3660_0;  alias, 1 drivers
v000001ec75203270 .array "data_array", 15 0, 31 0;
v000001ec7525a450_0 .var "found", 0 0;
v000001ec752301c0_0 .var "hit", 0 0;
v000001ec75230260_0 .var/i "i", 31 0;
v000001ec75234e90_0 .net "index", 1 0, L_000001ec752c46a0;  1 drivers
v000001ec752c2790 .array "lru", 3 0, 1 0;
v000001ec752c2b50_0 .net "read", 0 0, v000001ec752c3ac0_0;  alias, 1 drivers
v000001ec752c2bf0_0 .var "read_data", 31 0;
v000001ec752c3190_0 .var "replace_way", 1 0;
v000001ec752c26f0_0 .net "rst", 0 0, v000001ec752c3b60_0;  alias, 1 drivers
v000001ec752c2830_0 .net "tag", 4 0, L_000001ec752c47e0;  1 drivers
v000001ec752c2fb0 .array "tag_array", 15 0, 4 0;
v000001ec752c28d0 .array "valid_array", 15 0, 0 0;
o000001ec75273548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ec752c2650_0 .net "write_data", 31 0, o000001ec75273548;  0 drivers
o000001ec75273578 .functor BUFZ 1, C4<z>; HiZ drive
v000001ec752c2c90_0 .net "write_enable", 0 0, o000001ec75273578;  0 drivers
E_000001ec7526c5c0 .event posedge, v000001ec752c26f0_0, v000001ec75203120_0;
L_000001ec752c47e0 .part v000001ec752c35c0_0, 6, 5;
L_000001ec752c46a0 .part v000001ec752c35c0_0, 4, 2;
S_000001ec7523aba0 .scope module, "l2" "cache_4wayl2" 3 40, 5 3 0, S_000001ec75230030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001ec7523ad30 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000001011>;
P_000001ec7523ad68 .param/l "BLOCK_SIZE" 0 5 7, +C4<00000000000000000000000000100000>;
P_000001ec7523ada0 .param/l "CACHE_SIZE" 0 5 6, +C4<00000000000000000000001000000000>;
P_000001ec7523add8 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_000001ec7523ae10 .param/l "INDEX_WIDTH" 1 5 19, +C4<00000000000000000000000000000010>;
P_000001ec7523ae48 .param/l "NUM_SETS" 1 5 18, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_000001ec7523ae80 .param/l "NUM_WAYS" 1 5 17, +C4<00000000000000000000000000000100>;
P_000001ec7523aeb8 .param/l "OFFSET_WIDTH" 1 5 20, +C4<00000000000000000000000000000101>;
P_000001ec7523aef0 .param/l "TAG_WIDTH" 1 5 21, +C4<0000000000000000000000000000000100>;
v000001ec752c2970_0 .net "addr", 10 0, v000001ec752c35c0_0;  alias, 1 drivers
v000001ec752c2a10_0 .net "clk", 0 0, v000001ec752c3660_0;  alias, 1 drivers
v000001ec752c2d30 .array "data_array", 15 0, 31 0;
v000001ec752c2ab0_0 .var "found", 0 0;
v000001ec752c32d0_0 .var "hit", 0 0;
v000001ec752c2dd0_0 .var/i "i", 31 0;
v000001ec752c30f0_0 .net "index", 1 0, L_000001ec752c4f60;  1 drivers
v000001ec752c3370_0 .var/i "j", 31 0;
v000001ec752c3230 .array "lru", 3 0, 1 0;
v000001ec752c2e70_0 .net "read", 0 0, v000001ec752c3ac0_0;  alias, 1 drivers
v000001ec752c3050_0 .var "read_data", 31 0;
v000001ec752c2f10_0 .var "replace_way", 1 0;
v000001ec752c2470_0 .net "rst", 0 0, v000001ec752c3b60_0;  alias, 1 drivers
v000001ec752c25b0_0 .net "tag", 3 0, L_000001ec752c4920;  1 drivers
v000001ec752c2510 .array "tag_array", 15 0, 3 0;
v000001ec752c50a0 .array "valid_array", 15 0, 0 0;
L_000001ec752c4920 .part v000001ec752c35c0_0, 7, 4;
L_000001ec752c4f60 .part v000001ec752c35c0_0, 5, 2;
    .scope S_000001ec7525a0c0;
T_0 ;
    %wait E_000001ec7526c5c0;
    %load/vec4 v000001ec752c26f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752301c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ec752c2bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec75230260_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001ec75230260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec75230260_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c28d0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec75230260_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec75230260_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec75203270, 0, 4;
    %load/vec4 v000001ec75230260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec75230260_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2790, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ec752c2c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ec752c2790, 4;
    %store/vec4 v000001ec752c3190_0, 0, 2;
    %load/vec4 v000001ec752c2830_0;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2fb0, 0, 4;
    %load/vec4 v000001ec752c2650_0;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec75203270, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c28d0, 0, 4;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2790, 0, 4;
    %vpi_call 4 55 "$display", "L1 WRITE: Addr = 0x%h | Tag = 0x%h | Data = 0x%h", v000001ec7522fdb0_0, v000001ec752c2830_0, v000001ec752c2650_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001ec752c2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752301c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec7525a450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec75230260_0, 0, 32;
T_0.8 ;
    %load/vec4 v000001ec75230260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec75230260_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ec752c28d0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec75230260_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ec752c2fb0, 4;
    %load/vec4 v000001ec752c2830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ec752301c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec7525a450_0, 0, 1;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec75230260_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ec75203270, 4;
    %assign/vec4 v000001ec752c2bf0_0, 0;
    %load/vec4 v000001ec75230260_0;
    %pad/s 2;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2790, 0, 4;
    %vpi_call 4 67 "$display", "L1 READ HIT: Addr = 0x%h | Tag = 0x%h | Way = %0d | Data = 0x%h", v000001ec7522fdb0_0, v000001ec752c2830_0, v000001ec75230260_0, v000001ec752c2bf0_0 {0 0 0};
T_0.10 ;
    %load/vec4 v000001ec75230260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec75230260_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %load/vec4 v000001ec7525a450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ec752c2790, 4;
    %store/vec4 v000001ec752c3190_0, 0, 2;
    %load/vec4 v000001ec752c2830_0;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2fb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c28d0, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec75203270, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %assign/vec4 v000001ec752c2bf0_0, 0;
    %load/vec4 v000001ec752c3190_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001ec75234e90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2790, 0, 4;
    %vpi_call 4 78 "$display", "L1 MISS: Addr = 0x%h | Inserted Data = 0xD00DFEED", v000001ec7522fdb0_0 {0 0 0};
T_0.13 ;
T_0.6 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ec7523aba0;
T_1 ;
    %wait E_000001ec7526c5c0;
    %load/vec4 v000001ec752c2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c32d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ec752c3050_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec752c2dd0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec752c3370_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001ec752c3370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001ec752c3370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c50a0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001ec752c3370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2510, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001ec752c3370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2d30, 0, 4;
    %load/vec4 v000001ec752c3370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec752c3370_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001ec752c2dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c3230, 0, 4;
    %load/vec4 v000001ec752c2dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec752c2dd0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ec752c2e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec752c2ab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec752c2dd0_0, 0, 32;
T_1.8 ;
    %load/vec4 v000001ec752c2dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ec752c50a0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ec752c2510, 4;
    %load/vec4 v000001ec752c25b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ec752c32d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec752c2ab0_0, 0, 1;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ec752c2d30, 4;
    %assign/vec4 v000001ec752c3050_0, 0;
    %load/vec4 v000001ec752c2dd0_0;
    %pad/s 2;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c3230, 0, 4;
T_1.10 ;
    %load/vec4 v000001ec752c2dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec752c2dd0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v000001ec752c2ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ec752c3230, 4;
    %store/vec4 v000001ec752c2f10_0, 0, 2;
    %load/vec4 v000001ec752c25b0_0;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c2f10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2510, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c2f10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c50a0, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ec752c2f10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c2d30, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %assign/vec4 v000001ec752c3050_0, 0;
    %load/vec4 v000001ec752c2f10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001ec752c30f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec752c3230, 0, 4;
T_1.13 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ec75230030;
T_2 ;
    %wait E_000001ec7526c5c0;
    %load/vec4 v000001ec752c51e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ec752c3980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c3ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c38e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c3de0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ec752c4b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c3de0_0, 0;
    %load/vec4 v000001ec752c4d80_0;
    %assign/vec4 v000001ec752c3ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ec752c38e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ec752c3980_0, 0;
    %load/vec4 v000001ec752c4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001ec752c5000_0;
    %assign/vec4 v000001ec752c3980_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001ec752c4380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ec752c38e0_0, 0;
    %load/vec4 v000001ec752c44c0_0;
    %assign/vec4 v000001ec752c3980_0, 0;
    %load/vec4 v000001ec752c44c0_0;
    %assign/vec4 v000001ec752c3520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ec752c3de0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 3490578157, 0, 32;
    %assign/vec4 v000001ec752c3980_0, 0;
T_2.7 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ec752349d0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001ec752c3660_0;
    %inv;
    %store/vec4 v000001ec752c3660_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ec752349d0;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "cache_system_4way.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ec752349d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec752c3660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec752c3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec752c3ac0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ec752c35c0_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec752c3b60_0, 0, 1;
    %pushi/vec4 32, 0, 11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 64, 0, 11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 96, 0, 11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 32, 0, 11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 128, 0, 11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 160, 0, 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 64, 0, 11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 192, 0, 11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 224, 0, 11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %pushi/vec4 32, 0, 11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ec752c4100, 4, 0;
    %vpi_call 2 53 "$display", "Time\011Addr\011\011ReadData\011L1_Hit\011L2_Hit" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec752c3a20_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001ec752c3a20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_000001ec7526ccc0;
    %ix/getv/s 4, v000001ec752c3a20_0;
    %load/vec4a v000001ec752c4100, 4;
    %store/vec4 v000001ec752c35c0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec752c3ac0_0, 0, 1;
    %wait E_000001ec7526ccc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec752c3ac0_0, 0, 1;
    %wait E_000001ec7526ccc0;
    %vpi_call 2 61 "$display", "%0t\0110x%h\0110x%h\011%b\011%b", $time, v000001ec752c35c0_0, v000001ec752c5280_0, v000001ec752c4c40_0, v000001ec752c5140_0 {0 0 0};
    %load/vec4 v000001ec752c3a20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec752c3a20_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 20000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_cache_system_4way.v";
    "cache_system_4way.v";
    "cache_4way.v";
    "cache_4wayl2.v";
