[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 701 products, 67 sources, 8 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/generators/chipyard/src/main/scala/config/NoCConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/TLClockDivider.scala, ${BASE}/generators/chipyard/src/main/scala/config/ShuttleConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/fragments/RoCCFragments.scala, ${BASE}/generators/chipyard/src/main/scala/config/RocketSha3Configs.scala, ${BASE}/generators/chipyard/src/main/scala/SpikeTile.scala, ${BASE}/generators/chipyard/src/main/scala/example/NodeTypes.scala, ${BASE}/generators/chipyard/src/main/scala/config/fragments/ClockingFragments.scala, ${BASE}/generators/chipyard/src/main/scala/example/FlatTestHarness.scala, ${BASE}/generators/chipyard/src/main/scala/example/RegisterNodeExample.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/TileResetSetter.scala, ${BASE}/generators/chipyard/src/main/scala/example/InitZero.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/TLClockSelector.scala, ${BASE}/generators/chipyard/src/main/scala/example/dsptools/StreamingPassthrough.scala, ${BASE}/generators/chipyard/src/main/scala/DigitalTop.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/DividerOnlyClockGenerator.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/ClockBinders.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/ClockDividerN.scala, ${BASE}/generators/chipyard/src/main/scala/config/PeripheralDeviceConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/FakePLL.scala, ${BASE}/generators/chipyard/src/main/scala/Cospike.scala, ${BASE}/generators/chipyard/src/main/scala/config/IbexConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/unittest/UnitTestSuite.scala, ${BASE}/generators/chipyard/src/main/scala/IOBinders.scala, ${BASE}/generators/chipyard/src/main/scala/config/AbstractConfig.scala, ${BASE}/generators/chipyard/src/main/scala/harness/TestHarness.scala, ${BASE}/generators/chipyard/src/main/scala/stage/ChipyardCli.scala, ${BASE}/generators/chipyard/src/main/scala/config/fragments/PeripheralFragments.scala, ${BASE}/generators/chipyard/src/main/scala/config/RoCCAcceleratorConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/stage/phases/AddDefaultTests.scala, ${BASE}/generators/chipyard/src/main/scala/config/TracegenConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/TileClockGater.scala, ${BASE}/generators/chipyard/src/main/scala/example/FlatChipTop.scala, ${BASE}/generators/chipyard/src/main/scala/ChipTop.scala, ${BASE}/generators/chipyard/src/main/scala/example/dsptools/DspBlocks.scala, ${BASE}/generators/chipyard/src/main/scala/ConfigFinder.scala, ${BASE}/generators/chipyard/src/main/scala/config/SpikeConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/RocketConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/CVA6Configs.scala, ${BASE}/generators/chipyard/src/main/scala/config/ChipConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/MMIOAcceleratorConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/fragments/SubsystemFragments.scala, ${BASE}/generators/chipyard/src/main/scala/harness/HarnessBinders.scala, ${BASE}/generators/chipyard/src/main/scala/config/BoomConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/harness/HarnessClocks.scala, ${BASE}/generators/chipyard/src/main/scala/config/TutorialConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/NoCoreConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/config/SodorConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/System.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala, ${BASE}/generators/chipyard/src/main/scala/Subsystem.scala, ${BASE}/generators/chipyard/src/main/scala/stage/ChipyardStage.scala, ${BASE}/generators/chipyard/src/main/scala/Generator.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala, ${BASE}/generators/chipyard/src/main/scala/stage/ChipyardAnnotations.scala, ${BASE}/generators/chipyard/src/main/scala/config/HeteroConfigs.scala, ${BASE}/generators/chipyard/src/main/scala/TestSuites.scala, ${BASE}/generators/chipyard/src/main/scala/example/CustomChipTop.scala, ${BASE}/generators/chipyard/src/main/scala/config/fragments/TracegenFragments.scala, ${BASE}/generators/chipyard/src/main/scala/unittest/TestHarness.scala, ${BASE}/generators/chipyard/src/main/scala/example/TutorialTile.scala, ${BASE}/generators/chipyard/src/main/scala/config/fragments/TileFragments.scala, ${BASE}/generators/chipyard/src/main/scala/harness/HasHarnessInstantiators.scala, ${BASE}/generators/chipyard/src/main/scala/example/dsptools/GenericFIR.scala, ${BASE}/generators/chipyard/src/main/scala/example/GCD.scala, ${BASE}/generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala, ${BASE}/generators/chipyard/src/main/scala/stage/phases/GenerateTestSuiteMakefrags.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set(NamesChange(freechips.rocketchip.rocket.Rocket$RocketImpl,ModifiedNames(changes = UsedName(rf_ld_addr,[Default]), UsedName(rf_ld_wb,[Default]), UsedName(fp_ld_wb,[Default]), UsedName(mem_load_req_valid,[Default]), UsedName(fp_ld_addr,[Default]), UsedName(fp_ldasbools,[Default]), UsedName(wb_load_req_valid,[Default]), UsedName(test_mem_rh_addr,[Default]), UsedName(rf_ldasbools,[Default])))))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.rocket.Rocket$RocketImpl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(rf_ld_addr,[Default]), UsedName(rf_ld_wb,[Default]), UsedName(fp_ld_wb,[Default]), UsedName(mem_load_req_valid,[Default]), UsedName(fp_ld_addr,[Default]), UsedName(fp_ldasbools,[Default]), UsedName(wb_load_req_valid,[Default]), UsedName(test_mem_rh_addr,[Default]), UsedName(rf_ldasbools,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.rocket.Rocket$RocketImpl: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.rocket.Rocket$RocketImpl.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.ChipyardSubsystem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
