C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 1   


C51 COMPILER V9.54, COMPILATION OF MODULE INITIAL
NO OBJECT MODULE REQUESTED
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE SRC\initial.c OPTIMIZE(0,SPEED) REGFILE(.\OUTPUT\motor.ORC) BROWSE INTVE
                    -CTOR(0X2000) INCDIR(.\INC) DEBUG OBJECTEXTEND CODE PRINT(.\files\initial.lst) TABS(2) SRC(.\OUTPUT\initial.SRC)

line level    source

   1          #include "register.h"
   2          #include <intrins.h>
   3          #include "app.h"
   4          #include "initial.h"
   5          #include "ISD51.H"
   6          
   7          
   8          
   9          
  10          void InitEXT(void)
  11          { 
  12   1      //    EINT1_EN=0; 
  13   1      //    EINT2_EN=1;       //enable EXT2
  14   1      //    EINT3_EN=0;
  15   1      //    EINT4_EN=0;
  16   1        
  17   1            EXINT_EN = 0x02;          //RXINT_EN cannot be read, it can be write only
  18   1                                      //EXINT_EN= 0x01      -----enable EXT1
  19   1                                      //          0x02      -----enable EXT2
  20   1                                      //          0x04      -----enable EXT3
  21   1                                      //          0x08      -----enable EXT4
  22   1        
  23   1          EINT2_CFG=RISING_EDGE;    //rising edge trigger
  24   1          EX0=1;
  25   1          IT0=1;
  26   1          IE0=0;
  27   1          INT_REG1 &=0xf0;
  28   1        
  29   1      }
  30          
  31          void InitISDDebug(void)
  32          {
  33   1        
  34   1          EAL = 0;
  35   1          //ISD51++++++++++++++++++++++++++
  36   1          #if ISDDebug == ENABLE_ISD
  37   1          InitBreakPoint();
  38   1          sInitUART1();
  39   1       
  40   1          IP0 = 0x30;
  41   1          IP1 = 0x20;
  42   1          ET0 = 0;
  43   1          EX6 = 0 ;
  44   1          ES0 = 1;
  45   1          EAL = 1;
  46   1          _nop_();
  47   1          _nop_();
  48   1          _nop_();
  49   1          while(1)
  50   1          {
  51   2              P10 = 0;
  52   2              P10 = 1;
  53   2              ISDcheck();      // initialize uVision2 Debugger and continue program run
  54   2              if((BPCTRL & 0x10) != 0) break;
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 2   

  55   2          }
  56   1          _nop_();
  57   1          _nop_();
  58   1          _nop_();
  59   1          ET0 = 1;
  60   1          EX6 = 1;
  61   1          _nop_();
  62   1          _nop_();
  63   1          _nop_();
  64   1          #endif
  65   1          //++++++++++++++++++++++++++++++
  66   1          EAL = 1;                                //enable all interrupts
  67   1      }
  68          
  69          
  70          
  71          
  72          
  73          void InitBreakPoint  (void)
  74          {
  75   1          BPCTRL   = 0x01;
  76   1        BREAKL   = 0xff;
  77   1        BREAKH   = 0xff;
  78   1      }
  79          
  80          void epwmOutputDisable(void)
  81          {
  82   1        P1AQCSFRC = 0x05;           // force epwmxA and epwmxB output low
  83   1        P2AQCSFRC = 0x05;
  84   1        P3AQCSFRC = 0x05;
  85   1        P4AQCSFRC = 0x05;
  86   1      }
  87          
  88          void epwmOutputEnable(void)
  89          {
  90   1        P1AQCSFRC = 0x0F;           // software force disable
  91   1        P2AQCSFRC = 0x0F;
  92   1        P3AQCSFRC = 0x0F;
  93   1        P4AQCSFRC = 0x0F;
  94   1      }
  95          
  96          void InitADC(void)
  97          {
  98   1      
  99   1          AD_PD = 0;              //Power up ADD
 100   1          ADC_CLK_EN=1;
 101   1          ADC_CLK_DIV_SEL=0x03;    //system divided by 4
 102   1          ADCHS = BIT_3;            // select channel CH4
 103   1          DAC1_PD = 1;            // DAC12 down
 104   1          DAC2_PD = 1;
 105   1          LDO25_PD=0;             //use internal 2.5V for AD VREF
 106   1          BP4=1;                  //CH4 bypass sample and hold
 107   1          BP5=1;                  //CH5 bypass sample and hold
 108   1          BP6=1;                  //CH6 bypass sample and hold
 109   1          INTEN=1;                //enable interrupt
 110   1          SWFTRG=1;               //start AD conversion
 111   1          AD4OST_H=0xFC;          //AD offset 
 112   1          AD4OST_L=0x00;          //AD offset
 113   1        
 114   1        
 115   1          EADC=1;
 116   1          IADC=0;
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 3   

 117   1      
 118   1        }
 119          
 120          
 121          void Initepwm(void)
 122          {
 123   1        P2_FN_H = 0x55;             // p2_4 ~ p2_7 as pwm2x ~ pwm1x
 124   1        P2_FN_L = P2_FN_L & 0x0F | 0x50;    // p2_2 ~ p2_3 as pwm3x
 125   1        //P0_FN_L = P0_FN_L & 0xF0 | 0x05;      // p0_0 ~ p0_1 as pwm4x
 126   1      
 127   1      //  P1TBPRD_L = 0x90;           // pwm period is 10KHz
 128   1      //  P1TBPRD_H = 0x01;
 129   1      //  P2TBPRD_L = 0x90;
 130   1      //  P2TBPRD_H = 0x01;
 131   1      //  P3TBPRD_L = 0x90;
 132   1      //  P3TBPRD_H = 0x01;
 133   1      //  P4TBPRD_L = 0x90;
 134   1      //  P4TBPRD_H = 0x01;
 135   1      
 136   1        PCLKCR = 0x1E;//0x1F              // clock for pwm1 ~ pwm4 is enable,and synchronize all channel disable
 137   1      //  PSYNCICR = 0x3C;//0x1F;           // all synchronize input enable
 138   1      
 139   1        P1TBCTL_L = 0x02;//0x12;            // period load from shadow,up down mode,synchronize at CTR = ZERO
 140   1        P1TBCTL_H = 0x80;           // time base free run when emulation
 141   1        P2TBCTL_L = 0x02;//0x12;
 142   1        P2TBCTL_H = 0x80;
 143   1        P3TBCTL_L = 0x02;//0x12;
 144   1        P3TBCTL_H = 0x80;
 145   1        P4TBCTL_L = 0x02;//0x12;
 146   1        P4TBCTL_H = 0x80;
 147   1      
 148   1      //  P1TBCTL_L = 0x00;           // period load from shadow,up mode
 149   1      //  P1TBCTL_H = 0x80;
 150   1      //  P2TBCTL_L = 0x00;
 151   1      //  P2TBCTL_H = 0x80;
 152   1      //  P3TBCTL_L = 0x00;
 153   1      //  P3TBCTL_H = 0x80;
 154   1      //  P4TBCTL_L = 0x00;
 155   1      //  P4TBCTL_H = 0x80;
 156   1      
 157   1        P1CMPCTL = 0x00;            // shadow on,update at CTR = ZERO
 158   1        P2CMPCTL = 0x00;
 159   1        P3CMPCTL = 0x00;
 160   1        P4CMPCTL = 0x00;
 161   1        P1AQCTLA_L = 0x60;            // when cmpA,count up is set,count down is clear
 162   1        P1AQCTLA_H = 0x00;            // when cmpB pwmxA do nothing
 163   1        P2AQCTLA_L = 0x60;
 164   1        P2AQCTLA_H = 0x00;
 165   1        P3AQCTLA_L = 0x60;
 166   1        P3AQCTLA_H = 0x00;
 167   1        P4AQCTLA_L = 0x60;
 168   1        P4AQCTLA_H = 0x00;
 169   1        P1AQCTLB_L = 0x00;//0x60;
 170   1        P1AQCTLB_H = 0x00;
 171   1        P2AQCTLB_L = 0x00;//0x60;
 172   1        P2AQCTLB_H = 0x00;
 173   1        P3AQCTLB_L = 0x00;//0x60;
 174   1        P3AQCTLB_H = 0x00;
 175   1        P4AQCTLB_L = 0x00;//0x60;
 176   1        P4AQCTLB_H = 0x00;
 177   1      
 178   1      //  P1AQCTLA_L = 0x12;              // CTR = ZERO set,CTR = CMPA up clear,CTR = PRD nothing,CTR = CMPA down nothin
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 4   

             -g
 179   1      //  P1AQCTLA_H = 0x00;              // when cmpB pwmxA do nothing
 180   1      //  P1AQCTLB_L = 0x02;              // CTR = ZERO set,CTR = CMPA up nothing,CTR = PRD nothing,CTR = CMPA down noth
             -ing
 181   1      //  P1AQCTLB_H = 0x01;              // CTR = CMPB clear
 182   1      //  P2AQCTLA_L = 0x12;
 183   1      //  P2AQCTLA_H = 0x00;
 184   1      //  P2AQCTLB_L = 0x02;
 185   1      //  P2AQCTLB_H = 0x01;
 186   1      //  P3AQCTLA_L = 0x12;
 187   1      //  P3AQCTLA_H = 0x00;
 188   1      //  P3AQCTLB_L = 0x02;
 189   1      //  P3AQCTLB_H = 0x01;
 190   1      //  P4AQCTLA_L = 0x12;
 191   1      //  P4AQCTLA_H = 0x00;
 192   1      //  P4AQCTLB_L = 0x02;
 193   1      //  P4AQCTLB_H = 0x01;
 194   1      
 195   1        P1DBCTL = 0x0B;             // delay source is epwmxA,dead band full,epwmxB invert
 196   1        P2DBCTL = 0x0B;
 197   1        P3DBCTL = 0x0B;
 198   1        P4DBCTL = 0x0B;
 199   1      //  P1DBCTL = 0x07;             // delay source is epwmxA,dead band full,epwmxA invert
 200   1      //  P2DBCTL = 0x07;
 201   1      //  P3DBCTL = 0x07;
 202   1      //  P4DBCTL = 0x07;
 203   1        P1DBRED_L = 0x32;//0x0A           // rise edge dead time is 1.25uS
 204   1        P1DBRED_H = 0x00;
 205   1        P2DBRED_L = 0x32;
 206   1        P2DBRED_H = 0x00;
 207   1        P3DBRED_L = 0x32;
 208   1        P3DBRED_H = 0x00;
 209   1        P4DBRED_L = 0x32;
 210   1        P4DBRED_H = 0x00;
 211   1        P1DBFED_L = 0x32;           // fall edge dead time is 1.25uS
 212   1        P1DBFED_H = 0x00;
 213   1        P2DBFED_L = 0x32;
 214   1        P2DBFED_H = 0x00;
 215   1        P3DBFED_L = 0x32;
 216   1        P3DBFED_H = 0x00;
 217   1        P4DBFED_L = 0x32;
 218   1        P4DBFED_H = 0x00;
 219   1      
 220   1      //  P1DBCTL = 0x00;             // dead band is bypass
 221   1      //  P2DBCTL = 0x00;
 222   1      //  P3DBCTL = 0x00;
 223   1      //  P4DBCTL = 0x00;
 224   1      
 225   1        P1TZSEL = 0x00;             // disable all trigger zone
 226   1        P2TZSEL = 0x00;
 227   1        P3TZSEL = 0x00;
 228   1        P4TZSEL = 0x00;
 229   1        P1TZCTL = 0x00;             // when trigger,epwmxA and epwmxB high impedance
 230   1        P2TZCTL = 0x00;
 231   1        P3TZCTL = 0x00;
 232   1        P4TZCTL = 0x00;
 233   1      //  P1TZEINT = 0x00;            // CBC trigger interrupt and OST interrupt disable
 234   1      //  P2TZEINT = 0x00;
 235   1      //  P3TZEINT = 0x00;
 236   1      //  P4TZEINT = 0x00;
 237   1      
 238   1      //  P1TZSEL = 0x01;             // OSHT enable
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 5   

 239   1      //  P2TZSEL = 0x01;
 240   1      //  P3TZSEL = 0x01;
 241   1      //  P4TZSEL = 0x01;
 242   1      //  P1TZCTL = 0x00;             // when trigger,epwmxA and epwmxB high impedance
 243   1      //  P2TZCTL = 0x00;
 244   1      //  P3TZCTL = 0x00;
 245   1      //  P4TZCTL = 0x00;
 246   1      //  P1TZEINT = 0x00;            // CBC trigger interrupt and OST interrupt disable
 247   1      //  P2TZEINT = 0x00;
 248   1      //  P3TZEINT = 0x00;
 249   1      //  P4TZEINT = 0x00;
 250   1      
 251   1      //  P1TZSEL = 0x02;             // CBC enable
 252   1      //  P2TZSEL = 0x02;
 253   1      //  P3TZSEL = 0x02;
 254   1      //  P4TZSEL = 0x02;
 255   1      //  P1TZCTL = 0x00;             // when trigger,epwmxA and epwmxB high impedance
 256   1      //  P2TZCTL = 0x00;
 257   1      //  P3TZCTL = 0x00;
 258   1      //  P4TZCTL = 0x00;
 259   1      //  P1TZEINT = 0x00;            // CBC trigger interrupt and OST interrupt disable
 260   1      //  P2TZEINT = 0x00;
 261   1      //  P3TZEINT = 0x00;
 262   1      //  P4TZEINT = 0x00;
 263   1      
 264   1        P1ETSEL_L = 0x09;           // epwm interrupt enable at CTR = ZERO
 265   1          P1ETSEL_H = 0x0C;//0xE0;//0xA0;//0x90;//0x0A;//0x09;                       // enable SOCA,SOCA is CTR 
             -= ZERO
 266   1        P2ETSEL_L = 0x00;
 267   1        P2ETSEL_H = 0x00;//0xF0;//0x00;
 268   1        P3ETSEL_L = 0x00;
 269   1        P3ETSEL_H = 0x00;
 270   1        P4ETSEL_L = 0x00;
 271   1        P4ETSEL_H = 0x00;
 272   1        P1ETPS_L = 0x05;            // 1 event 1 interrupt
 273   1          P1ETPS_H = 0x05;//0x50;//0x05;                        // 1 evnt,SOCA period is 1
 274   1        P2ETPS_L = 0x00;
 275   1          P2ETPS_H = 0x00;//0x50;
 276   1        P3ETPS_L = 0x00;
 277   1        P4ETPS_L = 0x00;
 278   1      
 279   1        P1TBPRD_L = 0xD0;           // pwm period is 0x0190@8MHz 10KHz 0x7D0@40MHz
 280   1        P1TBPRD_H = 0x07;
 281   1        P2TBPRD_L = 0xD0;
 282   1        P2TBPRD_H = 0x07;
 283   1        P3TBPRD_L = 0xD0;
 284   1        P3TBPRD_H = 0x07;
 285   1        P4TBPRD_L = 0xD0;
 286   1        P4TBPRD_H = 0x07;
 287   1      
 288   1      //  P1TBPRD_L = 0x1F;           // pwm period is 10KHz
 289   1      //  P1TBPRD_H = 0x03;
 290   1      //  P2TBPRD_L = 0x1F;
 291   1      //  P2TBPRD_H = 0x03;
 292   1      //  P3TBPRD_L = 0x1F;
 293   1      //  P3TBPRD_H = 0x03;
 294   1      //  P4TBPRD_L = 0x1F;
 295   1      //  P4TBPRD_H = 0x03;
 296   1      
 297   1        P1CMPA_L = 0xE8;            // pwm period is 0x0C8@8MHz 10KHz
 298   1        P1CMPA_H = 0x03;
 299   1        //P1CMPB_L = 0xC8;
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 6   

 300   1        //P1CMPB_H = 0x00;
 301   1        P2CMPA_L = 0xE8;
 302   1        P2CMPA_H = 0x03;
 303   1        //P2CMPB_L = 0xC8;
 304   1        //P2CMPB_H = 0x00;
 305   1        P3CMPA_L = 0xE8;
 306   1        P3CMPA_H = 0x03;
 307   1        //P3CMPB_L = 0xC8;
 308   1        //P3CMPB_H = 0x00;
 309   1        P4CMPA_L = 0xE8;
 310   1        P4CMPA_H = 0x03;
 311   1        //P4CMPB_L = 0xC8;
 312   1        //P4CMPB_H = 0x00;
 313   1      
 314   1      //  P1CMPA_L = 0xF4;            // pwm period is 0x0C8@8MHz 10KHz
 315   1      //  P1CMPA_H = 0x01;
 316   1      //  P1CMPB_L = 0xEE;
 317   1      //  P1CMPB_H = 0x02;
 318   1      //  P2CMPA_L = 0xE8;
 319   1      //  P2CMPA_H = 0x03;
 320   1      //  P2CMPB_L = 0xE2;
 321   1      //  P2CMPB_H = 0x04;
 322   1      //  P3CMPA_L = 0xDC;
 323   1      //  P3CMPA_H = 0x05;
 324   1      
 325   1      //  P1CMPA_L = 0x90;
 326   1      //  P1CMPA_H = 0x01;
 327   1      //  P1CMPB_L = 0x90;
 328   1      //  P1CMPB_H = 0x01;
 329   1      //  P2CMPA_L = 0x90;
 330   1      //  P2CMPA_H = 0x01;
 331   1      //  P2CMPB_L = 0x90;
 332   1      //  P2CMPB_H = 0x01;
 333   1      //  P3CMPA_L = 0x90;
 334   1      //  P3CMPA_H = 0x01;
 335   1      //  P3CMPB_L = 0x90;
 336   1      //  P3CMPB_H = 0x01;
 337   1      //  P4CMPA_L = 0x90;
 338   1      //  P4CMPA_H = 0x01;
 339   1      //  P4CMPB_L = 0x90;
 340   1      //  P4CMPB_H = 0x01;
 341   1      
 342   1      //  OPAMP_SEL = 0xF0;
 343   1      //  COMP_INT_EN = COMP_INT_EN | (1 << 0); // comparator1 interrupt output enable
 344   1      //  COMP_INT_SET = COMP_INT_SET & 0xFC;   // comparator1 falling edge trigger
 345   1      //  P1_FN_H = P1_FN_H & 0xF3 | 0x08;    // comp1 output
 346   1      //  ex1 = 1;                // enable comp1 to CPU interrupt
 347   1      
 348   1        PCLKCR = PCLKCR | 1;          // all epwm channel synchronize enable
 349   1      
 350   1        P1ETCLR = 1;
 351   1        I2FR = 1;
 352   1        EX2 = 1;                // enable epwm1,2,3 interrupt
 353   1        //ex3 = 1;                // enable epwm4 interrupt
 354   1      }
 355          
 356          
 357          void InitComp234(void)
 358          {
 359   1        P1_FN_L = P1_FN_L & 0x0F | 0xA0;
 360   1        P1_FN_H = P1_FN_H & 0xF0 | 0x0A;
 361   1        //COMP_FILTER_1 = 4;
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 7   

 362   1        //COMP_FILTER_2 = 4;
 363   1        //COMP_FILTER_3 = 4;
 364   1        //COMP_FILTER_4 = 4;
 365   1        OPAMP_SEL = 0xF0;
 366   1          COMP_INT_SEL = 0xAA;//0;//0x55;                    // comp1 ~ comp4 all trigger at rise egde
 367   1        COMP_INT_EN = 0x3E;//0x1E;//0x14;           // comp2,3,4 interrupt enable,and comp2,3,4 to CPU enable
 368   1        EX4 = 1;                // external interrupt 4 enable
 369   1      }
 370          
 371          
 372          
 373          void InitWatchDog(void)
 374          {
 375   1          WDTREL = 0xFF;
 376   1        WDT = 1;
 377   1        SWDT = 1;
 378   1          P1_FN_L = P1_FN_L & 0xFC;               //p1_0 as GPIO
 379   1          P1_DD = P1_DD & 0xFE;                 //p1_0 as output
 380   1      }
 381          
 382          
 383          void InitGPIO(void)
 384          {
 385   1          P0_FN_L = 0x00;                 // P00 ~ P03as GPIO
 386   1          P0_FN_H = 0x00;                 // P04 ~ P07 as GPIO
 387   1          P0_DD = 0x00;                   //  P00 ~  P07 intput
 388   1          P0_PE = 0xFF;                   // output resistor enable 
 389   1          P0_DS = 0x00;                   //drive current =4mA
 390   1          P0_PS=  0x00;                   //pull down resistor 
 391   1        
 392   1          P1_FN_L = 0x00;                 // P10 ~ P13 as GPIO
 393   1          P1_FN_H = 0x00;                 // P14 ~ P17 as GPIO
 394   1          P1_DD = 0x00;                   // P10 ~ P17 intput
 395   1          P1_PE = 0xFF;                   // output resistor enable 
 396   1          P1_DS = 0x00;                   //drive current =4mA
 397   1          P1_PS=  0x00;                   //pull down resistor 
 398   1        
 399   1          P2_FN_L = 0x00;                 // P20 ~ P23 as GPIO
 400   1          P2_FN_H = 0x00;                 // P24 ~ P27 as GPIO
 401   1          P2_DD = 0x00;                   // P20~ P27 intput
 402   1          P2_PE = 0xFF;                   // pull/down resistor enable  
 403   1          P2_DS = 0x00;                   //drive current =4mA
 404   1          P2_PS=  0x00;                   //pull down resistor 
 405   1        
 406   1        // use P26 and P00 as output
 407   1        
 408   1          P00_FN= CFG0;                // P00 as GPIO
 409   1          P00_DD = OUTPUT;               //P00 as output
 410   1          P00_PE = RES_DIS;               //P00 pull resistor off
 411   1          P00_DS = I_4MA;
 412   1      
 413   1          P26_FN = CFG0;               //P26 as GPIO
 414   1          P26_DD = OUTPUT;               //P26 as output
 415   1          P26_PE = RES_DIS;               //P26 output resistor off
 416   1          P26_DS = I_4MA;
 417   1      
 418   1        
 419   1        
 420   1        
 421   1        // use P20 as EXT2
 422   1        
 423   1            P20_FN= CFG1;                //P20 as EXT2
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 8   

 424   1            P20_DD = INPUT;               //P20 as input
 425   1            P20_PE = RES_EN;               // P20 output resistor enable
 426   1            P20_PS = PULL_DOWN;               //P20 with pull down resistor
 427   1        
 428   1          hh=P2_FN_L|0x0;
 429   1        
 430   1      }
 431          
 432          void InitTimer01(void)
 433          {
 434   1          T01_DIV = 0x0240;                 //clock divider is 122
 435   1          TMOD = TMOD & 0xF0 | (3 << 0);                     //timer0 is 16bit timer
 436   1          TL0 = 0x00;
 437   1          TH0= 0x00;
 438   1          
 439   1          ET0 = 1;                                //enable timer0 overflow interrupt
 440   1          ET1 = 1;                                //enable timer1 overflow interrupt
 441   1          TR0= 1;                                //start timer0
 442   1          TR1 = 1;    
 443   1      }
 444          
 445          void InitTimer3(void)
 446          {
 447   1        T3PS = 0;               // no divider
 448   1        T3RC= 0x00C0;
 449   1      
 450   1        T3TF_EINT  =1;              // timer4 overflow interrupt enable
 451   1        T3TR = 1;       // start timer4
 452   1        CLR_T3_INT();
 453   1         EX1=1;
 454   1      }
 455          
 456          void InitTimer4(void)
 457          {
 458   1        T4PS = 0;               // no divider
 459   1        T4RC = 0xE0C0;
 460   1      
 461   1        T4TF_EINT  =1;              // timer4 overflow interrupt enable
 462   1        T4TR = 1;       // start timer4
 463   1        CLR_T4_INT();
 464   1      //  EX6 = 1;
 465   1      }
 466          void InitTimer5(void)
 467          {
 468   1        T5PS = 0;               // no divider
 469   1        T5RC = 0x10C0;
 470   1        
 471   1        T5TF_EINT  =1;              // timer4 overflow interrupt enable
 472   1        T5TR = 1;       // start timer4
 473   1        T5TF=0;
 474   1        EX3 = 1;
 475   1        IEX3=0;
 476   1      }
 477          
 478          void SystemClock(void)
 479          {
 480   1          RC80M_RES = 0x2e;
 481   1          #pragma asm
 482   1          nop
 483   1          nop
 484   1          nop
 485   1          nop
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 9   

 486   1          nop
 487   1          nop
 488   1          nop
 489   1          nop
 490   1          nop
 491   1          nop
 492   1          nop
 493   1          nop
 494   1          nop
 495   1          nop
 496   1          nop
 497   1          nop
 498   1          nop
 499   1          nop
 500   1          nop
 501   1          nop
 502   1          nop
 503   1          nop
 504   1          nop
 505   1          nop
 506   1          nop
 507   1          nop
 508   1          nop
 509   1          nop
 510   1          nop
 511   1          nop
 512   1          nop
 513   1          nop
 514   1          nop
 515   1          #pragma endasm
 516   1        
 517   1          CLK_DIV_L = 0x02;
 518   1          CLK_DIV_H = 0x00;
 519   1          
 520   1          #pragma asm
 521   1          nop
 522   1          nop
 523   1          nop
 524   1          nop
 525   1          nop
 526   1          nop
 527   1          nop
 528   1          nop
 529   1          nop
 530   1          nop
 531   1          nop
 532   1          nop
 533   1          nop
 534   1          nop
 535   1          nop
 536   1          nop
 537   1          nop
 538   1          nop
 539   1          nop
 540   1          nop
 541   1          nop
 542   1          nop
 543   1          nop
 544   1          nop
 545   1          nop
 546   1          nop
 547   1          nop
C51 COMPILER V9.54   INITIAL                                                               09/29/2018 10:21:04 PAGE 10  

 548   1          nop
 549   1          nop
 550   1          nop
 551   1          nop
 552   1          nop
 553   1          #pragma endasm
 554   1      }
 555          
 556          
 557          
 558          //initial UART1, there are 2 different ways to generate baudrate
 559          //way 1
 560          void sInitUART1(void)
 561          {
 562   1        S0CON  = 0x50;          // set as 8-bit UART,  enable serial 0 reception, enable serial 0 multiprocessor fu
             -nction
 563   1          WDCON = 0x80;            // 0x80: baud rate = (2^smod) * Fclk / (64 * (2^10 - s0rel));
 564   1                                    // 0x00: baud rate = (2^smod) * Fclk / (32 * 12 * (256 - th1));
 565   1                                    // smod = 0;  Fclk = system clock
 566   1          S0RELL = 0xF3;             //Fclk = 8MHz, baud rate = 9600
 567   1          S0RELH = 0x03;  
 568   1      }
 569          
 570          void sInitUART2(void)
 571          {
 572   1          S1CON  = 0x90;            //enable serial 1 reception, enable serial 0 multiprocessor function
 573   1                                      //s1con.7 = 1: 8-bit UART(mode B)    s1con.7 = 0: 9-bit UART(mode A)
 574   1          S1RELL = 0xE6;            //baud rate = Fclk / (32 * (2^10 - s0rel));
 575   1          S1RELH = 0x03;            //Fclk = 8MHz, baud rate = 9600
 576   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1483    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
