#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 11 10:06:34 2024
# Process ID: 8580
# Current directory: C:/Chess/ChessSpartan7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25624 C:\Chess\ChessSpartan7\ChessSpartan7.xpr
# Log file: C:/Chess/ChessSpartan7/vivado.log
# Journal file: C:/Chess/ChessSpartan7\vivado.jou
# Running On: nikhil, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project C:/Chess/ChessSpartan7/ChessSpartan7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.168 ; gain = 275.223
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v1_0_project -directory C:/Chess/ChessSpartan7/ChessSpartan7.tmp/hdmi_text_controller_v1_0_project c:/Chess/ip_repo/hdmi_text_controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2008.047 ; gain = 128.785
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Chess/ip_repo/hdmi_text_controller_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Chess/ip_repo/hdmi_text_controller_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Chess/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 70 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "src/clk_wiz_0_1/clk_wiz_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Chess/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Chess/ip_repo'
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
Reading block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - frame_buffer
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - click
Successfully read diagram <mbblock_i> from block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 [get_ips  mbblock_i_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd'
INFO: [IP_Flow 19-3422] Upgraded mbblock_i_hdmi_text_controller_0_0 (hdmi_text_controller_v1.0 1.0) from revision 69 to revision 70
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Chess/ChessSpartan7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mbblock_i_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_text_controller_0 .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.473 ; gain = 209.215
catch { config_ip_cache -export [get_ips -all mbblock_i_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
launch_runs mbblock_i_hdmi_text_controller_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
[Thu Dec 12 12:24:12 2024] Launched mbblock_i_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd] -directory C:/Chess/ChessSpartan7/ChessSpartan7.ip_user_files/sim_scripts -ip_user_files_dir C:/Chess/ChessSpartan7/ChessSpartan7.ip_user_files -ipstatic_source_dir C:/Chess/ChessSpartan7/ChessSpartan7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/modelsim} {questa=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/questa} {riviera=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/riviera} {activehdl=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/ip_repo'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name Player2 [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells Player2]
startgroup
make_bd_pins_external  [get_bd_pins Player2/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </Player2/gpio_io_i> is being overridden by the user with net <gpio_io_i_1_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name Player1Black [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells Player1Black]
startgroup
make_bd_pins_external  [get_bd_pins Player1Black/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </Player1Black/gpio_io_i> is being overridden by the user with net <gpio_io_i_2_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name NewGame [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells NewGame]
startgroup
make_bd_pins_external  [get_bd_pins NewGame/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </NewGame/gpio_io_i> is being overridden by the user with net <gpio_io_i_3_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/NewGame/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins NewGame/S_AXI]
Slave segment '/NewGame/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4004_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/Player1Black/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Player1Black/S_AXI]
Slave segment '/Player1Black/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4005_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/Player2/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Player2/S_AXI]
Slave segment '/Player2/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4006_0000 [ 64K ]>.
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
export_ip_user_files -of_objects  [get_files C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv] -no_script -reset -force -quiet
remove_files  C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs mbblock_i]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/spi_usb' is ignored
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/hdmi_text_controller_0

WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Player2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Player1Black .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NewGame .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a3a6c775599c0438 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_4/mbblock_i_axi_gpio_0_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_4, cache-ID = a3a6c775599c0438; cache size = 28.931 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a3a6c775599c0438 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_5/mbblock_i_axi_gpio_0_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_5, cache-ID = a3a6c775599c0438; cache size = 28.931 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a3a6c775599c0438 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_6/mbblock_i_axi_gpio_0_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_6, cache-ID = a3a6c775599c0438; cache size = 28.931 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_xbar_0
[Thu Dec 12 12:39:30 2024] Launched mbblock_i_xbar_0_synth_1, synth_1...
Run output will be captured here:
mbblock_i_xbar_0_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_xbar_0_synth_1/runme.log
synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Thu Dec 12 12:39:30 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2766.613 ; gain = 0.000
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
Reading block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - frame_buffer
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - click
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Player2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Player1Black
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - NewGame
Successfully read diagram <mbblock_i> from block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 [get_ips  mbblock_i_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd'
INFO: [IP_Flow 19-3420] Updated mbblock_i_hdmi_text_controller_0_0 to use current project options
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Chess/ChessSpartan7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mbblock_i_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_text_controller_0 .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.902 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all mbblock_i_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
launch_runs mbblock_i_hdmi_text_controller_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
[Thu Dec 12 12:44:54 2024] Launched mbblock_i_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd] -directory C:/Chess/ChessSpartan7/ChessSpartan7.ip_user_files/sim_scripts -ip_user_files_dir C:/Chess/ChessSpartan7/ChessSpartan7.ip_user_files -ipstatic_source_dir C:/Chess/ChessSpartan7/ChessSpartan7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/modelsim} {questa=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/questa} {riviera=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/riviera} {activehdl=C:/Chess/ChessSpartan7/ChessSpartan7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run mbblock_i_hdmi_text_controller_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
[Thu Dec 12 12:45:28 2024] Launched mbblock_i_hdmi_text_controller_0_0_synth_1, synth_1...
Run output will be captured here:
mbblock_i_hdmi_text_controller_0_0_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_hdmi_text_controller_0_0_synth_1/runme.log
synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Thu Dec 12 12:45:28 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v1_0_project -directory C:/Chess/ChessSpartan7/ChessSpartan7.tmp/hdmi_text_controller_v1_0_project c:/Chess/ip_repo/hdmi_text_controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2899.902 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_text_controller_v1_0_AXI_inst/sram0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vga_to_hdmi'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Dec 12 12:49:16 2024] Launched synth_1...
Run output will be captured here: c:/chess/chessspartan7/chessspartan7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Chess/ip_repo/hdmi_text_controller_1_0/component.xml' ignored by IP packager.
set_property core_revision 71 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "src/clk_wiz_0_1/clk_wiz_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project ChessSpartan7
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
close_bd_design [get_bd_designs mbblock_i]
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
Reading block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - frame_buffer
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - click
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Player2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Player1Black
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - NewGame
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Successfully read diagram <mbblock_i> from block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>
report_ip_status -name ip_status 
set_property core_revision 72 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "src/clk_wiz_0_1/clk_wiz_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
reset_run mbblock_i_hdmi_text_controller_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
[Thu Dec 12 12:51:36 2024] Launched mbblock_i_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_hdmi_text_controller_0_0_synth_1/runme.log
[Thu Dec 12 12:51:36 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
close_project
set_property core_revision 73 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "src/clk_wiz_0_1/clk_wiz_0.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 12:54:11 2024...
