{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554175010780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554175010827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 23:16:50 2019 " "Processing started: Mon Apr 01 23:16:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554175010827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175010827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175010827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554175015609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554175015609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/alu/alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/alu/alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-BHV " "Found design unit 1: alu_ctrl-BHV" {  } { { "../vhdl/alu/alu_ctrl.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/alu/alu_ctrl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175076078 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../vhdl/alu/alu_ctrl.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/alu/alu_ctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175076078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175076078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "../vhdl/alu/alu.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175076531 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu/alu.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175076531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175076531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-BHV " "Found design unit 1: mux_4x1-BHV" {  } { { "../vhdl/comb_logic/mux_4x1.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175076984 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../vhdl/comb_logic/mux_4x1.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175076984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175076984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-BHV " "Found design unit 1: mux_2x1-BHV" {  } { { "../vhdl/comb_logic/mux_2x1.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077109 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../vhdl/comb_logic/mux_2x1.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175077109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/comb_logic/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/comb_logic/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-BHV " "Found design unit 1: extender-BHV" {  } { { "../vhdl/comb_logic/extender.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077250 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../vhdl/comb_logic/extender.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175077250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../vhdl/comb_logic/decoder7seg.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077378 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../vhdl/comb_logic/decoder7seg.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175077378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers_file-async_read " "Found design unit 1: registers_file-async_read" {  } { { "../vhdl/seq_logic/registers_file.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077515 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers_file " "Found entity 1: registers_file" {  } { { "../vhdl/seq_logic/registers_file.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175077515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/seq_logic/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/seq_logic/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-ASYNC_RST " "Found design unit 1: reg-ASYNC_RST" {  } { { "../vhdl/seq_logic/reg.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077656 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../vhdl/seq_logic/reg.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175077656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/seq_logic/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/seq_logic/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-IO_WRAP " "Found design unit 1: memory-IO_WRAP" {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077812 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175077812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175077812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078000 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175078000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/mips_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /github/digital-design/final-project/vhdl/mips_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_LIB " "Found design unit 1: MIPS_LIB" {  } { { "../vhdl/MIPS_LIB.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/MIPS_LIB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175078125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-STR " "Found design unit 1: datapath-STR" {  } { { "../vhdl/datapath.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078297 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175078297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-FSM " "Found design unit 1: controller-FSM" {  } { { "../vhdl/controller.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078406 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175078406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/digital-design/final-project/vhdl/seq_logic/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/digital-design/final-project/vhdl/seq_logic/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../vhdl/seq_logic/ram.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../vhdl/seq_logic/ram.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554175078531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175078531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554175080078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:U_DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:U_DATAPATH\"" {  } { { "../vhdl/top_level.vhd" "U_DATAPATH" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175080515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:U_DATAPATH\|reg:U_PROGRAM_COUNTER " "Elaborating entity \"reg\" for hierarchy \"datapath:U_DATAPATH\|reg:U_PROGRAM_COUNTER\"" {  } { { "../vhdl/datapath.vhd" "U_PROGRAM_COUNTER" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175080766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:U_DATAPATH\|memory:U_MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\"" {  } { { "../vhdl/datapath.vhd" "U_MEMORY" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175080891 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data memory.vhd(15) " "VHDL Signal Declaration warning at memory.vhd(15): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554175080906 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OutPort memory.vhd(22) " "VHDL Signal Declaration warning at memory.vhd(22): used implicit default value for signal \"OutPort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554175080906 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_A " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_A\"" {  } { { "../vhdl/datapath.vhd" "U_MUX_2x1_A" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175081219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_B " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_B\"" {  } { { "../vhdl/datapath.vhd" "U_MUX_2x1_B" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175081312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_file datapath:U_DATAPATH\|registers_file:U_REGISTERS_FILE " "Elaborating entity \"registers_file\" for hierarchy \"datapath:U_DATAPATH\|registers_file:U_REGISTERS_FILE\"" {  } { { "../vhdl/datapath.vhd" "U_REGISTERS_FILE" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175081562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender datapath:U_DATAPATH\|extender:U_SIGN_EXTEND_MUX_4A " "Elaborating entity \"extender\" for hierarchy \"datapath:U_DATAPATH\|extender:U_SIGN_EXTEND_MUX_4A\"" {  } { { "../vhdl/datapath.vhd" "U_SIGN_EXTEND_MUX_4A" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175082125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:U_DATAPATH\|mux_4x1:U_MUX_4x1_A " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:U_DATAPATH\|mux_4x1:U_MUX_4x1_A\"" {  } { { "../vhdl/datapath.vhd" "U_MUX_4x1_A" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175082265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl datapath:U_DATAPATH\|alu_ctrl:U_ALU_CONTROLLER " "Elaborating entity \"alu_ctrl\" for hierarchy \"datapath:U_DATAPATH\|alu_ctrl:U_ALU_CONTROLLER\"" {  } { { "../vhdl/datapath.vhd" "U_ALU_CONTROLLER" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175082406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:U_DATAPATH\|alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:U_DATAPATH\|alu:U_ALU\"" {  } { { "../vhdl/datapath.vhd" "U_ALU" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175082578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U_CONTROLLER " "Elaborating entity \"controller\" for hierarchy \"controller:U_CONTROLLER\"" {  } { { "../vhdl/top_level.vhd" "U_CONTROLLER" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175083156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "../vhdl/top_level.vhd" "U_LED5" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175083312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] GND " "Pin \"led0\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] VCC " "Pin \"led0\[6\]\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] GND " "Pin \"led3\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] VCC " "Pin \"led3\[6\]\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[0\] GND " "Pin \"led4\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[1\] GND " "Pin \"led4\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[2\] GND " "Pin \"led4\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[3\] GND " "Pin \"led4\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[4\] GND " "Pin \"led4\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[5\] GND " "Pin \"led4\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[6\] VCC " "Pin \"led4\[6\]\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[0\] GND " "Pin \"led5\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[1\] GND " "Pin \"led5\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[2\] GND " "Pin \"led5\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[3\] GND " "Pin \"led5\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[4\] GND " "Pin \"led5\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[5\] GND " "Pin \"led5\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[6\] VCC " "Pin \"led5\[6\]\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554175086437 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554175086437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554175089328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554175089328 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50MHz " "No output dependent on input pin \"clk50MHz\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|clk50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "../vhdl/top_level.vhd" "" { Text "Y:/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554175090062 "|top_level|buttons[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554175090062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554175090062 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554175090062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554175090062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554175090140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 23:18:10 2019 " "Processing ended: Mon Apr 01 23:18:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554175090140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554175090140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554175090140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554175090140 ""}
