// Seed: 1712761231
module module_0 (
    output tri id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    output wire id_11,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    input tri0 id_15,
    output uwire id_16
);
  assign id_4 = 1;
  wire id_18;
  initial id_16 = ~1;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input  tri  id_0,
    output wor  id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  tri id_5 = 1;
  module_0(
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1
  );
endmodule
