{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 16:23:44 2017 " "Info: Processing started: Tue Jul 04 16:23:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RD -c RD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RD -c RD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador0a2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador0a2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador0a2 " "Info: Found entity 1: Contador0a2" {  } { { "Contador0a2.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador0a9HorasTESTE.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador0a9HorasTESTE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador0a9HorasTESTE " "Info: Found entity 1: Contador0a9HorasTESTE" {  } { { "Contador0a9HorasTESTE.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9HorasTESTE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderSelecao7seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecoderSelecao7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderSelecao7seg " "Info: Found entity 1: DecoderSelecao7seg" {  } { { "DecoderSelecao7seg.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/DecoderSelecao7seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderBCDAnodoComum.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoderBCDAnodoComum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBCDAnodoComum " "Info: Found entity 1: decoderBCDAnodoComum" {  } { { "decoderBCDAnodoComum.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/decoderBCDAnodoComum.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador4x4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexador4x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador4x4 " "Info: Found entity 1: multiplexador4x4" {  } { { "multiplexador4x4.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/multiplexador4x4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorModulo10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ContadorModulo10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorModulo10 " "Info: Found entity 1: ContadorModulo10" {  } { { "ContadorModulo10.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/ContadorModulo10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0a9v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador0a9v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador0a9v1 " "Info: Found entity 1: contador0a9v1" {  } { { "contador0a9v1.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/contador0a9v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0a5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador0a5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador0a5 " "Info: Found entity 1: contador0a5" {  } { { "contador0a5.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/contador0a5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorFrequencia32768hz.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DivisorFrequencia32768hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia32768hz " "Info: Found entity 1: DivisorFrequencia32768hz" {  } { { "DivisorFrequencia32768hz.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/DivisorFrequencia32768hz.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0a3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador0a3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador0a3 " "Info: Found entity 1: contador0a3" {  } { { "contador0a3.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/contador0a3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorFrequenciaPara64Hz.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DivisorFrequenciaPara64Hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequenciaPara64Hz " "Info: Found entity 1: DivisorFrequenciaPara64Hz" {  } { { "DivisorFrequenciaPara64Hz.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/DivisorFrequenciaPara64Hz.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RD " "Info: Found entity 1: RD" {  } { { "RD.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/RD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador0a9Horas.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador0a9Horas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador0a9Horas " "Info: Found entity 1: Contador0a9Horas" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador0a5Horas.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador0a5Horas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador0a5Horas " "Info: Found entity 1: Contador0a5Horas" {  } { { "Contador0a5Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a5Horas.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RD_Oficial.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RD_Oficial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RD_Oficial " "Info: Found entity 1: RD_Oficial" {  } { { "RD_Oficial.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/RD_Oficial.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TESTES.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TESTES.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTES " "Info: Found entity 1: TESTES" {  } { { "TESTES.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/TESTES.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CorretorOscilacaoBuzzer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CorretorOscilacaoBuzzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CorretorOscilacaoBuzzer " "Info: Found entity 1: CorretorOscilacaoBuzzer" {  } { { "CorretorOscilacaoBuzzer.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/CorretorOscilacaoBuzzer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador0a9Horas " "Info: Elaborating entity \"Contador0a9Horas\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Info: Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RD_Oficial.bdf " "Warning: Ignored assignments for entity \"RD_Oficial.bdf\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Blast FPGA\" -entity RD_Oficial.bdf " "Warning: Assignment of entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Blast FPGA\" -entity RD_Oficial.bdf is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity RD_Oficial.bdf -section_id eda_design_synthesis " "Warning: Assignment of entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity RD_Oficial.bdf -section_id eda_design_synthesis is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity RD_Oficial.bdf -section_id eda_design_synthesis " "Warning: Assignment of entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity RD_Oficial.bdf -section_id eda_design_synthesis is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity RD_Oficial.bdf -section_id eda_design_synthesis " "Warning: Assignment of entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity RD_Oficial.bdf -section_id eda_design_synthesis is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE blast.lmf -entity RD_Oficial.bdf -section_id eda_design_synthesis " "Warning: Assignment of entity set_global_assignment -name EDA_LMF_FILE blast.lmf -entity RD_Oficial.bdf -section_id eda_design_synthesis is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity RD_Oficial.bdf -section_id eda_design_synthesis " "Warning: Assignment of entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity RD_Oficial.bdf -section_id eda_design_synthesis is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity RD_Oficial.bdf -section_id eda_design_synthesis " "Warning: Assignment of entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity RD_Oficial.bdf -section_id eda_design_synthesis is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 16:23:45 2017 " "Info: Processing ended: Tue Jul 04 16:23:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 16:23:46 2017 " "Info: Processing started: Tue Jul 04 16:23:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RD -c RD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RD -c RD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "RD EP1K100QC208-3 " "Info: Selected device EP1K100QC208-3 for design \"RD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Jul 04 2017 16:23:46 " "Info: Started fitting attempt 1 on Tue Jul 04 2017 at 16:23:46" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 16:23:51 2017 " "Info: Processing ended: Tue Jul 04 16:23:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 16:23:52 2017 " "Info: Processing started: Tue Jul 04 16:23:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RD -c RD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RD -c RD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 16:23:52 2017 " "Info: Processing ended: Tue Jul 04 16:23:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 16:23:53 2017 " "Info: Processing started: Tue Jul 04 16:23:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RD -c RD " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RD -c RD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock1 " "Info: Assuming node \"Clock1\" is an undefined clock" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1392 496 664 1408 "Clock1" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PBIncremento/Decremento " "Info: Assuming node \"PBIncremento/Decremento\" is an undefined clock" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1304 472 696 1320 "PBIncremento/Decremento" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBIncremento/Decremento" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock1 register inst2 register inst1 108.7 MHz 9.2 ns Internal " "Info: Clock \"Clock1\" has Internal fmax of 108.7 MHz between source register \"inst2\" and destination register \"inst1\" (period= 9.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.400 ns + Longest register register " "Info: + Longest register to register delay is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC5_L35 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_L35; Fanout = 9; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.900 ns) 3.000 ns inst5~0 2 COMB LC1_L34 2 " "Info: 2: + IC(1.100 ns) + CELL(1.900 ns) = 3.000 ns; Loc. = LC1_L34; Fanout = 2; COMB Node = 'inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst2 inst5~0 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 2032 2536 2600 2112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.900 ns) 6.000 ns inst1~3 3 COMB LC6_L35 1 " "Info: 3: + IC(1.100 ns) + CELL(1.900 ns) = 6.000 ns; Loc. = LC6_L35; Fanout = 1; COMB Node = 'inst1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst5~0 inst1~3 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 7.400 ns inst1 4 REG LC3_L35 7 " "Info: 4: + IC(0.200 ns) + CELL(1.200 ns) = 7.400 ns; Loc. = LC3_L35; Fanout = 7; REG Node = 'inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { inst1~3 inst1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 67.57 % ) " "Info: Total cell delay = 5.000 ns ( 67.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 32.43 % ) " "Info: Total interconnect delay = 2.400 ns ( 32.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { inst2 inst5~0 inst1~3 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { inst2 {} inst5~0 {} inst1~3 {} inst1 {} } { 0.000ns 1.100ns 1.100ns 0.200ns } { 0.000ns 1.900ns 1.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 8.900 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock1\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock1 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1392 496 664 1408 "Clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.700 ns) 3.800 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.700 ns) = 3.800 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Clock1 inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.900 ns inst1 3 REG LC3_L35 7 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC3_L35; Fanout = 7; REG Node = 'inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 24.72 % ) " "Info: Total cell delay = 2.200 ns ( 24.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 75.28 % ) " "Info: Total interconnect delay = 6.700 ns ( 75.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 8.900 ns - Longest register " "Info: - Longest clock path from clock \"Clock1\" to source register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock1 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1392 496 664 1408 "Clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.700 ns) 3.800 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.700 ns) = 3.800 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Clock1 inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.900 ns inst2 3 REG LC5_L35 9 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC5_L35; Fanout = 9; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst2 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 24.72 % ) " "Info: Total cell delay = 2.200 ns ( 24.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 75.28 % ) " "Info: Total interconnect delay = 6.700 ns ( 75.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { inst2 inst5~0 inst1~3 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { inst2 {} inst5~0 {} inst1~3 {} inst1 {} } { 0.000ns 1.100ns 1.100ns 0.200ns } { 0.000ns 1.900ns 1.900ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PBIncremento/Decremento register inst2 register inst1 108.7 MHz 9.2 ns Internal " "Info: Clock \"PBIncremento/Decremento\" has Internal fmax of 108.7 MHz between source register \"inst2\" and destination register \"inst1\" (period= 9.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.400 ns + Longest register register " "Info: + Longest register to register delay is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC5_L35 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_L35; Fanout = 9; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.900 ns) 3.000 ns inst5~0 2 COMB LC1_L34 2 " "Info: 2: + IC(1.100 ns) + CELL(1.900 ns) = 3.000 ns; Loc. = LC1_L34; Fanout = 2; COMB Node = 'inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst2 inst5~0 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 2032 2536 2600 2112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.900 ns) 6.000 ns inst1~3 3 COMB LC6_L35 1 " "Info: 3: + IC(1.100 ns) + CELL(1.900 ns) = 6.000 ns; Loc. = LC6_L35; Fanout = 1; COMB Node = 'inst1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst5~0 inst1~3 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 7.400 ns inst1 4 REG LC3_L35 7 " "Info: 4: + IC(0.200 ns) + CELL(1.200 ns) = 7.400 ns; Loc. = LC3_L35; Fanout = 7; REG Node = 'inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { inst1~3 inst1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 67.57 % ) " "Info: Total cell delay = 5.000 ns ( 67.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 32.43 % ) " "Info: Total interconnect delay = 2.400 ns ( 32.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { inst2 inst5~0 inst1~3 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { inst2 {} inst5~0 {} inst1~3 {} inst1 {} } { 0.000ns 1.100ns 1.100ns 0.200ns } { 0.000ns 1.900ns 1.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PBIncremento/Decremento destination 9.100 ns + Shortest register " "Info: + Shortest clock path from clock \"PBIncremento/Decremento\" to destination register is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns PBIncremento/Decremento 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'PBIncremento/Decremento'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBIncremento/Decremento } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1304 472 696 1320 "PBIncremento/Decremento" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 4.000 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 4.000 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PBIncremento/Decremento inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 9.100 ns inst1 3 REG LC3_L35 7 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 9.100 ns; Loc. = LC3_L35; Fanout = 7; REG Node = 'inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 26.37 % ) " "Info: Total cell delay = 2.400 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 73.63 % ) " "Info: Total interconnect delay = 6.700 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PBIncremento/Decremento source 9.100 ns - Longest register " "Info: - Longest clock path from clock \"PBIncremento/Decremento\" to source register is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns PBIncremento/Decremento 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'PBIncremento/Decremento'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBIncremento/Decremento } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1304 472 696 1320 "PBIncremento/Decremento" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 4.000 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 4.000 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PBIncremento/Decremento inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 9.100 ns inst2 3 REG LC5_L35 9 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 9.100 ns; Loc. = LC5_L35; Fanout = 9; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst2 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 26.37 % ) " "Info: Total cell delay = 2.400 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 73.63 % ) " "Info: Total interconnect delay = 6.700 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { inst2 inst5~0 inst1~3 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { inst2 {} inst5~0 {} inst1~3 {} inst1 {} } { 0.000ns 1.100ns 1.100ns 0.200ns } { 0.000ns 1.900ns 1.900ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst2 PbUpDown Clock1 -2.400 ns register " "Info: tsu for register \"inst2\" (data pin = \"PbUpDown\", clock pin = \"Clock1\") is -2.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns + Longest pin register " "Info: + Longest pin to register delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns PbUpDown 1 PIN PIN_78 6 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_78; Fanout = 6; PIN Node = 'PbUpDown'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PbUpDown } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 3360 2160 2328 3376 "PbUpDown" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.700 ns) 4.100 ns inst2~3 2 COMB LC7_L35 1 " "Info: 2: + IC(1.900 ns) + CELL(1.700 ns) = 4.100 ns; Loc. = LC7_L35; Fanout = 1; COMB Node = 'inst2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { PbUpDown inst2~3 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 5.800 ns inst2 3 REG LC5_L35 9 " "Info: 3: + IC(0.200 ns) + CELL(1.500 ns) = 5.800 ns; Loc. = LC5_L35; Fanout = 9; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { inst2~3 inst2 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 63.79 % ) " "Info: Total cell delay = 3.700 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 36.21 % ) " "Info: Total interconnect delay = 2.100 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { PbUpDown inst2~3 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { PbUpDown {} PbUpDown~out {} inst2~3 {} inst2 {} } { 0.000ns 0.000ns 1.900ns 0.200ns } { 0.000ns 0.500ns 1.700ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 8.900 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock1\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock1 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1392 496 664 1408 "Clock1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.700 ns) 3.800 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.700 ns) = 3.800 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Clock1 inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.900 ns inst2 3 REG LC5_L35 9 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC5_L35; Fanout = 9; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst2 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3568 3632 1312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 24.72 % ) " "Info: Total cell delay = 2.200 ns ( 24.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 75.28 % ) " "Info: Total interconnect delay = 6.700 ns ( 75.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { PbUpDown inst2~3 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { PbUpDown {} PbUpDown~out {} inst2~3 {} inst2 {} } { 0.000ns 0.000ns 1.900ns 0.200ns } { 0.000ns 0.500ns 1.700ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1 inst27 inst2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { Clock1 {} Clock1~out {} inst27 {} inst2 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PBIncremento/Decremento PulsoProximo inst 23.100 ns register " "Info: tco from clock \"PBIncremento/Decremento\" to destination pin \"PulsoProximo\" through register \"inst\" is 23.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PBIncremento/Decremento source 9.100 ns + Longest register " "Info: + Longest clock path from clock \"PBIncremento/Decremento\" to source register is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns PBIncremento/Decremento 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'PBIncremento/Decremento'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBIncremento/Decremento } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1304 472 696 1320 "PBIncremento/Decremento" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 4.000 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 4.000 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PBIncremento/Decremento inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 9.100 ns inst 3 REG LC6_L34 8 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 9.100 ns; Loc. = LC6_L34; Fanout = 8; REG Node = 'inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3256 3320 1312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 26.37 % ) " "Info: Total cell delay = 2.400 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 73.63 % ) " "Info: Total interconnect delay = 6.700 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3256 3320 1312 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.900 ns + Longest register pin " "Info: + Longest register to pin delay is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC6_L34 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_L34; Fanout = 8; REG Node = 'inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3256 3320 1312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.200 ns) 3.300 ns inst54~0 2 COMB LC2_L35 1 " "Info: 2: + IC(1.100 ns) + CELL(2.200 ns) = 3.300 ns; Loc. = LC2_L35; Fanout = 1; COMB Node = 'inst54~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst inst54~0 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 344 4032 4112 408 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(8.500 ns) 12.900 ns PulsoProximo 3 PIN PIN_63 0 " "Info: 3: + IC(1.100 ns) + CELL(8.500 ns) = 12.900 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'PulsoProximo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { inst54~0 PulsoProximo } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 152 4064 4080 328 "PulsoProximo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 82.95 % ) " "Info: Total cell delay = 10.700 ns ( 82.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 17.05 % ) " "Info: Total interconnect delay = 2.200 ns ( 17.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { inst inst54~0 PulsoProximo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { inst {} inst54~0 {} PulsoProximo {} } { 0.000ns 1.100ns 1.100ns } { 0.000ns 2.200ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { inst inst54~0 PulsoProximo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { inst {} inst54~0 {} PulsoProximo {} } { 0.000ns 1.100ns 1.100ns } { 0.000ns 2.200ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst1 PbUpDown PBIncremento/Decremento 6.600 ns register " "Info: th for register \"inst1\" (data pin = \"PbUpDown\", clock pin = \"PBIncremento/Decremento\") is 6.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PBIncremento/Decremento destination 9.100 ns + Longest register " "Info: + Longest clock path from clock \"PBIncremento/Decremento\" to destination register is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns PBIncremento/Decremento 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'PBIncremento/Decremento'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBIncremento/Decremento } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1304 472 696 1320 "PBIncremento/Decremento" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 4.000 ns inst27 2 COMB LC1_H19 4 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 4.000 ns; Loc. = LC1_H19; Fanout = 4; COMB Node = 'inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PBIncremento/Decremento inst27 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1248 1104 1168 1296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 9.100 ns inst1 3 REG LC3_L35 7 " "Info: 3: + IC(5.100 ns) + CELL(0.000 ns) = 9.100 ns; Loc. = LC3_L35; Fanout = 7; REG Node = 'inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst27 inst1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 26.37 % ) " "Info: Total cell delay = 2.400 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 73.63 % ) " "Info: Total interconnect delay = 6.700 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns PbUpDown 1 PIN PIN_78 6 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_78; Fanout = 6; PIN Node = 'PbUpDown'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PbUpDown } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 3360 2160 2328 3376 "PbUpDown" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 3.400 ns inst1 2 REG LC3_L35 7 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC3_L35; Fanout = 7; REG Node = 'inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PbUpDown inst1 } "NODE_NAME" } } { "Contador0a9Horas.bdf" "" { Schematic "D:/UEFS/CD/Problema 2/Relogio Digital/Contador0a9Horas.bdf" { { 1232 3408 3472 1312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 44.12 % ) " "Info: Total cell delay = 1.500 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 55.88 % ) " "Info: Total interconnect delay = 1.900 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { PbUpDown inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { PbUpDown {} PbUpDown~out {} inst1 {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { PBIncremento/Decremento inst27 inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { PBIncremento/Decremento {} PBIncremento/Decremento~out {} inst27 {} inst1 {} } { 0.000ns 0.000ns 1.600ns 5.100ns } { 0.000ns 0.500ns 1.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { PbUpDown inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { PbUpDown {} PbUpDown~out {} inst1 {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 16:23:54 2017 " "Info: Processing ended: Tue Jul 04 16:23:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
