###############################################################################
# Created by write_sdc
###############################################################################
current_design add3x64
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1000 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[0]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[10]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[11]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[12]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[13]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[14]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[15]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[16]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[17]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[18]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[19]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[1]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[20]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[21]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[22]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[23]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[24]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[25]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[26]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[27]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[28]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[29]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[2]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[30]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[31]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[32]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[33]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[34]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[35]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[36]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[37]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[38]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[39]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[3]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[40]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[41]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[42]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[43]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[44]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[45]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[46]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[47]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[48]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[49]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[4]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[50]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[51]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[52]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[53]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[54]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[55]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[56]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[57]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[58]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[59]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[5]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[60]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[61]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[62]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[63]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[6]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[7]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[8]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in1[9]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[0]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[10]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[11]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[12]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[13]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[14]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[15]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[16]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[17]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[18]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[19]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[1]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[20]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[21]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[22]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[23]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[24]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[25]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[26]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[27]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[28]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[29]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[2]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[30]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[31]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[32]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[33]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[34]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[35]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[36]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[37]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[38]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[39]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[3]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[40]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[41]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[42]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[43]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[44]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[45]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[46]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[47]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[48]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[49]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[4]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[50]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[51]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[52]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[53]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[54]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[55]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[56]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[57]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[58]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[59]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[5]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[60]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[61]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[62]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[63]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[6]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[7]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[8]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in2[9]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[0]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[10]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[11]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[12]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[13]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[14]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[15]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[16]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[17]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[18]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[19]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[1]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[20]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[21]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[22]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[23]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[24]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[25]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[26]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[27]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[28]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[29]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[2]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[30]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[31]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[32]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[33]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[34]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[35]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[36]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[37]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[38]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[39]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[3]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[40]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[41]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[42]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[43]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[44]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[45]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[46]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[47]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[48]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[49]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[4]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[50]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[51]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[52]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[53]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[54]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[55]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[56]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[57]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[58]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[59]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[5]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[60]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[61]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[62]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[63]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[6]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[7]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[8]}]
set_input_delay 0.9000 -clock [get_clocks {clk}] -add_delay [get_ports {in3[9]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[0]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[10]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[11]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[12]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[13]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[14]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[15]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[16]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[17]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[18]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[19]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[1]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[20]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[21]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[22]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[23]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[24]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[25]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[26]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[27]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[28]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[29]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[2]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[30]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[31]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[32]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[33]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[34]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[35]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[36]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[37]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[38]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[39]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[3]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[40]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[41]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[42]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[43]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[44]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[45]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[46]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[47]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[48]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[49]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[4]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[50]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[51]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[52]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[53]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[54]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[55]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[56]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[57]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[58]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[59]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[5]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[60]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[61]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[62]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[63]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[6]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[7]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[8]}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {out[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out[63]}]
set_load -pin_load 0.0334 [get_ports {out[62]}]
set_load -pin_load 0.0334 [get_ports {out[61]}]
set_load -pin_load 0.0334 [get_ports {out[60]}]
set_load -pin_load 0.0334 [get_ports {out[59]}]
set_load -pin_load 0.0334 [get_ports {out[58]}]
set_load -pin_load 0.0334 [get_ports {out[57]}]
set_load -pin_load 0.0334 [get_ports {out[56]}]
set_load -pin_load 0.0334 [get_ports {out[55]}]
set_load -pin_load 0.0334 [get_ports {out[54]}]
set_load -pin_load 0.0334 [get_ports {out[53]}]
set_load -pin_load 0.0334 [get_ports {out[52]}]
set_load -pin_load 0.0334 [get_ports {out[51]}]
set_load -pin_load 0.0334 [get_ports {out[50]}]
set_load -pin_load 0.0334 [get_ports {out[49]}]
set_load -pin_load 0.0334 [get_ports {out[48]}]
set_load -pin_load 0.0334 [get_ports {out[47]}]
set_load -pin_load 0.0334 [get_ports {out[46]}]
set_load -pin_load 0.0334 [get_ports {out[45]}]
set_load -pin_load 0.0334 [get_ports {out[44]}]
set_load -pin_load 0.0334 [get_ports {out[43]}]
set_load -pin_load 0.0334 [get_ports {out[42]}]
set_load -pin_load 0.0334 [get_ports {out[41]}]
set_load -pin_load 0.0334 [get_ports {out[40]}]
set_load -pin_load 0.0334 [get_ports {out[39]}]
set_load -pin_load 0.0334 [get_ports {out[38]}]
set_load -pin_load 0.0334 [get_ports {out[37]}]
set_load -pin_load 0.0334 [get_ports {out[36]}]
set_load -pin_load 0.0334 [get_ports {out[35]}]
set_load -pin_load 0.0334 [get_ports {out[34]}]
set_load -pin_load 0.0334 [get_ports {out[33]}]
set_load -pin_load 0.0334 [get_ports {out[32]}]
set_load -pin_load 0.0334 [get_ports {out[31]}]
set_load -pin_load 0.0334 [get_ports {out[30]}]
set_load -pin_load 0.0334 [get_ports {out[29]}]
set_load -pin_load 0.0334 [get_ports {out[28]}]
set_load -pin_load 0.0334 [get_ports {out[27]}]
set_load -pin_load 0.0334 [get_ports {out[26]}]
set_load -pin_load 0.0334 [get_ports {out[25]}]
set_load -pin_load 0.0334 [get_ports {out[24]}]
set_load -pin_load 0.0334 [get_ports {out[23]}]
set_load -pin_load 0.0334 [get_ports {out[22]}]
set_load -pin_load 0.0334 [get_ports {out[21]}]
set_load -pin_load 0.0334 [get_ports {out[20]}]
set_load -pin_load 0.0334 [get_ports {out[19]}]
set_load -pin_load 0.0334 [get_ports {out[18]}]
set_load -pin_load 0.0334 [get_ports {out[17]}]
set_load -pin_load 0.0334 [get_ports {out[16]}]
set_load -pin_load 0.0334 [get_ports {out[15]}]
set_load -pin_load 0.0334 [get_ports {out[14]}]
set_load -pin_load 0.0334 [get_ports {out[13]}]
set_load -pin_load 0.0334 [get_ports {out[12]}]
set_load -pin_load 0.0334 [get_ports {out[11]}]
set_load -pin_load 0.0334 [get_ports {out[10]}]
set_load -pin_load 0.0334 [get_ports {out[9]}]
set_load -pin_load 0.0334 [get_ports {out[8]}]
set_load -pin_load 0.0334 [get_ports {out[7]}]
set_load -pin_load 0.0334 [get_ports {out[6]}]
set_load -pin_load 0.0334 [get_ports {out[5]}]
set_load -pin_load 0.0334 [get_ports {out[4]}]
set_load -pin_load 0.0334 [get_ports {out[3]}]
set_load -pin_load 0.0334 [get_ports {out[2]}]
set_load -pin_load 0.0334 [get_ports {out[1]}]
set_load -pin_load 0.0334 [get_ports {out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in3[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_capacitance 0.2000 [current_design]
set_max_fanout 10.0000 [current_design]
