--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Hex427Seg_sch.twx Hex427Seg_sch.ncd -o
Hex427Seg_sch.twr Hex427Seg_sch.pcf -ucf Hex427Seg.ucf

Design file:              Hex427Seg_sch.ncd
Physical constraint file: Hex427Seg_sch.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 190 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.600ns.
--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_17 (SLICE_X9Y13.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_1 (FF)
  Destination:          M0/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.132 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_1 to M0/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.BQ        Tcko                  0.269   M0/clkdiv<3>
                                                       M0/clkdiv_1
    SLICE_X9Y9.B2        net (fanout=1)        0.447   M0/clkdiv<1>
    SLICE_X9Y9.COUT      Topcyb                0.377   M0/clkdiv<3>
                                                       M0/clkdiv<1>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.COUT     Tbyp                  0.058   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.COUT     Tbyp                  0.058   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CLK      Tcinck                0.162   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.982ns logic, 0.447ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_5 (FF)
  Destination:          M0/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.132 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_5 to M0/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.269   M0/clkdiv<7>
                                                       M0/clkdiv_5
    SLICE_X9Y10.B2       net (fanout=1)        0.447   M0/clkdiv<5>
    SLICE_X9Y10.COUT     Topcyb                0.377   M0/clkdiv<7>
                                                       M0/clkdiv<5>_rt
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.COUT     Tbyp                  0.058   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CLK      Tcinck                0.162   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.924ns logic, 0.447ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_2 (FF)
  Destination:          M0/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.132 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_2 to M0/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.CQ        Tcko                  0.269   M0/clkdiv<3>
                                                       M0/clkdiv_2
    SLICE_X9Y9.C2        net (fanout=1)        0.445   M0/clkdiv<2>
    SLICE_X9Y9.COUT      Topcyc                0.288   M0/clkdiv<3>
                                                       M0/clkdiv<2>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.COUT     Tbyp                  0.058   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.COUT     Tbyp                  0.058   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CLK      Tcinck                0.162   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.893ns logic, 0.445ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_13 (SLICE_X9Y12.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_1 (FF)
  Destination:          M0/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.133 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_1 to M0/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.BQ        Tcko                  0.269   M0/clkdiv<3>
                                                       M0/clkdiv_1
    SLICE_X9Y9.B2        net (fanout=1)        0.447   M0/clkdiv<1>
    SLICE_X9Y9.COUT      Topcyb                0.377   M0/clkdiv<3>
                                                       M0/clkdiv<1>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.COUT     Tbyp                  0.058   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CLK      Tcinck                0.162   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
                                                       M0/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.924ns logic, 0.447ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_5 (FF)
  Destination:          M0/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.133 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_5 to M0/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.269   M0/clkdiv<7>
                                                       M0/clkdiv_5
    SLICE_X9Y10.B2       net (fanout=1)        0.447   M0/clkdiv<5>
    SLICE_X9Y10.COUT     Topcyb                0.377   M0/clkdiv<7>
                                                       M0/clkdiv<5>_rt
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CLK      Tcinck                0.162   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
                                                       M0/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.866ns logic, 0.447ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_2 (FF)
  Destination:          M0/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.133 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_2 to M0/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.CQ        Tcko                  0.269   M0/clkdiv<3>
                                                       M0/clkdiv_2
    SLICE_X9Y9.C2        net (fanout=1)        0.445   M0/clkdiv<2>
    SLICE_X9Y9.COUT      Topcyc                0.288   M0/clkdiv<3>
                                                       M0/clkdiv<2>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.COUT     Tbyp                  0.058   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CLK      Tcinck                0.162   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
                                                       M0/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.835ns logic, 0.445ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_16 (SLICE_X9Y13.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_1 (FF)
  Destination:          M0/clkdiv_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.132 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_1 to M0/clkdiv_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.BQ        Tcko                  0.269   M0/clkdiv<3>
                                                       M0/clkdiv_1
    SLICE_X9Y9.B2        net (fanout=1)        0.447   M0/clkdiv<1>
    SLICE_X9Y9.COUT      Topcyb                0.377   M0/clkdiv<3>
                                                       M0/clkdiv<1>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.COUT     Tbyp                  0.058   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.COUT     Tbyp                  0.058   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CLK      Tcinck                0.088   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_16
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.908ns logic, 0.447ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_5 (FF)
  Destination:          M0/clkdiv_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.132 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_5 to M0/clkdiv_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.269   M0/clkdiv<7>
                                                       M0/clkdiv_5
    SLICE_X9Y10.B2       net (fanout=1)        0.447   M0/clkdiv<5>
    SLICE_X9Y10.COUT     Topcyb                0.377   M0/clkdiv<7>
                                                       M0/clkdiv<5>_rt
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.COUT     Tbyp                  0.058   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CLK      Tcinck                0.088   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_16
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.850ns logic, 0.447ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkdiv_2 (FF)
  Destination:          M0/clkdiv_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.264ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.132 - 0.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkdiv_2 to M0/clkdiv_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.CQ        Tcko                  0.269   M0/clkdiv<3>
                                                       M0/clkdiv_2
    SLICE_X9Y9.C2        net (fanout=1)        0.445   M0/clkdiv<2>
    SLICE_X9Y9.COUT      Topcyc                0.288   M0/clkdiv<3>
                                                       M0/clkdiv<2>_rt
                                                       M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<3>
    SLICE_X9Y10.COUT     Tbyp                  0.058   M0/clkdiv<7>
                                                       M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<7>
    SLICE_X9Y11.COUT     Tbyp                  0.058   M0/clkdiv<11>
                                                       M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<11>
    SLICE_X9Y12.COUT     Tbyp                  0.058   M0/clkdiv<15>
                                                       M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CIN      net (fanout=1)        0.000   M0/Mcount_clkdiv_cy<15>
    SLICE_X9Y13.CLK      Tcinck                0.088   M0/clkdiv<18>
                                                       M0/Mcount_clkdiv_xor<18>
                                                       M0/clkdiv_16
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.819ns logic, 0.445ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_3 (SLICE_X9Y9.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clkdiv_3 (FF)
  Destination:          M0/clkdiv_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clkdiv_3 to M0/clkdiv_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.DQ        Tcko                  0.100   M0/clkdiv<3>
                                                       M0/clkdiv_3
    SLICE_X9Y9.D3        net (fanout=1)        0.130   M0/clkdiv<3>
    SLICE_X9Y9.CLK       Tah         (-Th)    -0.006   M0/clkdiv<3>
                                                       M0/clkdiv<3>_rt
                                                       M0/Mcount_clkdiv_cy<3>
                                                       M0/clkdiv_3
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.106ns logic, 0.130ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_7 (SLICE_X9Y10.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clkdiv_7 (FF)
  Destination:          M0/clkdiv_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clkdiv_7 to M0/clkdiv_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.100   M0/clkdiv<7>
                                                       M0/clkdiv_7
    SLICE_X9Y10.D3       net (fanout=1)        0.130   M0/clkdiv<7>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.006   M0/clkdiv<7>
                                                       M0/clkdiv<7>_rt
                                                       M0/Mcount_clkdiv_cy<7>
                                                       M0/clkdiv_7
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.106ns logic, 0.130ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkdiv_11 (SLICE_X9Y11.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clkdiv_11 (FF)
  Destination:          M0/clkdiv_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clkdiv_11 to M0/clkdiv_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.DQ       Tcko                  0.100   M0/clkdiv<11>
                                                       M0/clkdiv_11
    SLICE_X9Y11.D3       net (fanout=1)        0.130   M0/clkdiv<11>
    SLICE_X9Y11.CLK      Tah         (-Th)    -0.006   M0/clkdiv<11>
                                                       M0/clkdiv<11>_rt
                                                       M0/Mcount_clkdiv_cy<11>
                                                       M0/clkdiv_11
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.106ns logic, 0.130ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M0/clkdiv<3>/SR
  Logical resource: M0/clkdiv_0/SR
  Location pin: SLICE_X9Y9.SR
  Clock network: XLXN_19
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M0/clkdiv<3>/SR
  Logical resource: M0/clkdiv_1/SR
  Location pin: SLICE_X9Y9.SR
  Clock network: XLXN_19
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.488|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 190 paths, 0 nets, and 29 connections

Design statistics:
   Minimum period:   1.600ns{1}   (Maximum frequency: 625.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 14 14:30:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



