// Seed: 2737024536
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  assign module_1.type_7 = 0;
endmodule
module module_1;
  assign id_1 = -1;
  reg id_3 = id_1;
  tri id_4 = -1 + 1;
  initial id_2 <= id_1;
  module_0 modCall_1 (id_4);
  assign id_2 = id_2;
  wire id_5, id_6;
  assign id_2 = 1;
  assign id_4 = id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_3 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  localparam id_4 = id_4;
  assign id_5 = id_1;
  assign id_6 = 1;
  assign module_4.type_1 = 0;
  wire id_7;
endmodule
module module_4 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4
);
  assign id_1 = -1'b0 == -1;
  module_3 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  wire id_6, id_7, id_8 = -1'b0;
endmodule
