# Makefile for building 'school' executable

# Define the compiler
CC = gcc

# Define source files
SRC = main.c school.c

# Define object files based on source files
OBJ = $(SRC:.c=.o)

# Define the name of the executable
NAME = school

# Define the default rule to build the executable
all: $(NAME)

# Rule to build the executable
$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Rule to compile .c files into .o files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule to remove object files and the executable
clean:
	rm -f $(OBJ) $(NAME)
