#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jan 13 22:19:06 2025
# Process ID: 18996
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15016 D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_ports KEY]
delete_bd_objs [get_bd_nets Net] [get_bd_cells xlslice_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
undo
undo
undo
generate_target all [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3
endgroup
delete_bd_objs [get_bd_cells xlslice_3]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins processing_system7_0/GPIO_T]
save_bd_design
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
generate_target all [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
refresh_design
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_I]
endgroup
undo
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_nets processing_system7_0_GPIO_T] [get_bd_cells xlslice_2]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_I]
endgroup
delete_bd_objs [get_bd_ports KEY]
save_bd_design
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
generate_target all [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
refresh_design
set_property package_pin "" [get_ports [list  {GPIO_I_0[1]}]]
place_ports {GPIO_I_0[1]} A16
place_ports {GPIO_I_0[0]} A17
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/ZYNQ_CORE_wrapper.xsa
