-- ==============================================================
-- Generated by Vitis HLS v2024.2.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity harness is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 1024;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of harness is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "harness_harness,hls_ip_2024_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvc1902-vsva2197-2MP-e-S,HLS_INPUT_CLOCK=3.030000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.892000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=57,HLS_SYN_DSP=0,HLS_SYN_FF=55409,HLS_SYN_LUT=53593,HLS_VERSION=2024_2_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal numEvents : STD_LOGIC_VECTOR (31 downto 0);
    signal inputNumList : STD_LOGIC_VECTOR (63 downto 0);
    signal inFeatureList : STD_LOGIC_VECTOR (63 downto 0);
    signal outputNumList : STD_LOGIC_VECTOR (63 downto 0);
    signal outFeatureList : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (1023 downto 0);
    signal gmem0_0_RLAST : STD_LOGIC;
    signal gmem0_0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem1_0_AWREADY : STD_LOGIC;
    signal gmem1_0_WREADY : STD_LOGIC;
    signal gmem1_0_ARREADY : STD_LOGIC;
    signal gmem1_0_RVALID : STD_LOGIC;
    signal gmem1_0_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem1_0_RLAST : STD_LOGIC;
    signal gmem1_0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_0_BVALID : STD_LOGIC;
    signal gmem1_0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_outputNumList_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_outputNumList_c_write : STD_LOGIC;
    signal entry_proc_U0_outFeatureList_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_outFeatureList_c_write : STD_LOGIC;
    signal load_U0_ap_start : STD_LOGIC;
    signal load_U0_ap_done : STD_LOGIC;
    signal load_U0_ap_continue : STD_LOGIC;
    signal load_U0_ap_idle : STD_LOGIC;
    signal load_U0_ap_ready : STD_LOGIC;
    signal load_U0_start_out : STD_LOGIC;
    signal load_U0_start_write : STD_LOGIC;
    signal load_U0_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal load_U0_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_U0_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_U0_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_U0_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_U0_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_U0_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_U0_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_U0_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_U0_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_U0_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_U0_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_U0_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal load_U0_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (1023 downto 0);
    signal load_U0_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (127 downto 0);
    signal load_U0_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal load_U0_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_U0_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_U0_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal load_U0_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_U0_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_U0_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_U0_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_U0_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_U0_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_U0_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_U0_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_U0_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_U0_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_U0_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_U0_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal load_U0_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal load_U0_inputStream_0_din : STD_LOGIC_VECTOR (295 downto 0);
    signal load_U0_inputStream_0_write : STD_LOGIC;
    signal load_U0_inputStream_1_din : STD_LOGIC_VECTOR (295 downto 0);
    signal load_U0_inputStream_1_write : STD_LOGIC;
    signal load_U0_numStream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal load_U0_numStream_write : STD_LOGIC;
    signal inference_U0_ap_start : STD_LOGIC;
    signal inference_U0_ap_done : STD_LOGIC;
    signal inference_U0_ap_continue : STD_LOGIC;
    signal inference_U0_ap_idle : STD_LOGIC;
    signal inference_U0_ap_ready : STD_LOGIC;
    signal inference_U0_inputStream_0_read : STD_LOGIC;
    signal inference_U0_inputStream_1_read : STD_LOGIC;
    signal inference_U0_outputStream_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal inference_U0_outputStream_0_write : STD_LOGIC;
    signal inference_U0_outputStream_0_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_outputStream_0_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_outputStream_1_din : STD_LOGIC_VECTOR (127 downto 0);
    signal inference_U0_outputStream_1_write : STD_LOGIC;
    signal inference_U0_outputStream_1_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_outputStream_1_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_lastStream_din : STD_LOGIC_VECTOR (0 downto 0);
    signal inference_U0_lastStream_write : STD_LOGIC;
    signal inference_U0_lastStream_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_lastStream_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_lastStream_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal inference_U0_lastStream_1_write : STD_LOGIC;
    signal inference_U0_lastStream_1_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_lastStream_1_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal inference_U0_numStream_read : STD_LOGIC;
    signal store_U0_ap_start : STD_LOGIC;
    signal store_U0_ap_done : STD_LOGIC;
    signal store_U0_ap_continue : STD_LOGIC;
    signal store_U0_ap_idle : STD_LOGIC;
    signal store_U0_ap_ready : STD_LOGIC;
    signal store_U0_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal store_U0_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal store_U0_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal store_U0_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal store_U0_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal store_U0_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal store_U0_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal store_U0_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal store_U0_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal store_U0_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal store_U0_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal store_U0_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal store_U0_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal store_U0_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal store_U0_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal store_U0_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal store_U0_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal store_U0_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal store_U0_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal store_U0_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal store_U0_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal store_U0_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal store_U0_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal store_U0_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal store_U0_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal store_U0_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal store_U0_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal store_U0_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal store_U0_outputNumList_read : STD_LOGIC;
    signal store_U0_outFeatureList_read : STD_LOGIC;
    signal store_U0_outputStream_0_read : STD_LOGIC;
    signal store_U0_outputStream_1_read : STD_LOGIC;
    signal store_U0_lastStream_read : STD_LOGIC;
    signal store_U0_lastStream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_lastStream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_lastStream_1_read : STD_LOGIC;
    signal store_U0_lastStream_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal store_U0_lastStream_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outputNumList_c_full_n : STD_LOGIC;
    signal outputNumList_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal outputNumList_c_empty_n : STD_LOGIC;
    signal outputNumList_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outputNumList_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outFeatureList_c_full_n : STD_LOGIC;
    signal outFeatureList_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal outFeatureList_c_empty_n : STD_LOGIC;
    signal outFeatureList_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outFeatureList_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inputStream_0_full_n : STD_LOGIC;
    signal inputStream_0_dout : STD_LOGIC_VECTOR (295 downto 0);
    signal inputStream_0_empty_n : STD_LOGIC;
    signal inputStream_0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inputStream_0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inputStream_1_full_n : STD_LOGIC;
    signal inputStream_1_dout : STD_LOGIC_VECTOR (295 downto 0);
    signal inputStream_1_empty_n : STD_LOGIC;
    signal inputStream_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inputStream_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numStream_full_n : STD_LOGIC;
    signal numStream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numStream_empty_n : STD_LOGIC;
    signal numStream_num_data_valid : STD_LOGIC_VECTOR (13 downto 0);
    signal numStream_fifo_cap : STD_LOGIC_VECTOR (13 downto 0);
    signal outputStream_0_full_n : STD_LOGIC;
    signal outputStream_0_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal outputStream_0_empty_n : STD_LOGIC;
    signal outputStream_0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outputStream_0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal outputStream_1_full_n : STD_LOGIC;
    signal outputStream_1_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal outputStream_1_empty_n : STD_LOGIC;
    signal outputStream_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal outputStream_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal lastStream_full_n : STD_LOGIC;
    signal lastStream_almost_full_n : STD_LOGIC;
    signal lastStream_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal lastStream_empty_n : STD_LOGIC;
    signal lastStream_almost_empty_n : STD_LOGIC;
    signal lastStream_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal lastStream_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal lastStream_1_full_n : STD_LOGIC;
    signal lastStream_1_almost_full_n : STD_LOGIC;
    signal lastStream_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal lastStream_1_empty_n : STD_LOGIC;
    signal lastStream_1_almost_empty_n : STD_LOGIC;
    signal lastStream_1_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal lastStream_1_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_load_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_load_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_store_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_store_U0_ap_ready : STD_LOGIC;
    signal start_for_inference_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_inference_U0_full_n : STD_LOGIC;
    signal start_for_inference_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_inference_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component harness_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outputNumList : IN STD_LOGIC_VECTOR (63 downto 0);
        outputNumList_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        outputNumList_c_full_n : IN STD_LOGIC;
        outputNumList_c_write : OUT STD_LOGIC;
        outputNumList_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outputNumList_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outFeatureList : IN STD_LOGIC_VECTOR (63 downto 0);
        outFeatureList_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        outFeatureList_c_full_n : IN STD_LOGIC;
        outFeatureList_c_write : OUT STD_LOGIC;
        outFeatureList_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outFeatureList_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component harness_load IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numEvents : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (1023 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (1023 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        inputNumList : IN STD_LOGIC_VECTOR (63 downto 0);
        inFeatureList : IN STD_LOGIC_VECTOR (63 downto 0);
        inputStream_0_din : OUT STD_LOGIC_VECTOR (295 downto 0);
        inputStream_0_full_n : IN STD_LOGIC;
        inputStream_0_write : OUT STD_LOGIC;
        inputStream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inputStream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inputStream_1_din : OUT STD_LOGIC_VECTOR (295 downto 0);
        inputStream_1_full_n : IN STD_LOGIC;
        inputStream_1_write : OUT STD_LOGIC;
        inputStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inputStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numStream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numStream_full_n : IN STD_LOGIC;
        numStream_write : OUT STD_LOGIC;
        numStream_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        numStream_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component harness_inference IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numEvents : IN STD_LOGIC_VECTOR (31 downto 0);
        inputStream_0_dout : IN STD_LOGIC_VECTOR (295 downto 0);
        inputStream_0_empty_n : IN STD_LOGIC;
        inputStream_0_read : OUT STD_LOGIC;
        inputStream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inputStream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inputStream_1_dout : IN STD_LOGIC_VECTOR (295 downto 0);
        inputStream_1_empty_n : IN STD_LOGIC;
        inputStream_1_read : OUT STD_LOGIC;
        inputStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inputStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outputStream_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        outputStream_0_full_n : IN STD_LOGIC;
        outputStream_0_write : OUT STD_LOGIC;
        outputStream_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        outputStream_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        outputStream_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        outputStream_1_full_n : IN STD_LOGIC;
        outputStream_1_write : OUT STD_LOGIC;
        outputStream_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        outputStream_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        lastStream_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        lastStream_full_n : IN STD_LOGIC;
        lastStream_almost_full_n : IN STD_LOGIC;
        lastStream_write : OUT STD_LOGIC;
        lastStream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        lastStream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        lastStream_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        lastStream_1_full_n : IN STD_LOGIC;
        lastStream_1_almost_full_n : IN STD_LOGIC;
        lastStream_1_write : OUT STD_LOGIC;
        lastStream_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        lastStream_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        numStream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numStream_empty_n : IN STD_LOGIC;
        numStream_read : OUT STD_LOGIC;
        numStream_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        numStream_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component harness_store IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numEvents : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        outputNumList_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        outputNumList_empty_n : IN STD_LOGIC;
        outputNumList_read : OUT STD_LOGIC;
        outputNumList_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outputNumList_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outFeatureList_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        outFeatureList_empty_n : IN STD_LOGIC;
        outFeatureList_read : OUT STD_LOGIC;
        outFeatureList_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outFeatureList_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outputStream_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        outputStream_0_empty_n : IN STD_LOGIC;
        outputStream_0_read : OUT STD_LOGIC;
        outputStream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outputStream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outputStream_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        outputStream_1_empty_n : IN STD_LOGIC;
        outputStream_1_read : OUT STD_LOGIC;
        outputStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outputStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        lastStream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        lastStream_empty_n : IN STD_LOGIC;
        lastStream_read : OUT STD_LOGIC;
        lastStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        lastStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        lastStream_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        lastStream_1_empty_n : IN STD_LOGIC;
        lastStream_1_read : OUT STD_LOGIC;
        lastStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        lastStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component harness_fifo_w64_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component harness_fifo_w296_d4_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (295 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (295 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component harness_fifo_w32_d8192_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component harness_fifo_w128_d4_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component harness_fifo_w1_d4_S_with_almost IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_almost_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_almost_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component harness_start_for_inference_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component harness_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        numEvents : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputNumList : OUT STD_LOGIC_VECTOR (63 downto 0);
        inFeatureList : OUT STD_LOGIC_VECTOR (63 downto 0);
        outputNumList : OUT STD_LOGIC_VECTOR (63 downto 0);
        outFeatureList : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component harness_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (1023 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (1023 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component harness_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component harness_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        numEvents => numEvents,
        inputNumList => inputNumList,
        inFeatureList => inFeatureList,
        outputNumList => outputNumList,
        outFeatureList => outFeatureList,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component harness_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 73,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 1024,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => load_U0_m_axi_gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => load_U0_m_axi_gmem0_0_ARADDR,
        I_CH0_ARLEN => load_U0_m_axi_gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => load_U0_m_axi_gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => ap_const_lv1024_lc_1,
        I_CH0_WSTRB => ap_const_lv128_lc_1,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component harness_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 73,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => store_U0_m_axi_gmem1_0_ARVALID,
        I_CH0_ARREADY => gmem1_0_ARREADY,
        I_CH0_ARADDR => store_U0_m_axi_gmem1_0_ARADDR,
        I_CH0_ARLEN => store_U0_m_axi_gmem1_0_ARLEN,
        I_CH0_RVALID => gmem1_0_RVALID,
        I_CH0_RREADY => store_U0_m_axi_gmem1_0_RREADY,
        I_CH0_RDATA => gmem1_0_RDATA,
        I_CH0_RFIFONUM => gmem1_0_RFIFONUM,
        I_CH0_AWVALID => store_U0_m_axi_gmem1_0_AWVALID,
        I_CH0_AWREADY => gmem1_0_AWREADY,
        I_CH0_AWADDR => store_U0_m_axi_gmem1_0_AWADDR,
        I_CH0_AWLEN => store_U0_m_axi_gmem1_0_AWLEN,
        I_CH0_WVALID => store_U0_m_axi_gmem1_0_WVALID,
        I_CH0_WREADY => gmem1_0_WREADY,
        I_CH0_WDATA => store_U0_m_axi_gmem1_0_WDATA,
        I_CH0_WSTRB => store_U0_m_axi_gmem1_0_WSTRB,
        I_CH0_BVALID => gmem1_0_BVALID,
        I_CH0_BREADY => store_U0_m_axi_gmem1_0_BREADY);

    entry_proc_U0 : component harness_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        outputNumList => outputNumList,
        outputNumList_c_din => entry_proc_U0_outputNumList_c_din,
        outputNumList_c_full_n => outputNumList_c_full_n,
        outputNumList_c_write => entry_proc_U0_outputNumList_c_write,
        outputNumList_c_num_data_valid => outputNumList_c_num_data_valid,
        outputNumList_c_fifo_cap => outputNumList_c_fifo_cap,
        outFeatureList => outFeatureList,
        outFeatureList_c_din => entry_proc_U0_outFeatureList_c_din,
        outFeatureList_c_full_n => outFeatureList_c_full_n,
        outFeatureList_c_write => entry_proc_U0_outFeatureList_c_write,
        outFeatureList_c_num_data_valid => outFeatureList_c_num_data_valid,
        outFeatureList_c_fifo_cap => outFeatureList_c_fifo_cap);

    load_U0 : component harness_load
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => load_U0_ap_start,
        start_full_n => start_for_inference_U0_full_n,
        ap_done => load_U0_ap_done,
        ap_continue => load_U0_ap_continue,
        ap_idle => load_U0_ap_idle,
        ap_ready => load_U0_ap_ready,
        start_out => load_U0_start_out,
        start_write => load_U0_start_write,
        numEvents => numEvents,
        m_axi_gmem0_0_AWVALID => load_U0_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => load_U0_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => load_U0_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => load_U0_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => load_U0_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => load_U0_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => load_U0_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => load_U0_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => load_U0_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => load_U0_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => load_U0_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => load_U0_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => load_U0_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => load_U0_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => load_U0_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => load_U0_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => load_U0_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => load_U0_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => load_U0_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => load_U0_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => load_U0_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => load_U0_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => load_U0_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => load_U0_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => load_U0_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => load_U0_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => load_U0_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => load_U0_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => load_U0_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => load_U0_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => load_U0_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => gmem0_0_RLAST,
        m_axi_gmem0_0_RID => gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP => gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => load_U0_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        inputNumList => inputNumList,
        inFeatureList => inFeatureList,
        inputStream_0_din => load_U0_inputStream_0_din,
        inputStream_0_full_n => inputStream_0_full_n,
        inputStream_0_write => load_U0_inputStream_0_write,
        inputStream_0_num_data_valid => inputStream_0_num_data_valid,
        inputStream_0_fifo_cap => inputStream_0_fifo_cap,
        inputStream_1_din => load_U0_inputStream_1_din,
        inputStream_1_full_n => inputStream_1_full_n,
        inputStream_1_write => load_U0_inputStream_1_write,
        inputStream_1_num_data_valid => inputStream_1_num_data_valid,
        inputStream_1_fifo_cap => inputStream_1_fifo_cap,
        numStream_din => load_U0_numStream_din,
        numStream_full_n => numStream_full_n,
        numStream_write => load_U0_numStream_write,
        numStream_num_data_valid => numStream_num_data_valid,
        numStream_fifo_cap => numStream_fifo_cap);

    inference_U0 : component harness_inference
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => inference_U0_ap_start,
        ap_done => inference_U0_ap_done,
        ap_continue => inference_U0_ap_continue,
        ap_idle => inference_U0_ap_idle,
        ap_ready => inference_U0_ap_ready,
        numEvents => numEvents,
        inputStream_0_dout => inputStream_0_dout,
        inputStream_0_empty_n => inputStream_0_empty_n,
        inputStream_0_read => inference_U0_inputStream_0_read,
        inputStream_0_num_data_valid => inputStream_0_num_data_valid,
        inputStream_0_fifo_cap => inputStream_0_fifo_cap,
        inputStream_1_dout => inputStream_1_dout,
        inputStream_1_empty_n => inputStream_1_empty_n,
        inputStream_1_read => inference_U0_inputStream_1_read,
        inputStream_1_num_data_valid => inputStream_1_num_data_valid,
        inputStream_1_fifo_cap => inputStream_1_fifo_cap,
        outputStream_0_din => inference_U0_outputStream_0_din,
        outputStream_0_full_n => outputStream_0_full_n,
        outputStream_0_write => inference_U0_outputStream_0_write,
        outputStream_0_num_data_valid => inference_U0_outputStream_0_num_data_valid,
        outputStream_0_fifo_cap => inference_U0_outputStream_0_fifo_cap,
        outputStream_1_din => inference_U0_outputStream_1_din,
        outputStream_1_full_n => outputStream_1_full_n,
        outputStream_1_write => inference_U0_outputStream_1_write,
        outputStream_1_num_data_valid => inference_U0_outputStream_1_num_data_valid,
        outputStream_1_fifo_cap => inference_U0_outputStream_1_fifo_cap,
        lastStream_din => inference_U0_lastStream_din,
        lastStream_full_n => lastStream_full_n,
        lastStream_almost_full_n => lastStream_almost_full_n,
        lastStream_write => inference_U0_lastStream_write,
        lastStream_num_data_valid => inference_U0_lastStream_num_data_valid,
        lastStream_fifo_cap => inference_U0_lastStream_fifo_cap,
        lastStream_1_din => inference_U0_lastStream_1_din,
        lastStream_1_full_n => lastStream_1_full_n,
        lastStream_1_almost_full_n => lastStream_1_almost_full_n,
        lastStream_1_write => inference_U0_lastStream_1_write,
        lastStream_1_num_data_valid => inference_U0_lastStream_1_num_data_valid,
        lastStream_1_fifo_cap => inference_U0_lastStream_1_fifo_cap,
        numStream_dout => numStream_dout,
        numStream_empty_n => numStream_empty_n,
        numStream_read => inference_U0_numStream_read,
        numStream_num_data_valid => numStream_num_data_valid,
        numStream_fifo_cap => numStream_fifo_cap);

    store_U0 : component harness_store
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => store_U0_ap_start,
        ap_done => store_U0_ap_done,
        ap_continue => store_U0_ap_continue,
        ap_idle => store_U0_ap_idle,
        ap_ready => store_U0_ap_ready,
        numEvents => numEvents,
        m_axi_gmem1_0_AWVALID => store_U0_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR => store_U0_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => store_U0_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => store_U0_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => store_U0_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => store_U0_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => store_U0_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => store_U0_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => store_U0_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => store_U0_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => store_U0_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => store_U0_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => store_U0_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA => store_U0_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => store_U0_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => store_U0_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => store_U0_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => store_U0_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => store_U0_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => store_U0_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => store_U0_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => store_U0_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => store_U0_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => store_U0_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => store_U0_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => store_U0_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => store_U0_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => store_U0_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => store_U0_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => store_U0_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => store_U0_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => gmem1_0_RLAST,
        m_axi_gmem1_0_RID => gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM => gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP => gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID => gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY => store_U0_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => gmem1_0_BRESP,
        m_axi_gmem1_0_BID => gmem1_0_BID,
        m_axi_gmem1_0_BUSER => gmem1_0_BUSER,
        outputNumList_dout => outputNumList_c_dout,
        outputNumList_empty_n => outputNumList_c_empty_n,
        outputNumList_read => store_U0_outputNumList_read,
        outputNumList_num_data_valid => outputNumList_c_num_data_valid,
        outputNumList_fifo_cap => outputNumList_c_fifo_cap,
        outFeatureList_dout => outFeatureList_c_dout,
        outFeatureList_empty_n => outFeatureList_c_empty_n,
        outFeatureList_read => store_U0_outFeatureList_read,
        outFeatureList_num_data_valid => outFeatureList_c_num_data_valid,
        outFeatureList_fifo_cap => outFeatureList_c_fifo_cap,
        outputStream_0_dout => outputStream_0_dout,
        outputStream_0_empty_n => outputStream_0_empty_n,
        outputStream_0_read => store_U0_outputStream_0_read,
        outputStream_0_num_data_valid => outputStream_0_num_data_valid,
        outputStream_0_fifo_cap => outputStream_0_fifo_cap,
        outputStream_1_dout => outputStream_1_dout,
        outputStream_1_empty_n => outputStream_1_empty_n,
        outputStream_1_read => store_U0_outputStream_1_read,
        outputStream_1_num_data_valid => outputStream_1_num_data_valid,
        outputStream_1_fifo_cap => outputStream_1_fifo_cap,
        lastStream_dout => lastStream_dout,
        lastStream_empty_n => lastStream_empty_n,
        lastStream_read => store_U0_lastStream_read,
        lastStream_num_data_valid => store_U0_lastStream_num_data_valid,
        lastStream_fifo_cap => store_U0_lastStream_fifo_cap,
        lastStream_1_dout => lastStream_1_dout,
        lastStream_1_empty_n => lastStream_1_empty_n,
        lastStream_1_read => store_U0_lastStream_1_read,
        lastStream_1_num_data_valid => store_U0_lastStream_1_num_data_valid,
        lastStream_1_fifo_cap => store_U0_lastStream_1_fifo_cap);

    outputNumList_c_U : component harness_fifo_w64_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_outputNumList_c_din,
        if_full_n => outputNumList_c_full_n,
        if_write => entry_proc_U0_outputNumList_c_write,
        if_dout => outputNumList_c_dout,
        if_empty_n => outputNumList_c_empty_n,
        if_read => store_U0_outputNumList_read,
        if_num_data_valid => outputNumList_c_num_data_valid,
        if_fifo_cap => outputNumList_c_fifo_cap);

    outFeatureList_c_U : component harness_fifo_w64_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_outFeatureList_c_din,
        if_full_n => outFeatureList_c_full_n,
        if_write => entry_proc_U0_outFeatureList_c_write,
        if_dout => outFeatureList_c_dout,
        if_empty_n => outFeatureList_c_empty_n,
        if_read => store_U0_outFeatureList_read,
        if_num_data_valid => outFeatureList_c_num_data_valid,
        if_fifo_cap => outFeatureList_c_fifo_cap);

    inputStream_0_U : component harness_fifo_w296_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => load_U0_inputStream_0_din,
        if_full_n => inputStream_0_full_n,
        if_write => load_U0_inputStream_0_write,
        if_dout => inputStream_0_dout,
        if_empty_n => inputStream_0_empty_n,
        if_read => inference_U0_inputStream_0_read,
        if_num_data_valid => inputStream_0_num_data_valid,
        if_fifo_cap => inputStream_0_fifo_cap);

    inputStream_1_U : component harness_fifo_w296_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => load_U0_inputStream_1_din,
        if_full_n => inputStream_1_full_n,
        if_write => load_U0_inputStream_1_write,
        if_dout => inputStream_1_dout,
        if_empty_n => inputStream_1_empty_n,
        if_read => inference_U0_inputStream_1_read,
        if_num_data_valid => inputStream_1_num_data_valid,
        if_fifo_cap => inputStream_1_fifo_cap);

    numStream_U : component harness_fifo_w32_d8192_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => load_U0_numStream_din,
        if_full_n => numStream_full_n,
        if_write => load_U0_numStream_write,
        if_dout => numStream_dout,
        if_empty_n => numStream_empty_n,
        if_read => inference_U0_numStream_read,
        if_num_data_valid => numStream_num_data_valid,
        if_fifo_cap => numStream_fifo_cap);

    outputStream_0_U : component harness_fifo_w128_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inference_U0_outputStream_0_din,
        if_full_n => outputStream_0_full_n,
        if_write => inference_U0_outputStream_0_write,
        if_dout => outputStream_0_dout,
        if_empty_n => outputStream_0_empty_n,
        if_read => store_U0_outputStream_0_read,
        if_num_data_valid => outputStream_0_num_data_valid,
        if_fifo_cap => outputStream_0_fifo_cap);

    outputStream_1_U : component harness_fifo_w128_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inference_U0_outputStream_1_din,
        if_full_n => outputStream_1_full_n,
        if_write => inference_U0_outputStream_1_write,
        if_dout => outputStream_1_dout,
        if_empty_n => outputStream_1_empty_n,
        if_read => store_U0_outputStream_1_read,
        if_num_data_valid => outputStream_1_num_data_valid,
        if_fifo_cap => outputStream_1_fifo_cap);

    lastStream_U : component harness_fifo_w1_d4_S_with_almost
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inference_U0_lastStream_din,
        if_full_n => lastStream_full_n,
        if_almost_full_n => lastStream_almost_full_n,
        if_write => inference_U0_lastStream_write,
        if_dout => lastStream_dout,
        if_empty_n => lastStream_empty_n,
        if_almost_empty_n => lastStream_almost_empty_n,
        if_read => store_U0_lastStream_read,
        if_num_data_valid => lastStream_num_data_valid,
        if_fifo_cap => lastStream_fifo_cap);

    lastStream_1_U : component harness_fifo_w1_d4_S_with_almost
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inference_U0_lastStream_1_din,
        if_full_n => lastStream_1_full_n,
        if_almost_full_n => lastStream_1_almost_full_n,
        if_write => inference_U0_lastStream_1_write,
        if_dout => lastStream_1_dout,
        if_empty_n => lastStream_1_empty_n,
        if_almost_empty_n => lastStream_1_almost_empty_n,
        if_read => store_U0_lastStream_1_read,
        if_num_data_valid => lastStream_1_num_data_valid,
        if_fifo_cap => lastStream_1_fifo_cap);

    start_for_inference_U0_U : component harness_start_for_inference_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_inference_U0_din,
        if_full_n => start_for_inference_U0_full_n,
        if_write => load_U0_start_write,
        if_dout => start_for_inference_U0_dout,
        if_empty_n => start_for_inference_U0_empty_n,
        if_read => inference_U0_ap_ready);





    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_load_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_load_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_load_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_load_U0_ap_ready <= ap_sync_load_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_store_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_store_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_store_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_store_U0_ap_ready <= ap_sync_store_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    ap_done <= store_U0_ap_done;
    ap_idle <= (store_U0_ap_idle and load_U0_ap_idle and inference_U0_ap_idle and entry_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_load_U0_ap_ready <= (load_U0_ap_ready or ap_sync_reg_load_U0_ap_ready);
    ap_sync_ready <= (ap_sync_store_U0_ap_ready and ap_sync_load_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    ap_sync_store_U0_ap_ready <= (store_U0_ap_ready or ap_sync_reg_store_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    gmem0_0_RID <= ap_const_lv1_0;
    gmem0_0_RLAST <= ap_const_logic_0;
    gmem0_0_RRESP <= ap_const_lv2_0;
    gmem0_0_RUSER <= ap_const_lv1_0;
    gmem1_0_BID <= ap_const_lv1_0;
    gmem1_0_BRESP <= ap_const_lv2_0;
    gmem1_0_BUSER <= ap_const_lv1_0;
    gmem1_0_RID <= ap_const_lv1_0;
    gmem1_0_RLAST <= ap_const_logic_0;
    gmem1_0_RRESP <= ap_const_lv2_0;
    gmem1_0_RUSER <= ap_const_lv1_0;
    inference_U0_ap_continue <= ap_const_logic_1;
    inference_U0_ap_start <= start_for_inference_U0_empty_n;
    inference_U0_lastStream_1_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(lastStream_1_fifo_cap),4))),32));
    inference_U0_lastStream_1_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(lastStream_1_num_data_valid),4))),32));
    inference_U0_lastStream_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(lastStream_fifo_cap),4))),32));
    inference_U0_lastStream_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(lastStream_num_data_valid),4))),32));
    inference_U0_outputStream_0_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(outputStream_0_fifo_cap),3))),32));
    inference_U0_outputStream_0_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(outputStream_0_num_data_valid),3))),32));
    inference_U0_outputStream_1_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(outputStream_1_fifo_cap),3))),32));
    inference_U0_outputStream_1_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(outputStream_1_num_data_valid),3))),32));
    load_U0_ap_continue <= ap_const_logic_1;
    load_U0_ap_start <= ((ap_sync_reg_load_U0_ap_ready xor ap_const_logic_1) and ap_start);
    start_for_inference_U0_din <= (0=>ap_const_logic_1, others=>'-');
    store_U0_ap_continue <= ap_continue;
    store_U0_ap_start <= ((ap_sync_reg_store_U0_ap_ready xor ap_const_logic_1) and ap_start);
    store_U0_lastStream_1_fifo_cap <= lastStream_1_fifo_cap(3 - 1 downto 0);
    store_U0_lastStream_1_num_data_valid <= lastStream_1_num_data_valid(3 - 1 downto 0);
    store_U0_lastStream_fifo_cap <= lastStream_fifo_cap(3 - 1 downto 0);
    store_U0_lastStream_num_data_valid <= lastStream_num_data_valid(3 - 1 downto 0);
end behav;
