
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001532                       # Number of seconds simulated
sim_ticks                                  1532165967                       # Number of ticks simulated
final_tick                                 1532165967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279292                       # Simulator instruction rate (inst/s)
host_op_rate                                   425511                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68671458                       # Simulator tick rate (ticks/s)
host_mem_usage                                8570300                       # Number of bytes of host memory used
host_seconds                                    22.31                       # Real time elapsed on the host
sim_insts                                     6231434                       # Number of instructions simulated
sim_ops                                       9493804                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           79808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        35264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        79808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2053                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           52088352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10651588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher     23015783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85755723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      52088352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52088352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          52088352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10651588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher     23015783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85755723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2053                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2053                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 131392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1532027439                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2053                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.078161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.240019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.613184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          116     26.67%     26.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          141     32.41%     59.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56     12.87%     71.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      8.05%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      3.68%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      4.83%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      2.53%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.61%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      7.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          435                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     55035221                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                93528971                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26807.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45557.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        85.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     746238.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1627920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   834900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7182840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             17585640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2071200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        83669730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        43815360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        294032100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              485854170                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            317.102775                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1488102532                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4121976                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14910000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1190616231                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    114099197                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      24933332                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    183485231                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1556520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   815925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7475580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20133540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2421120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       120951720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        55996800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        265236900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              519456825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            339.034243                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1481645026                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4484757                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19076000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1070638379                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    145822705                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      26897882                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    265246244                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  578051                       # Number of BP lookups
system.cpu.branchPred.condPredicted            578051                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             21918                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               479166                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   46511                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2598                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          479166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             288284                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           190882                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13700                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4601100                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2501348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6819973                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      578051                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             334795                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1836623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   44619                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2096                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    819814                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 11784                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4362658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.402180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.373063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2663597     61.05%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   105261      2.41%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   122796      2.81%     66.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   132203      3.03%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   100822      2.31%     71.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    99516      2.28%     73.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102078      2.34%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    71988      1.65%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   964397     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4362658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125633                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.482248                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2176365                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                503563                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1606701                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 53720                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  22309                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10369980                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  22309                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2251878                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  161413                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            947                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1580148                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                345963                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10281140                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   136                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 113150                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 181273                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15196                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10954315                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              24082912                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10154482                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           7962774                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10167890                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   786425                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    744265                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1818175                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              453887                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            264857                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            37039                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10162580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 451                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9940204                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1053                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          669227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       860658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            437                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4362658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.278474                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.035136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1002853     22.99%     22.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              884073     20.26%     43.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              775611     17.78%     61.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              612559     14.04%     75.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              414634      9.50%     84.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              290931      6.67%     91.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              195950      4.49%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110035      2.52%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               76012      1.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4362658                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15191     31.28%     31.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8634     17.78%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23459     48.31%     97.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   655      1.35%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               612      1.26%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8989      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5250892     52.82%     52.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   41      0.00%     52.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     52.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2427835     24.42%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1049850     10.56%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              277707      2.79%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          759453      7.64%     98.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         165409      1.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9940204                       # Type of FU issued
system.cpu.iq.rate                           2.160397                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       48558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004885                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15403995                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6014143                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5465147                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8888682                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4818271                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4393814                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5529106                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4450667                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           245411                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        99119                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          338                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        24428                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        21780                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            42                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  22309                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   88848                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 20596                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10163031                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             21814                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1818175                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               453887                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                164                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1489                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18856                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            166                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5452                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        21638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                27090                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9905284                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1802204                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34920                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2243540                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   523720                       # Number of branches executed
system.cpu.iew.exec_stores                     441336                       # Number of stores executed
system.cpu.iew.exec_rate                     2.152808                       # Inst execution rate
system.cpu.iew.wb_sent                        9863632                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9858961                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7412845                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12012687                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.142740                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.617085                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          669276                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             22164                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4265786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.225570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.832300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1808753     42.40%     42.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       753434     17.66%     60.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       279513      6.55%     66.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       329071      7.71%     74.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       265529      6.22%     80.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        99858      2.34%     82.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        69593      1.63%     84.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        65113      1.53%     86.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       594922     13.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4265786                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6231434                       # Number of instructions committed
system.cpu.commit.committedOps                9493804                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2148515                       # Number of memory references committed
system.cpu.commit.loads                       1719056                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     500619                       # Number of branches committed
system.cpu.commit.fp_insts                    4271385                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6087142                       # Number of committed integer instructions.
system.cpu.commit.function_calls                38515                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1056      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4965064     52.30%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              39      0.00%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2379109     25.06%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1014778     10.69%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         268201      2.83%     90.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       704278      7.42%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       161258      1.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9493804                       # Class of committed instruction
system.cpu.commit.bw_lim_events                594922                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13833944                       # The number of ROB reads
system.cpu.rob.rob_writes                    20423246                       # The number of ROB writes
system.cpu.timesIdled                             824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          238442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6231434                       # Number of Instructions Simulated
system.cpu.committedOps                       9493804                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.738369                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.738369                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.354336                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.354336                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9798954                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4659650                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7563650                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4106816                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2047994                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1764539                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3647680                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued         1002                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified         1159                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit          143                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               499                       # number of replacements
system.cpu.dcache.tags.tagsinuse           465.519697                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1963263                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1985.099090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   141.836448                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   323.683249                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.277024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.632194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          318                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.621094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3928927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3928927                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1533942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1533942                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       429313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         429313                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1963255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1963255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1963255                       # number of overall hits
system.cpu.dcache.overall_hits::total         1963255                       # number of overall hits
system.cpu.dcache.conversionMisses                  0                       # number of ratiod misses
system.cpu.dcache.ConversionWrtBack                 0                       # number of ratiod writeBacks
system.cpu.dcache.NumberOfConversion                0                       # Total Number Of Conversions per missed block
system.cpu.dcache.ReadReq_misses::cpu.data          562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          714                       # number of overall misses
system.cpu.dcache.overall_misses::total           714                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     59054220                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     59054220                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     14329988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14329988                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     73384208                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73384208                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     73384208                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73384208                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1534504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1534504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       429465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       429465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1963969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1963969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1963969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1963969                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000364                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 105078.683274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105078.683274                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94276.236842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94276.236842                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 102779.002801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102779.002801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 102779.002801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102779.002801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1836                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   122.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                96                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks          261                       # number of writebacks
system.cpu.dcache.writebacks::total               261                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          335                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          335                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          335                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          335                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          290                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          617                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          617                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     27341298                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27341298                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9450872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9450872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     65116396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     65116396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     36792170                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36792170                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     36792170                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     65116396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    101908566                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000507                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 94280.337931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94280.337931                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106189.573034                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106189.573034                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 105537.108590                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 105537.108590                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 97076.965699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97076.965699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 97076.965699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 105537.108590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102317.837349                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.conversionMisses            0                       # number of ratiod misses
system.cpu.dtb_walker_cache.ConversionWrtBack            0                       # number of ratiod writeBacks
system.cpu.dtb_walker_cache.NumberOfConversion            0                       # Total Number Of Conversions per missed block
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               875                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.778118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              818057                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1387                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            589.803172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1527052752                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.778118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.966364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1641021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1641021                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       818057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          818057                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        818057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           818057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       818057                       # number of overall hits
system.cpu.icache.overall_hits::total          818057                       # number of overall hits
system.cpu.icache.conversionMisses                  0                       # number of ratiod misses
system.cpu.icache.ConversionWrtBack                 0                       # number of ratiod writeBacks
system.cpu.icache.NumberOfConversion                0                       # Total Number Of Conversions per missed block
system.cpu.icache.ReadReq_misses::cpu.inst         1757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1757                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1757                       # number of overall misses
system.cpu.icache.overall_misses::total          1757                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    187880265                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    187880265                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    187880265                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    187880265                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    187880265                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    187880265                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       819814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       819814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       819814                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       819814                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       819814                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       819814                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002143                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002143                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 106932.421742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106932.421742                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 106932.421742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106932.421742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 106932.421742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106932.421742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          875                       # number of writebacks
system.cpu.icache.writebacks::total               875                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1394                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1394                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    152557290                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152557290                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    152557290                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152557290                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    152557290                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152557290                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001700                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001700                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001700                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001700                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 109438.515065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109438.515065                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 109438.515065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109438.515065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 109438.515065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109438.515065                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.conversionMisses            0                       # number of ratiod misses
system.cpu.itb_walker_cache.ConversionWrtBack            0                       # number of ratiod writeBacks
system.cpu.itb_walker_cache.NumberOfConversion            0                       # Total Number Of Conversions per missed block
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.tags.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.l2.tags.replacements                     5                       # number of replacements
system.cpu.l2.tags.tagsinuse              1759.839601                       # Cycle average of tags in use
system.cpu.l2.tags.total_refs                    1692                       # Total number of references to valid blocks.
system.cpu.l2.tags.sampled_refs                  2053                       # Sample count of references to valid blocks.
system.cpu.l2.tags.avg_refs                  0.824160                       # Average number of references to valid blocks.
system.cpu.l2.tags.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2.tags.occ_blocks::cpu.inst   1072.629320                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.data    213.188108                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.dcache.prefetcher   474.022173                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_percent::cpu.inst     0.261872                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.data     0.052048                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.dcache.prefetcher     0.115728                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::total        0.429648                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_task_id_blocks::1022          551                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_blocks::1024         1497                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::2           28                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::3          485                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::3         1285                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_percent::1022     0.134521                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.occ_task_id_percent::1024     0.365479                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.tag_accesses                 32021                       # Number of tag accesses
system.cpu.l2.tags.data_accesses                32021                       # Number of data accesses
system.cpu.l2.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.l2.WritebackDirty_hits::writebacks          261                       # number of WritebackDirty hits
system.cpu.l2.WritebackDirty_hits::total          261                       # number of WritebackDirty hits
system.cpu.l2.WritebackClean_hits::writebacks          868                       # number of WritebackClean hits
system.cpu.l2.WritebackClean_hits::total          868                       # number of WritebackClean hits
system.cpu.l2.UpgradeReq_hits::cpu.data             7                       # number of UpgradeReq hits
system.cpu.l2.UpgradeReq_hits::total                7                       # number of UpgradeReq hits
system.cpu.l2.ReadExReq_hits::cpu.data              4                       # number of ReadExReq hits
system.cpu.l2.ReadExReq_hits::total                 4                       # number of ReadExReq hits
system.cpu.l2.ReadCleanReq_hits::cpu.inst          139                       # number of ReadCleanReq hits
system.cpu.l2.ReadCleanReq_hits::total            139                       # number of ReadCleanReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.data          113                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.dcache.prefetcher           66                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::total           179                       # number of ReadSharedReq hits
system.cpu.l2.demand_hits::cpu.inst               139                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.data               117                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.dcache.prefetcher           66                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::total                  322                       # number of demand (read+write) hits
system.cpu.l2.overall_hits::cpu.inst              139                       # number of overall hits
system.cpu.l2.overall_hits::cpu.data              117                       # number of overall hits
system.cpu.l2.overall_hits::cpu.dcache.prefetcher           66                       # number of overall hits
system.cpu.l2.overall_hits::total                 322                       # number of overall hits
system.cpu.l2.conversionMisses                      5                       # number of ratiod misses
system.cpu.l2.ConversionWrtBack                     0                       # number of ratiod writeBacks
system.cpu.l2.NumberOfConversion                   80                       # Total Number Of Conversions per missed block
system.cpu.l2.ReadExReq_misses::cpu.data           78                       # number of ReadExReq misses
system.cpu.l2.ReadExReq_misses::total              78                       # number of ReadExReq misses
system.cpu.l2.ReadCleanReq_misses::cpu.inst         1248                       # number of ReadCleanReq misses
system.cpu.l2.ReadCleanReq_misses::total         1248                       # number of ReadCleanReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.data          177                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.dcache.prefetcher          551                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::total          728                       # number of ReadSharedReq misses
system.cpu.l2.demand_misses::cpu.inst            1248                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.data             255                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.dcache.prefetcher          551                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::total               2054                       # number of demand (read+write) misses
system.cpu.l2.overall_misses::cpu.inst           1248                       # number of overall misses
system.cpu.l2.overall_misses::cpu.data            255                       # number of overall misses
system.cpu.l2.overall_misses::cpu.dcache.prefetcher          551                       # number of overall misses
system.cpu.l2.overall_misses::total              2054                       # number of overall misses
system.cpu.l2.ReadExReq_miss_latency::cpu.data      9242748                       # number of ReadExReq miss cycles
system.cpu.l2.ReadExReq_miss_latency::total      9242748                       # number of ReadExReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::cpu.inst    149597253                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::total    149597253                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.data     26352621                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.dcache.prefetcher     64613244                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::total     90965865                       # number of ReadSharedReq miss cycles
system.cpu.l2.demand_miss_latency::cpu.inst    149597253                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.data     35595369                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.dcache.prefetcher     64613244                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::total    249805866                       # number of demand (read+write) miss cycles
system.cpu.l2.overall_miss_latency::cpu.inst    149597253                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.data     35595369                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.dcache.prefetcher     64613244                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::total    249805866                       # number of overall miss cycles
system.cpu.l2.WritebackDirty_accesses::writebacks          261                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackDirty_accesses::total          261                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::cpu.data           82                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::total            82                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::cpu.inst         1387                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::total         1387                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.data          290                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.dcache.prefetcher          617                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::total          907                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.demand_accesses::cpu.inst          1387                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.data           372                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.dcache.prefetcher          617                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::total             2376                       # number of demand (read+write) accesses
system.cpu.l2.overall_accesses::cpu.inst         1387                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.data          372                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.dcache.prefetcher          617                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::total            2376                       # number of overall (read+write) accesses
system.cpu.l2.ReadExReq_miss_rate::cpu.data     0.951220                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_miss_rate::total     0.951220                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::cpu.inst     0.899784                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::total     0.899784                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.data     0.610345                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.dcache.prefetcher     0.893031                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::total     0.802646                       # miss rate for ReadSharedReq accesses
system.cpu.l2.demand_miss_rate::cpu.inst     0.899784                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.data     0.685484                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.dcache.prefetcher     0.893031                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::total        0.864478                       # miss rate for demand accesses
system.cpu.l2.overall_miss_rate::cpu.inst     0.899784                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.data     0.685484                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.dcache.prefetcher     0.893031                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::total       0.864478                       # miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_miss_latency::cpu.data 118496.769231                       # average ReadExReq miss latency
system.cpu.l2.ReadExReq_avg_miss_latency::total 118496.769231                       # average ReadExReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::cpu.inst 119869.593750                       # average ReadCleanReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::total 119869.593750                       # average ReadCleanReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.data 148884.864407                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 117265.415608                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::total 124953.111264                       # average ReadSharedReq miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.inst 119869.593750                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.data 139589.682353                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.dcache.prefetcher 117265.415608                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::total 121619.214216                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.inst 119869.593750                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.data 139589.682353                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.dcache.prefetcher 117265.415608                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::total 121619.214216                       # average overall miss latency
system.cpu.l2.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.cpu.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_targets                   0                       # number of cycles access was blocked
system.cpu.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.ReadExReq_mshr_misses::cpu.data           78                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadExReq_mshr_misses::total           78                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::cpu.inst         1248                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::total         1248                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.data          177                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher          551                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::total          728                       # number of ReadSharedReq MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.inst         1248                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.data          255                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.dcache.prefetcher          551                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::total          2054                       # number of demand (read+write) MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.inst         1248                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.data          255                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.dcache.prefetcher          551                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::total         2054                       # number of overall MSHR misses
system.cpu.l2.ReadExReq_mshr_miss_latency::cpu.data      8931060                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_latency::total      8931060                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    144614241                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::total    144614241                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.data     25645329                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher     62411448                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::total     88056777                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.inst    144614241                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.data     34576389                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.dcache.prefetcher     62411448                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::total    241602078                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.inst    144614241                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.data     34576389                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.dcache.prefetcher     62411448                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::total    241602078                       # number of overall MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_rate::cpu.data     0.951220                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_mshr_miss_rate::total     0.951220                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.899784                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::total     0.899784                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.610345                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher     0.893031                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::total     0.802646                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.inst     0.899784                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.data     0.685484                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.dcache.prefetcher     0.893031                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::total     0.864478                       # mshr miss rate for demand accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.inst     0.899784                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.data     0.685484                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.dcache.prefetcher     0.893031                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::total     0.864478                       # mshr miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 114500.769231                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::total 114500.769231                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 115876.795673                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::total 115876.795673                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 144888.864407                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 113269.415608                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::total 120957.111264                       # average ReadSharedReq mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.inst 115876.795673                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.data 135593.682353                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 113269.415608                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::total 117625.159688                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.inst 115876.795673                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.data 135593.682353                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 113269.415608                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::total 117625.159688                       # average overall mshr miss latency
system.cpu.tol2bus.snoop_filter.tot_requests         3764                       # Total number of requests made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_requests         1384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.cpu.tol2bus.trans_dist::ReadResp          2300                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackDirty          261                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackClean          875                       # Transaction distribution
system.cpu.tol2bus.trans_dist::CleanEvict          243                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExReq           82                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExResp           82                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadCleanReq         1394                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadSharedReq          907                       # Transaction distribution
system.cpu.tol2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2.cpu_side         3655                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side         2491                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count::total              6146                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2.cpu_side       144704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side        80000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size::total             224704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.snoops                          12                       # Total snoops (count)
system.cpu.tol2bus.snoopTraffic                   448                       # Total snoop traffic (bytes)
system.cpu.tol2bus.snoop_fanout::samples         2395                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::mean        0.012944                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::stdev       0.113055                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::0               2364     98.71%     98.71% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::1                 31      1.29%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::total           2395                       # Request fanout histogram
system.cpu.tol2bus.reqLayer0.occupancy        2036540                       # Layer occupancy (ticks)
system.cpu.tol2bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.tol2bus.respLayer0.occupancy       1391607                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.tol2bus.respLayer1.occupancy        990352                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  1761.847259                       # Cycle average of tags in use
system.l3.tags.total_refs                           5                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2053                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.002435                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst       1074.627252                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        213.191185                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.dcache.prefetcher   474.028821                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008199                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.001627                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.dcache.prefetcher     0.003617                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.013442                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022           551                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024          1502                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3          485                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1290                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.004204                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.011459                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     34981                       # Number of tag accesses
system.l3.tags.data_accesses                    34981                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.l3.conversionMisses                          0                       # number of ratiod misses
system.l3.ConversionWrtBack                         0                       # number of ratiod writeBacks
system.l3.NumberOfConversion                        0                       # Total Number Of Conversions per missed block
system.l3.ReadExReq_misses::cpu.data               78                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  78                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst         1247                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          177                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.dcache.prefetcher          551                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1975                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                1247                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 255                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.dcache.prefetcher          551                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2053                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst               1247                       # number of overall misses
system.l3.overall_misses::cpu.data                255                       # number of overall misses
system.l3.overall_misses::cpu.dcache.prefetcher          551                       # number of overall misses
system.l3.overall_misses::total                  2053                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data      8567424                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       8567424                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    138800394                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     24820155                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.dcache.prefetcher     59796222                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    223416771                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     138800394                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      33387579                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.dcache.prefetcher     59796222                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        231984195                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    138800394                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     33387579                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.dcache.prefetcher     59796222                       # number of overall miss cycles
system.l3.overall_miss_latency::total       231984195                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data             78                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                78                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst         1247                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          177                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.dcache.prefetcher          551                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1975                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst              1247                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               255                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.dcache.prefetcher          551                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2053                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst             1247                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              255                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.dcache.prefetcher          551                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2053                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 109838.769231                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 109838.769231                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 111307.453087                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 140226.864407                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 108523.088929                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 113122.415696                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 111307.453087                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 130931.682353                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.dcache.prefetcher 108523.088929                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 112997.659523                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 111307.453087                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 130931.682353                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.dcache.prefetcher 108523.088929                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 112997.659523                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data           78                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             78                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst         1247                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          177                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher          551                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1975                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst           1247                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            255                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.dcache.prefetcher          551                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2053                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst          1247                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           255                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.dcache.prefetcher          551                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2053                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data      7152421                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      7152421                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    116166410                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     21605624                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher     49794572                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    187566606                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    116166410                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     28758045                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.dcache.prefetcher     49794572                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    194719027                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    116166410                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     28758045                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.dcache.prefetcher     49794572                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    194719027                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 91697.705128                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 91697.705128                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 93156.704090                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 122065.672316                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 90371.274047                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 94970.433418                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 93156.704090                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 112776.647059                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 90371.274047                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 94846.092060                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 93156.704090                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 112776.647059                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 90371.274047                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 94846.092060                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2053                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1975                       # Transaction distribution
system.membus.trans_dist::ReadExReq                78                       # Transaction distribution
system.membus.trans_dist::ReadExResp               78                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1975                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         4106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         4106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       131392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       131392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  131392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2053                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2053    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2053                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2967607                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10889982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         2058                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1532165967                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1975                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               78                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              78                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1975                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu.l2.mem_side::system.l3.cpu_side         4111                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2.mem_side::system.l3.cpu_side       131392                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2053                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2053    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2053                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             685392                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           1367298                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
