#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Jul 20 20:43:55 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_auido_recognization} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Analyzing module divide (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_auido_recognization} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_auido_recognization} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 23)] Analyzing module cordic_newton (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_auido_recognization} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_auido_recognization} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 3)] Analyzing module auido_recognization (library work)
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 22)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 23)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 24)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 25)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_auido_recognization} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv successfully.
I: Module "auido_recognization" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.316s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 3)] Elaborating module auido_recognization
I: Module instance {auido_recognization} parameter value:
    Dlength = 32'b00000000000000000000000011000000
    feature_user1 = 64'b1111111111111111000000000000001000000000000000101111111111111101
    feature_user2 = 64'b1111111111111110000000000000001000000000000000101111111111111100
    feature_user3 = 64'b1111111111111111111111111111111000000000000000011111111111111011
    feature_user4 = 64'b1111111111111111000000000000001000000000000000011111111111111010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 310)] Elaborating instance cordic_newton_inst0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {auido_recognization.cordic_newton_inst0} parameter value:
    d_width = 32'b00000000000000000000000000101000
    q_width = 32'b00000000000000000000000000010011
    r_width = 32'b00000000000000000000000000010100
W: Verilog-2039: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 93)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 98)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 330)] Elaborating instance cordic_newton_inst1
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {auido_recognization.cordic_newton_inst1} parameter value:
    d_width = 32'b00000000000000000000000000101000
    q_width = 32'b00000000000000000000000000010011
    r_width = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 350)] Elaborating instance cordic_newton_inst2
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {auido_recognization.cordic_newton_inst2} parameter value:
    d_width = 32'b00000000000000000000000000101000
    q_width = 32'b00000000000000000000000000010011
    r_width = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 370)] Elaborating instance cordic_newton_inst3
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {auido_recognization.cordic_newton_inst3} parameter value:
    d_width = 32'b00000000000000000000000000101000
    q_width = 32'b00000000000000000000000000010011
    r_width = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 389)] Elaborating instance cordic_newton_inst4
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/fft_top/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {auido_recognization.cordic_newton_inst4} parameter value:
    d_width = 32'b00000000000000000000000000101000
    q_width = 32'b00000000000000000000000000010011
    r_width = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 407)] Elaborating instance divide_inst0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Elaborating module divide
I: Module instance {auido_recognization.divide_inst0} parameter value:
    I_W = 32'b00000000000000000000000000101000
    D_W = 32'b00000000000000000000000000100110
    O_W = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 424)] Elaborating instance divide_inst1
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Elaborating module divide
I: Module instance {auido_recognization.divide_inst1} parameter value:
    I_W = 32'b00000000000000000000000000101000
    D_W = 32'b00000000000000000000000000100110
    O_W = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 441)] Elaborating instance divide_inst2
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Elaborating module divide
I: Module instance {auido_recognization.divide_inst2} parameter value:
    I_W = 32'b00000000000000000000000000101000
    D_W = 32'b00000000000000000000000000100110
    O_W = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/auido_recognization.sv(line number: 458)] Elaborating instance divide_inst3
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Elaborating module divide
I: Module instance {auido_recognization.divide_inst3} parameter value:
    I_W = 32'b00000000000000000000000000101000
    D_W = 32'b00000000000000000000000000100110
    O_W = 32'b00000000000000000000000000000010
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (144.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (105.7%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Removed inst sumofsquare3[0][40:0] that is redundant to sumofsquare1[0][40:0].
I: Removed inst sumofsquare4[0][40:0] that is redundant to sumofsquare1[0][40:0].
I: Removed inst sumofsquare_norm4[0][40:0] that is redundant to sumofsquare_norm3[0][40:0].
I: Removed inst sumofsquare_norm3[0][40:0] that is redundant to sumofsquare_norm1[0][40:0].
Executing : rtl-infer successfully. Time elapsed: 0.365s wall, 0.203s user + 0.156s system = 0.359s CPU (98.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (98.0%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (652.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N1044 (bmsWIDEMUX).
I: Constant propagation done on N33[1] (bmsWIDEMUX).
I: Constant propagation done on N353 (bmsWIDEMUX).
I: Constant propagation done on N316 (bmsWIDEMUX).
I: Constant propagation done on N353 (bmsWIDEMUX).
I: Constant propagation done on N316 (bmsWIDEMUX).
I: Constant propagation done on N412 (bmsWIDEMUX).
I: Constant propagation done on N423 (bmsWIDEMUX).
I: Constant propagation done on N432 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.066s wall, 0.062s user + 0.000s system = 0.062s CPU (94.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jul 20 20:43:58 2024
Action compile: Peak memory pool usage is 144 MB
