m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
!s110 1672475766
!i10b 1
!s100 fNWa97meBeRAcTO>G=mE<1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYhml^5[;=dW>o7ihRZZVU3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor
w1670174813
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v
!i122 349
L0 2 93
Z3 OV;L;2020.1;71
r1
!s85 0
31
Z4 !s108 1672475766.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vbuffer
Z7 !s110 1672475769
!i10b 1
!s100 JXcg<5d3`bgkC`9h:>b6Q2
R0
IC4EcB:I`5QKbajKSc]6[a1
R1
R2
w1668684671
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v
!i122 359
Z8 L0 2 24
R3
r1
!s85 0
31
Z9 !s108 1672475769.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v|
!i113 1
R5
R6
vcontrol_unit
Z10 !s110 1672475767
!i10b 1
!s100 zKJ9>^Hc5mQMBTdzTBI2g3
R0
IPzRN[ZbM4U@5GIf5z[0K]0
R1
R2
w1670670739
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v
!i122 350
L0 1 158
R3
r1
!s85 0
31
R4
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v|
!i113 1
R5
R6
vdata_stack_memory
R10
!i10b 1
!s100 ?G?8?bXZe1BLYCmLYb2]92
R0
I>1oVLQ2Ln@UIL=<Y_IGVP3
R1
R2
w1668713050
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v
!i122 353
L0 1 31
R3
r1
!s85 0
31
Z11 !s108 1672475767.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v|
!i113 1
R5
R6
vdecode_ciruit
Z12 !s110 1672475768
!i10b 1
!s100 1>;WVIBD3V7^O>865G1Yz3
R0
IV4>Ieb;X9DbHTMn_o?BQ[1
R1
R2
w1668709483
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v
!i122 355
L0 2 33
R3
r1
!s85 0
31
Z13 !s108 1672475768.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v|
!i113 1
R5
R6
vinstruction_memory
R10
!i10b 1
!s100 k[EK:DhmP4RF4;2o2e4n=3
R0
Ia@@XCjeLKc7SVTcOn]:4<3
R1
R2
w1672475754
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v
!i122 351
L0 1 34
R3
r1
!s85 0
31
R11
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v|
!i113 1
R5
R6
vintegration
R12
!i10b 1
!s100 7P72PAmNa@nQIj6>=oQlf3
R0
IiaXhB`?INin@R12PJe8P00
R1
R2
w1668624755
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v
!i122 354
L0 1 69
R3
r1
!s85 0
31
R11
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v|
!i113 1
R5
R6
vintegration_1
R12
!i10b 1
!s100 hLoMRmIL2en]oHO3`Adog2
R0
IiNa]UaWWR91_i?zOHIj6S1
R1
R2
w1672441402
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v
!i122 358
L0 1 183
R3
r1
!s85 0
31
R13
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v|
!i113 1
R5
R6
vmux_generic
R12
!i10b 1
!s100 2I25mW3Zze]h09EB7eX>92
R0
IG:ngXhD?n`cWHDi9gZ`W82
R1
R2
Z14 w1668619815
Z15 8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v
Z16 FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v
!i122 356
L0 2 10
R3
r1
!s85 0
31
R13
Z17 !s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v|
!i113 1
R5
R6
vmux_generic_2bit_selector
R12
!i10b 1
!s100 Ye4^S]QoeFk33]fd;U6jd2
R0
IKja[hK<hnKDz=B^[PGl4H0
R1
R2
R14
R15
R16
!i122 356
L0 14 10
R3
r1
!s85 0
31
R13
R17
R18
!i113 1
R5
R6
vread_file
R10
!i10b 1
!s100 FQFX<iL6a;cKb5fo]6zfF0
R0
IV7EKH197YeXaFA7Q0i92n0
R1
R2
w1672475761
Z19 8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v
Z20 FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v
!i122 352
L0 1 23
R3
r1
!s85 0
31
R11
Z21 !s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v|
Z22 !s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v|
!i113 1
R5
R6
vreg_array
!s110 1668610856
!i10b 1
!s100 XFkC_19hC1;a:bVDR@iQF3
R0
IOjDnTNz3@hYez;=6X2gNT0
R1
R2
w1668609348
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v
!i122 50
R8
R3
r1
!s85 0
31
!s108 1668610856.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v|
!i113 1
R5
R6
vsign_extend
R12
!i10b 1
!s100 9MKWS80mLSD;GMeNfnjX00
R0
IB5]?n0iPc_jJHYn>Yh2lN2
R1
R2
w1668618275
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v
!i122 357
L0 2 8
R3
r1
!s85 0
31
R13
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v|
!i113 1
R5
R6
vtb
!s110 1668589757
!i10b 1
!s100 ;B`MlJF:Yem0<g>84Mg293
R0
I@_@K>SOn;G?89zSS7o=EY2
R1
R2
w1668589752
R19
R20
!i122 23
L0 13 27
R3
r1
!s85 0
31
!s108 1668589757.000000
R21
R22
!i113 1
R5
R6
vtest
R7
!i10b 1
!s100 QhT^`00z0gJhOzR5><;a?2
R0
IAf8Oi_7KZcSkBPf<nR?Ge1
R1
R2
w1670091623
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/test.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/test.v
!i122 360
L0 1 17
R3
r1
!s85 0
31
R9
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/test.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/test.v|
!i113 1
R5
R6
