#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr 12 17:24:42 2018
# Process ID: 2628
# Current directory: S:/echo/echo/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10432 S:\echo\echo\project\echo.xpr
# Log file: S:/echo/echo/project/vivado.log
# Journal file: S:/echo/echo/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/echo/echo/project/echo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_motor_axi_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 905.848 ; gain = 162.172
update_compile_order -fileset sources_1
open_bd_design {S:/echo/echo/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- craftdrones:user:blink:1.0 - blink_0
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_0
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_1
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_2
Adding cell -- rit.edu:user:motor_axi:1.1 - motor_axi_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <S:/echo/echo/src/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 949.387 ; gain = 36.637
report_ip_status -name ip_status 
upgrade_ip -vlnv rit.edu:user:motor_axi:1.2 [get_ips  design_1_motor_axi_0_0] -log ip_upgrade.log
Upgrading 'S:/echo/echo/src/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_motor_axi_0_0 from motor_axi_v1.2 1.1 to motor_axi_v1.2 1.2
Wrote  : <S:/echo/echo/src/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/echo/echo/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_motor_axi_0_0] -no_script -sync -force -quiet
ipx::infer_core -vendor rit.edu -library user -taxonomy /UserIP S:/echo/echo/ip/pwm_generator
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
ipx::edit_ip_in_project -upgrade true -name pwm_gen_project -directory S:/echo/echo/project/echo.tmp s:/echo/echo/ip/pwm_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::current_core s:/echo/echo/ip/pwm_generator/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 17:28:56 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/pwm_gen_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 12 17:29:22 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/pwm_gen_project.runs/impl_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-3445] Bus interface 'reset': Replace port-map physical named 'reset' by 'reset_n'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset_n' as interface 'reset_n'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:pwm_generator:1.0 pwm_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:pwm_generator:1.0 pwm_generator_1
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:pwm_generator:1.0 pwm_generator_2
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:pwm_generator:1.0 pwm_generator_3
endgroup
set_property location {2 616 -1020} [get_bd_cells pwm_generator_0]
set_property location {2 618 -811} [get_bd_cells pwm_generator_1]
set_property location {2 619 -622} [get_bd_cells pwm_generator_2]
set_property location {2 622 -416} [get_bd_cells pwm_generator_3]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins pwm_generator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins pwm_generator_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins pwm_generator_2/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins pwm_generator_3/clk]
endgroup
connect_bd_net [get_bd_pins motor_axi_0/enable] [get_bd_pins pwm_generator_1/enable]
connect_bd_net [get_bd_pins motor_axi_0/enable] [get_bd_pins pwm_generator_2/enable]
connect_bd_net [get_bd_pins motor_axi_0/enable] [get_bd_pins pwm_generator_3/enable]
connect_bd_net [get_bd_pins motor_axi_0/enable] [get_bd_pins pwm_generator_0/enable]
connect_bd_net [get_bd_pins motor_axi_0/period_a] [get_bd_pins pwm_generator_0/period]
connect_bd_net [get_bd_pins motor_axi_0/period_b] [get_bd_pins pwm_generator_1/period]
connect_bd_net [get_bd_pins motor_axi_0/period_c] [get_bd_pins pwm_generator_2/period]
connect_bd_net [get_bd_pins motor_axi_0/period_d] [get_bd_pins pwm_generator_3/period]
connect_bd_net [get_bd_pins motor_axi_0/duty_a] [get_bd_pins pwm_generator_0/duty]
connect_bd_net [get_bd_pins motor_axi_0/duty_b] [get_bd_pins pwm_generator_1/duty]
connect_bd_net [get_bd_pins motor_axi_0/duty_c] [get_bd_pins pwm_generator_2/duty]
connect_bd_net [get_bd_pins motor_axi_0/duty_d] [get_bd_pins pwm_generator_3/duty]
create_bd_port -dir O MOTOR_A_DIR
connect_bd_net [get_bd_ports MOTOR_A_DIR] [get_bd_pins motor_axi_0/dir_a]
create_bd_port -dir O MOTOR_A_PWM
connect_bd_net [get_bd_ports MOTOR_A_PWM] [get_bd_pins pwm_generator_0/output]
create_bd_port -dir O MOTOR_B_DIR
connect_bd_net [get_bd_ports MOTOR_B_DIR] [get_bd_pins motor_axi_0/dir_b]
create_bd_port -dir O MOTOR_B_PWM
connect_bd_net [get_bd_ports MOTOR_B_PWM] [get_bd_pins pwm_generator_1/output]
create_bd_port -dir O MOTOR_C_DIR
connect_bd_net [get_bd_ports MOTOR_C_DIR] [get_bd_pins motor_axi_0/dir_c]
create_bd_port -dir O MOTOR_C_PWM
connect_bd_net [get_bd_ports MOTOR_C_PWM] [get_bd_pins pwm_generator_2/output]
create_bd_port -dir O MOTOR_D_DIR
connect_bd_net [get_bd_ports MOTOR_D_DIR] [get_bd_pins motor_axi_0/dir_d]
create_bd_port -dir O MOTOR_D_PWM
connect_bd_net [get_bd_ports MOTOR_D_PWM] [get_bd_pins pwm_generator_3/output]
save_bd_design
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
ipx::infer_core -vendor rit.edu -library user -taxonomy /UserIP S:/echo/echo/ip/encoder_reader
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'S:/echo/echo/ip/encoder_reader/edge_detector.vhd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset_n_i' as interface 'reset_n_i'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset_pulse_count_i' as interface 'reset_pulse_count_i'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock_i' as interface 'clock_i'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock_i': Added interface parameter 'ASSOCIATED_RESET' with value 'reset_n_i'.
ipx::infer_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.090 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name encoder_reader_project -directory S:/echo/echo/project/echo.tmp s:/echo/echo/ip/encoder_reader/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::current_core s:/echo/echo/ip/encoder_reader/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to s:/echo/echo/ip/encoder_reader/src S:/echo/echo/ip/encoder_reader/edge_detector.vhd
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  s:/echo/echo/ip/encoder_reader/src/edge_detector.vhd]
move_files [get_files  s:/echo/echo/ip/encoder_reader/src/edge_detector.vhd]
remove_files  s:/echo/echo/ip/encoder_reader/src/edge_detector.vhd
remove_files  s:/echo/echo/ip/encoder_reader/encoder_reader_top.vhd
remove_files  s:/echo/echo/ip/encoder_reader/encoder_pulse_counter.vhd
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse -copy_to s:/echo/echo/ip/encoder_reader/src {S:/echo/echo/ip/encoder_reader/encoder_pulse_counter.vhd S:/echo/echo/ip/encoder_reader/encoder_reader_top.vhd S:/echo/echo/ip/encoder_reader/edge_detector.vhd}
ERROR: [Vivado 12-3630] The destination file 's:/echo/echo/ip/encoder_reader/src/edge_detector.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse {S:/echo/echo/ip/encoder_reader/src/encoder_pulse_counter.vhd S:/echo/echo/ip/encoder_reader/src/edge_detector.vhd S:/echo/echo/ip/encoder_reader/src/encoder_reader_top.vhd}
set_property top encoder_reader_top [current_fileset]
launch_runs synth_1 -jobs 4
[Thu Apr 12 17:48:34 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 17:49:08 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 17:55:23 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 12 17:55:47 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'encoder_reader_top.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'encoder_pulse_counter.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'encoder_reader_top.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'encoder_pulse_counter.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [s:/echo/echo/ip/encoder_reader\src/edge_detector.vhd:26]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [s:/echo/echo/ip/encoder_reader\src/edge_detector.vhd:39]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 17:59:24 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 18:01:24 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 18:04:13 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 18:05:55 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 18:06:35 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 12 18:07:03 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 12 18:08:51 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 12 18:09:21 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/encoder_reader_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:encoder_reader_top:1.0 encoder_reader_top_0
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:encoder_reader_top:1.0 encoder_reader_top_1
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:encoder_reader_top:1.0 encoder_reader_top_2
endgroup
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:encoder_reader_top:1.0 encoder_reader_top_3
endgroup
connect_bd_net [get_bd_pins encoder_reader_top_0/encoder_pulse_count_o] [get_bd_pins motor_axi_0/enc_a]
connect_bd_net [get_bd_pins encoder_reader_top_1/encoder_pulse_count_o] [get_bd_pins motor_axi_0/enc_b]
connect_bd_net [get_bd_pins encoder_reader_top_2/encoder_pulse_count_o] [get_bd_pins motor_axi_0/enc_c]
connect_bd_net [get_bd_pins encoder_reader_top_3/encoder_pulse_count_o] [get_bd_pins motor_axi_0/enc_d]
connect_bd_net [get_bd_pins encoder_reader_top_0/enable_i] [get_bd_pins motor_axi_0/enable]
connect_bd_net [get_bd_pins encoder_reader_top_1/enable_i] [get_bd_pins motor_axi_0/enable]
connect_bd_net [get_bd_pins encoder_reader_top_2/enable_i] [get_bd_pins motor_axi_0/enable]
connect_bd_net [get_bd_pins encoder_reader_top_3/enable_i] [get_bd_pins motor_axi_0/enable]
connect_bd_net [get_bd_pins encoder_reader_top_0/reset_pulse_count_i] [get_bd_pins motor_axi_0/clr_enc_a]
WARNING: [BD 41-1731] Type mismatch between connected pins: /encoder_reader_top_0/reset_pulse_count_i(rst) and /motor_axi_0/clr_enc_a(undef)
connect_bd_net [get_bd_pins encoder_reader_top_1/reset_pulse_count_i] [get_bd_pins motor_axi_0/clr_enc_b]
WARNING: [BD 41-1731] Type mismatch between connected pins: /encoder_reader_top_1/reset_pulse_count_i(rst) and /motor_axi_0/clr_enc_b(undef)
connect_bd_net [get_bd_pins encoder_reader_top_2/reset_pulse_count_i] [get_bd_pins motor_axi_0/clr_enc_c]
WARNING: [BD 41-1731] Type mismatch between connected pins: /encoder_reader_top_2/reset_pulse_count_i(rst) and /motor_axi_0/clr_enc_c(undef)
connect_bd_net [get_bd_pins encoder_reader_top_3/reset_pulse_count_i] [get_bd_pins motor_axi_0/clr_enc_d]
WARNING: [BD 41-1731] Type mismatch between connected pins: /encoder_reader_top_3/reset_pulse_count_i(rst) and /motor_axi_0/clr_enc_d(undef)
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins encoder_reader_top_0/clock_i]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins encoder_reader_top_1/clock_i]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins encoder_reader_top_2/clock_i]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins encoder_reader_top_3/clock_i]
endgroup
create_bd_port -dir I ENC_A
create_bd_port -dir I ENC_B
create_bd_port -dir I ENC_C
create_bd_port -dir I ENC_D
connect_bd_net [get_bd_ports ENC_A] [get_bd_pins encoder_reader_top_0/encoder_i]
connect_bd_net [get_bd_ports ENC_B] [get_bd_pins encoder_reader_top_1/encoder_i]
connect_bd_net [get_bd_ports ENC_C] [get_bd_pins encoder_reader_top_2/encoder_i]
connect_bd_net [get_bd_ports ENC_D] [get_bd_pins encoder_reader_top_3/encoder_i]
save_bd_design
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'output' of cell '/pwm_generator_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'output' of cell '/pwm_generator_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'output' of cell '/pwm_generator_2' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'output' of cell '/pwm_generator_3' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <S:/echo/echo/src/design_1.bd> 
VHDL Output written to : S:/echo/echo/src/hdl/design_1.vhd
VHDL Output written to : S:/echo/echo/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blink_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ultrasonic_sensor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/echo/echo/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file S:/echo/echo/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file S:/echo/echo/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File S:/echo/echo/src/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2c51aa8b79b216d; cache size = 2.736 MB.
[Thu Apr 12 18:15:11 2018] Launched design_1_motor_axi_0_0_synth_1, design_1_xbar_0_synth_1, design_1_encoder_reader_top_3_0_synth_1, design_1_pwm_generator_0_0_synth_1, design_1_pwm_generator_1_0_synth_1, design_1_pwm_generator_2_0_synth_1, design_1_pwm_generator_3_0_synth_1, design_1_encoder_reader_top_0_0_synth_1, design_1_encoder_reader_top_2_0_synth_1, design_1_encoder_reader_top_1_0_synth_1...
Run output will be captured here:
design_1_motor_axi_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_motor_axi_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: S:/echo/echo/project/echo.runs/design_1_xbar_0_synth_1/runme.log
design_1_encoder_reader_top_3_0_synth_1: S:/echo/echo/project/echo.runs/design_1_encoder_reader_top_3_0_synth_1/runme.log
design_1_pwm_generator_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_0_0_synth_1/runme.log
design_1_pwm_generator_1_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_1_0_synth_1/runme.log
design_1_pwm_generator_2_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_2_0_synth_1/runme.log
design_1_pwm_generator_3_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_3_0_synth_1/runme.log
design_1_encoder_reader_top_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_encoder_reader_top_0_0_synth_1/runme.log
design_1_encoder_reader_top_2_0_synth_1: S:/echo/echo/project/echo.runs/design_1_encoder_reader_top_2_0_synth_1/runme.log
design_1_encoder_reader_top_1_0_synth_1: S:/echo/echo/project/echo.runs/design_1_encoder_reader_top_1_0_synth_1/runme.log
[Thu Apr 12 18:15:12 2018] Launched synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.691 ; gain = 65.473
ipx::edit_ip_in_project -upgrade true -name pwm_generator_v1_0_project -directory S:/echo/echo/project/echo.tmp/pwm_generator_v1_0_project s:/echo/echo/ip/pwm_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property display_name pwm_generator_v1_1 [ipx::current_core]
set_property description pwm_generator_v1_1 [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
validate_bd_design -force
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/pwm_generator_0
/pwm_generator_1
/pwm_generator_2
/pwm_generator_3

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -log ip_upgrade.log
Upgrading 'S:/echo/echo/src/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_pwm_generator_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'output'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'output' is not found on the upgraded version of the cell '/pwm_generator_0'. Its connection to the net 'pwm_generator_0_output' has been removed.
INFO: [IP_Flow 19-3420] Updated design_1_pwm_generator_1_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'output'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'output' is not found on the upgraded version of the cell '/pwm_generator_1'. Its connection to the net 'pwm_generator_1_output' has been removed.
INFO: [IP_Flow 19-3420] Updated design_1_pwm_generator_2_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'output'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_2_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'output' is not found on the upgraded version of the cell '/pwm_generator_2'. Its connection to the net 'pwm_generator_2_output' has been removed.
INFO: [IP_Flow 19-3420] Updated design_1_pwm_generator_3_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'output'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_3_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'output' is not found on the upgraded version of the cell '/pwm_generator_3'. Its connection to the net 'pwm_generator_3_output' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_0_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_1_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_2_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_3_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <pwm_generator_0_output> has no source
WARNING: [BD 41-597] NET <pwm_generator_1_output> has no source
WARNING: [BD 41-597] NET <pwm_generator_2_output> has no source
WARNING: [BD 41-597] NET <pwm_generator_3_output> has no source
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/echo/echo/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.078 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -no_script -sync -force -quiet
connect_bd_net [get_bd_ports MOTOR_A_PWM] [get_bd_pins pwm_generator_0/pwm_o]
connect_bd_net [get_bd_ports MOTOR_B_PWM] [get_bd_pins pwm_generator_1/pwm_o]
connect_bd_net [get_bd_ports MOTOR_C_PWM] [get_bd_pins pwm_generator_2/pwm_o]
connect_bd_net [get_bd_ports MOTOR_D_PWM] [get_bd_pins pwm_generator_3/pwm_o]
save_bd_design
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets motor_axi_0_dir_a]
delete_bd_objs [get_bd_nets motor_axi_0_dir_b]
delete_bd_objs [get_bd_nets motor_axi_0_dir_c]
delete_bd_objs [get_bd_nets motor_axi_0_dir_d]
delete_bd_objs [get_bd_nets pwm_generator_0_output]
delete_bd_objs [get_bd_nets pwm_generator_1_output]
delete_bd_objs [get_bd_nets pwm_generator_2_output]
delete_bd_objs [get_bd_nets pwm_generator_3_output]
ipx::edit_ip_in_project -upgrade true -name pwm_generator_v1_0_project -directory S:/echo/echo/project/echo.tmp/pwm_generator_v1_0_project s:/echo/echo/ip/pwm_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property display_name pwm_generator_v2_1 [ipx::current_core]
set_property description pwm_generator_v2_0 [ipx::current_core]
set_property display_name pwm_generator_v2_0 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 2.0 [ipx::current_core]
launch_runs synth_1 -jobs 4
[Thu Apr 12 18:40:37 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/pwm_generator_v1_0_project/pwm_generator_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs impl_1 -jobs 4
[Thu Apr 12 18:41:05 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/pwm_generator_v1_0_project/pwm_generator_v1_0_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1574.988 ; gain = 1.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1574.988 ; gain = 1.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.359 ; gain = 312.281
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
set_property previous_version_for_upgrade rit.edu:user:pwm_generator:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -log ip_upgrade.log
Upgrading 'S:/echo/echo/src/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_0_0 from pwm_generator_v2_0 1.0 to pwm_generator_v2_0 2.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_b'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_f'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_1_0 from pwm_generator_v2_0 1.0 to pwm_generator_v2_0 2.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_b'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_f'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_2_0 from pwm_generator_v2_0 1.0 to pwm_generator_v2_0 2.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_b'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_f'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_2_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_3_0 from pwm_generator_v2_0 1.0 to pwm_generator_v2_0 2.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_b'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o_f'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_3_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_0_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_1_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_2_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_3_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/echo/echo/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins motor_axi_0/dir_a] [get_bd_pins pwm_generator_0/dir]
connect_bd_net [get_bd_pins motor_axi_0/dir_b] [get_bd_pins pwm_generator_1/dir]
connect_bd_net [get_bd_pins motor_axi_0/dir_c] [get_bd_pins pwm_generator_2/dir]
connect_bd_net [get_bd_pins motor_axi_0/dir_d] [get_bd_pins pwm_generator_3/dir]
set_property name M1_IN1 [get_bd_ports MOTOR_A_DIR]
set_property name M1_IN2 [get_bd_ports MOTOR_A_PWM]
set_property name M2_IN1 [get_bd_ports MOTOR_B_DIR]
set_property name M2_IN2 [get_bd_ports MOTOR_B_PWM]
set_property name M3_IN1 [get_bd_ports MOTOR_C_DIR]
set_property name M3_IN2 [get_bd_ports MOTOR_C_PWM]
set_property name M4_IN1 [get_bd_ports MOTOR_D_DIR]
set_property name M4_IN2 [get_bd_ports MOTOR_D_PWM]
ipx::edit_ip_in_project -upgrade true -name pwm_generator_v2_0_project -directory S:/echo/echo/project/echo.tmp/pwm_generator_v2_0_project s:/echo/echo/ip/pwm_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property version 3.0 [ipx::current_core]
set_property display_name pwm_generator_v3_0 [ipx::current_core]
set_property description pwm_generator_v3_0 [ipx::current_core]
launch_runs synth_1 -jobs 4
[Thu Apr 12 19:08:09 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/pwm_generator_v2_0_project/pwm_generator_v2_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 12 19:08:45 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/pwm_generator_v2_0_project/pwm_generator_v2_0_project.runs/impl_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {rit.edu:user:pwm_generator:1.0 rit.edu:user:pwm_generator:2.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -log ip_upgrade.log
Upgrading 'S:/echo/echo/src/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_0_0 from pwm_generator_v3_0 2.0 to pwm_generator_v3_0 3.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_b'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_f'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_1_0 from pwm_generator_v3_0 2.0 to pwm_generator_v3_0 3.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_b'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_f'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_2_0 from pwm_generator_v3_0 2.0 to pwm_generator_v3_0 3.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_b'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_f'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_2_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_3_0 from pwm_generator_v3_0 2.0 to pwm_generator_v3_0 3.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_b'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pwm_o_f'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dir_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pwm_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_generator_3_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_0_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_1_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_2_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_generator_3_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/echo/echo/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -no_script -sync -force -quiet
connect_bd_net [get_bd_ports M1_IN1] [get_bd_pins pwm_generator_0/dir_o]
connect_bd_net [get_bd_ports M1_IN2] [get_bd_pins pwm_generator_0/pwm_o]
connect_bd_net [get_bd_ports M2_IN1] [get_bd_pins pwm_generator_1/dir_o]
connect_bd_net [get_bd_ports M2_IN2] [get_bd_pins pwm_generator_1/pwm_o]
connect_bd_net [get_bd_ports M3_IN1] [get_bd_pins pwm_generator_2/dir_o]
connect_bd_net [get_bd_ports M3_IN2] [get_bd_pins pwm_generator_2/pwm_o]
connect_bd_net [get_bd_ports M4_IN1] [get_bd_pins pwm_generator_3/dir_o]
connect_bd_net [get_bd_ports M4_IN2] [get_bd_pins pwm_generator_3/pwm_o]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name ultrasonic_sensor_axi_v1_1_project -directory S:/echo/echo/project/echo.tmp/ultrasonic_sensor_axi_v1_1_project s:/echo/echo/ip/ultrasonic_sensor_axi_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
close_project
save_bd_design
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <S:/echo/echo/src/design_1.bd> 
VHDL Output written to : S:/echo/echo/src/hdl/design_1.vhd
VHDL Output written to : S:/echo/echo/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blink_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ultrasonic_sensor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_generator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_reader_top_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/echo/echo/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file S:/echo/echo/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file S:/echo/echo/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File S:/echo/echo/src/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2c51aa8b79b216d; cache size = 4.084 MB.
[Thu Apr 12 19:35:15 2018] Launched design_1_pwm_generator_0_0_synth_1, design_1_pwm_generator_1_0_synth_1, design_1_pwm_generator_2_0_synth_1, design_1_pwm_generator_3_0_synth_1...
Run output will be captured here:
design_1_pwm_generator_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_0_0_synth_1/runme.log
design_1_pwm_generator_1_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_1_0_synth_1/runme.log
design_1_pwm_generator_2_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_2_0_synth_1/runme.log
design_1_pwm_generator_3_0_synth_1: S:/echo/echo/project/echo.runs/design_1_pwm_generator_3_0_synth_1/runme.log
[Thu Apr 12 19:35:16 2018] Launched synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2119.949 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Thu Apr 12 19:36:50 2018] Launched impl_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/impl_1/runme.log
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 19:38:29 2018...
