<stg><name>krnl_lut_sigmoid44</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:0 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %tmp_s = fcmp_olt  i32 %p_read_2, i32 -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:1 %bitcast_ln41 = bitcast i32 %p_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %trunc_ln41 = trunc i32 %bitcast_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:4 %icmp_ln41 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:5 %icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6 %or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %tmp_s = fcmp_olt  i32 %p_read_2, i32 -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:8 %and_ln41 = and i1 %or_ln41, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:9 %tmp_4 = fcmp_olt  i32 %p_read_2, i32 -2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:9 %tmp_4 = fcmp_olt  i32 %p_read_2, i32 -2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:11 %tmp_5 = fcmp_olt  i32 %p_read_2, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_6 = fcmp_olt  i32 %p_read_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_7 = fcmp_olt  i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:17 %tmp_8 = fcmp_olt  i32 %p_read_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_9 = fcmp_olt  i32 %p_read_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:10 %and_ln43 = and i1 %or_ln41, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:11 %tmp_5 = fcmp_olt  i32 %p_read_2, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %and_ln45 = and i1 %or_ln41, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln45"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_6 = fcmp_olt  i32 %p_read_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %and_ln47 = and i1 %or_ln41, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_7 = fcmp_olt  i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %and_ln49 = and i1 %or_ln41, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:17 %tmp_8 = fcmp_olt  i32 %p_read_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %and_ln51 = and i1 %or_ln41, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln51"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_9 = fcmp_olt  i32 %p_read_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %and_ln53 = and i1 %or_ln41, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:21 %select_ln51 = select i1 %and_ln51, i3 5, i3 6

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %or_ln51 = or i1 %and_ln51, i1 %and_ln53

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:23 %select_ln51_1 = select i1 %or_ln51, i3 %select_ln51, i3 7

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:24 %select_ln41 = select i1 %and_ln41, i3 0, i3 %select_ln51_1

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:25 %xor_ln41 = xor i1 %and_ln41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %and_ln43_1 = and i1 %and_ln43, i1 %xor_ln41

]]></Node>
<StgValue><ssdm name="and_ln43_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %or_ln43 = or i1 %and_ln41, i1 %and_ln43

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %xor_ln43 = xor i1 %or_ln43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln43"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %and_ln45_1 = and i1 %and_ln45, i1 %xor_ln43

]]></Node>
<StgValue><ssdm name="and_ln45_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:30 %select_ln45 = select i1 %and_ln45_1, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %or_ln45 = or i1 %and_ln45_1, i1 %and_ln43_1

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:32 %select_ln45_1 = select i1 %or_ln45, i3 %select_ln45, i3 %select_ln41

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %or_ln45_1 = or i1 %or_ln43, i1 %and_ln45

]]></Node>
<StgValue><ssdm name="or_ln45_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:36 %or_ln47 = or i1 %or_ln45_1, i1 %and_ln47

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %xor_ln47 = xor i1 %or_ln47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %and_ln49_1 = and i1 %and_ln49, i1 %xor_ln47

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %xor_ln45 = xor i1 %or_ln45_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln45"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:35 %and_ln47_1 = and i1 %and_ln47, i1 %xor_ln45

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:39 %select_ln49 = select i1 %and_ln49_1, i3 4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:40 %or_ln49 = or i1 %and_ln49_1, i1 %and_ln47_1

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:41 %lut_i = select i1 %or_ln49, i3 %select_ln49, i3 %select_ln45_1

]]></Node>
<StgValue><ssdm name="lut_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:42 %zext_ln38 = zext i3 %lut_i

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:43 %sigmoid_lut_addr = getelementptr i32 %sigmoid_lut, i32 0, i32 %zext_ln38

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:44 %sigmoid_lut_load = load i3 %sigmoid_lut_addr

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:44 %sigmoid_lut_load = load i3 %sigmoid_lut_addr

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:45 %ret_ln210 = ret i32 %sigmoid_lut_load

]]></Node>
<StgValue><ssdm name="ret_ln210"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="67" name="sigmoid_lut" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sigmoid_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.float" to="p_read_2" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="p_read" to="p_read_2" fromId="66" toId="7">
</dataflow>
<dataflow id="71" from="p_read_2" to="tmp_s" fromId="7" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_72" to="tmp_s" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="p_read_2" to="bitcast_ln41" fromId="7" toId="9">
</dataflow>
<dataflow id="76" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="bitcast_ln41" to="tmp" fromId="9" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="tmp" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="tmp" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="bitcast_ln41" to="trunc_ln41" fromId="9" toId="11">
</dataflow>
<dataflow id="83" from="tmp" to="icmp_ln41" fromId="10" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln41" fromId="84" toId="12">
</dataflow>
<dataflow id="86" from="trunc_ln41" to="icmp_ln41_1" fromId="11" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln41_1" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="icmp_ln41_1" to="or_ln41" fromId="13" toId="14">
</dataflow>
<dataflow id="90" from="icmp_ln41" to="or_ln41" fromId="12" toId="14">
</dataflow>
<dataflow id="91" from="p_read_2" to="tmp_s" fromId="7" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_72" to="tmp_s" fromId="72" toId="15">
</dataflow>
<dataflow id="93" from="or_ln41" to="and_ln41" fromId="14" toId="16">
</dataflow>
<dataflow id="94" from="tmp_s" to="and_ln41" fromId="15" toId="16">
</dataflow>
<dataflow id="95" from="p_read_2" to="tmp_4" fromId="7" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="tmp_4" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="p_read_2" to="tmp_4" fromId="7" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_96" to="tmp_4" fromId="96" toId="18">
</dataflow>
<dataflow id="100" from="p_read_2" to="tmp_5" fromId="7" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="tmp_5" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="p_read_2" to="tmp_6" fromId="7" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_104" to="tmp_6" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="p_read_2" to="tmp_7" fromId="7" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp_7" fromId="107" toId="21">
</dataflow>
<dataflow id="109" from="p_read_2" to="tmp_8" fromId="7" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_110" to="tmp_8" fromId="110" toId="22">
</dataflow>
<dataflow id="112" from="p_read_2" to="tmp_9" fromId="7" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp_9" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="or_ln41" to="and_ln43" fromId="14" toId="24">
</dataflow>
<dataflow id="116" from="tmp_4" to="and_ln43" fromId="18" toId="24">
</dataflow>
<dataflow id="117" from="p_read_2" to="tmp_5" fromId="7" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_101" to="tmp_5" fromId="101" toId="25">
</dataflow>
<dataflow id="119" from="or_ln41" to="and_ln45" fromId="14" toId="26">
</dataflow>
<dataflow id="120" from="tmp_5" to="and_ln45" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="p_read_2" to="tmp_6" fromId="7" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_104" to="tmp_6" fromId="104" toId="27">
</dataflow>
<dataflow id="123" from="or_ln41" to="and_ln47" fromId="14" toId="28">
</dataflow>
<dataflow id="124" from="tmp_6" to="and_ln47" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="p_read_2" to="tmp_7" fromId="7" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_107" to="tmp_7" fromId="107" toId="29">
</dataflow>
<dataflow id="127" from="or_ln41" to="and_ln49" fromId="14" toId="30">
</dataflow>
<dataflow id="128" from="tmp_7" to="and_ln49" fromId="29" toId="30">
</dataflow>
<dataflow id="129" from="p_read_2" to="tmp_8" fromId="7" toId="31">
</dataflow>
<dataflow id="130" from="StgValue_110" to="tmp_8" fromId="110" toId="31">
</dataflow>
<dataflow id="131" from="or_ln41" to="and_ln51" fromId="14" toId="32">
</dataflow>
<dataflow id="132" from="tmp_8" to="and_ln51" fromId="31" toId="32">
</dataflow>
<dataflow id="133" from="p_read_2" to="tmp_9" fromId="7" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_113" to="tmp_9" fromId="113" toId="33">
</dataflow>
<dataflow id="135" from="or_ln41" to="and_ln53" fromId="14" toId="34">
</dataflow>
<dataflow id="136" from="tmp_9" to="and_ln53" fromId="33" toId="34">
</dataflow>
<dataflow id="137" from="and_ln51" to="select_ln51" fromId="32" toId="35">
</dataflow>
<dataflow id="139" from="StgValue_138" to="select_ln51" fromId="138" toId="35">
</dataflow>
<dataflow id="141" from="StgValue_140" to="select_ln51" fromId="140" toId="35">
</dataflow>
<dataflow id="142" from="and_ln51" to="or_ln51" fromId="32" toId="36">
</dataflow>
<dataflow id="143" from="and_ln53" to="or_ln51" fromId="34" toId="36">
</dataflow>
<dataflow id="144" from="or_ln51" to="select_ln51_1" fromId="36" toId="37">
</dataflow>
<dataflow id="145" from="select_ln51" to="select_ln51_1" fromId="35" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_146" to="select_ln51_1" fromId="146" toId="37">
</dataflow>
<dataflow id="148" from="and_ln41" to="select_ln41" fromId="16" toId="38">
</dataflow>
<dataflow id="150" from="StgValue_149" to="select_ln41" fromId="149" toId="38">
</dataflow>
<dataflow id="151" from="select_ln51_1" to="select_ln41" fromId="37" toId="38">
</dataflow>
<dataflow id="152" from="and_ln41" to="xor_ln41" fromId="16" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_153" to="xor_ln41" fromId="153" toId="39">
</dataflow>
<dataflow id="155" from="and_ln43" to="and_ln43_1" fromId="24" toId="40">
</dataflow>
<dataflow id="156" from="xor_ln41" to="and_ln43_1" fromId="39" toId="40">
</dataflow>
<dataflow id="157" from="and_ln41" to="or_ln43" fromId="16" toId="41">
</dataflow>
<dataflow id="158" from="and_ln43" to="or_ln43" fromId="24" toId="41">
</dataflow>
<dataflow id="159" from="or_ln43" to="xor_ln43" fromId="41" toId="42">
</dataflow>
<dataflow id="160" from="StgValue_153" to="xor_ln43" fromId="153" toId="42">
</dataflow>
<dataflow id="161" from="and_ln45" to="and_ln45_1" fromId="26" toId="43">
</dataflow>
<dataflow id="162" from="xor_ln43" to="and_ln45_1" fromId="42" toId="43">
</dataflow>
<dataflow id="163" from="and_ln45_1" to="select_ln45" fromId="43" toId="44">
</dataflow>
<dataflow id="165" from="StgValue_164" to="select_ln45" fromId="164" toId="44">
</dataflow>
<dataflow id="167" from="StgValue_166" to="select_ln45" fromId="166" toId="44">
</dataflow>
<dataflow id="168" from="and_ln45_1" to="or_ln45" fromId="43" toId="45">
</dataflow>
<dataflow id="169" from="and_ln43_1" to="or_ln45" fromId="40" toId="45">
</dataflow>
<dataflow id="170" from="or_ln45" to="select_ln45_1" fromId="45" toId="46">
</dataflow>
<dataflow id="171" from="select_ln45" to="select_ln45_1" fromId="44" toId="46">
</dataflow>
<dataflow id="172" from="select_ln41" to="select_ln45_1" fromId="38" toId="46">
</dataflow>
<dataflow id="173" from="or_ln43" to="or_ln45_1" fromId="41" toId="47">
</dataflow>
<dataflow id="174" from="and_ln45" to="or_ln45_1" fromId="26" toId="47">
</dataflow>
<dataflow id="175" from="or_ln45_1" to="or_ln47" fromId="47" toId="48">
</dataflow>
<dataflow id="176" from="and_ln47" to="or_ln47" fromId="28" toId="48">
</dataflow>
<dataflow id="177" from="or_ln47" to="xor_ln47" fromId="48" toId="49">
</dataflow>
<dataflow id="178" from="StgValue_153" to="xor_ln47" fromId="153" toId="49">
</dataflow>
<dataflow id="179" from="and_ln49" to="and_ln49_1" fromId="30" toId="50">
</dataflow>
<dataflow id="180" from="xor_ln47" to="and_ln49_1" fromId="49" toId="50">
</dataflow>
<dataflow id="181" from="or_ln45_1" to="xor_ln45" fromId="47" toId="51">
</dataflow>
<dataflow id="182" from="StgValue_153" to="xor_ln45" fromId="153" toId="51">
</dataflow>
<dataflow id="183" from="and_ln47" to="and_ln47_1" fromId="28" toId="52">
</dataflow>
<dataflow id="184" from="xor_ln45" to="and_ln47_1" fromId="51" toId="52">
</dataflow>
<dataflow id="185" from="and_ln49_1" to="select_ln49" fromId="50" toId="53">
</dataflow>
<dataflow id="187" from="StgValue_186" to="select_ln49" fromId="186" toId="53">
</dataflow>
<dataflow id="189" from="StgValue_188" to="select_ln49" fromId="188" toId="53">
</dataflow>
<dataflow id="190" from="and_ln49_1" to="or_ln49" fromId="50" toId="54">
</dataflow>
<dataflow id="191" from="and_ln47_1" to="or_ln49" fromId="52" toId="54">
</dataflow>
<dataflow id="192" from="or_ln49" to="lut_i" fromId="54" toId="55">
</dataflow>
<dataflow id="193" from="select_ln49" to="lut_i" fromId="53" toId="55">
</dataflow>
<dataflow id="194" from="select_ln45_1" to="lut_i" fromId="46" toId="55">
</dataflow>
<dataflow id="195" from="lut_i" to="zext_ln38" fromId="55" toId="56">
</dataflow>
<dataflow id="196" from="sigmoid_lut" to="sigmoid_lut_addr" fromId="67" toId="57">
</dataflow>
<dataflow id="198" from="StgValue_197" to="sigmoid_lut_addr" fromId="197" toId="57">
</dataflow>
<dataflow id="199" from="zext_ln38" to="sigmoid_lut_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="200" from="sigmoid_lut_addr" to="sigmoid_lut_load" fromId="57" toId="58">
</dataflow>
<dataflow id="201" from="sigmoid_lut_addr" to="sigmoid_lut_load" fromId="57" toId="59">
</dataflow>
<dataflow id="202" from="sigmoid_lut_load" to="ret_ln210" fromId="59" toId="60">
</dataflow>
<dataflow id="203" from="and_ln41" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="204" from="and_ln41" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
