Running: D:\Desarrollo\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/TOC/divider/tb_divider_isim_beh.exe -prj C:/TOC/divider/tb_divider_beh.prj work.tb_divider 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/TOC/divider/uc.vhd" into library work
Parsing VHDL file "C:/TOC/divider/cd.vhd" into library work
Parsing VHDL file "C:/TOC/divider/divider.vhd" into library work
Parsing VHDL file "C:/TOC/divider/tb_divider.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity cd [cd_default]
Compiling architecture rtl of entity uc [uc_default]
Compiling architecture struct of entity divider [divider_default]
Compiling architecture beh of entity tb_divider
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/TOC/divider/tb_divider_isim_beh.exe
Fuse Memory Usage: 34448 KB
Fuse CPU Usage: 2156 ms
