// rst_ss_reset_bridge_tx_div.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module rst_ss_reset_bridge_tx_div (
		input  wire  clk,       //       clk.clk,   Clock Input
		input  wire  in_reset,  //  in_reset.reset, Reset Input
		output wire  out_reset  // out_reset.reset, Reset Output
	);

	assign out_reset = in_reset;

endmodule
