Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/client_008.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3755287 heartbeat IPC: 2.66291 cumulative IPC: 2.66291 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7532388 heartbeat IPC: 2.64753 cumulative IPC: 2.6552 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11260697 heartbeat IPC: 2.68218 cumulative IPC: 2.66413 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15056769 heartbeat IPC: 2.6343 cumulative IPC: 2.65661 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 18851620 heartbeat IPC: 2.63515 cumulative IPC: 2.65229 (Simulation time: 0 hr 2 min 54 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 18851620 (Simulation time: 0 hr 2 min 54 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 27041615 heartbeat IPC: 1.221 cumulative IPC: 1.221 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 34998442 heartbeat IPC: 1.25678 cumulative IPC: 1.23863 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 44095943 heartbeat IPC: 1.0992 cumulative IPC: 1.18839 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 51458558 heartbeat IPC: 1.35821 cumulative IPC: 1.22673 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 59517363 heartbeat IPC: 1.24088 cumulative IPC: 1.22954 (Simulation time: 0 hr 5 min 41 sec) 
Finished CPU 0 instructions: 50000002 cycles: 40665744 cumulative IPC: 1.22954 (Simulation time: 0 hr 5 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22954 instructions: 50000002 cycles: 40665744
L1D TOTAL     ACCESS:   20480698  HIT:   18852237  MISS:    1628461
L1D LOAD      ACCESS:    8062364  HIT:    7262638  MISS:     799726
L1D RFO       ACCESS:    4814678  HIT:    4705136  MISS:     109542
L1D PREFETCH  ACCESS:    7603656  HIT:    6884463  MISS:     719193
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8132223  ISSUED:    7963810  USEFUL:     199352  USELESS:     519845
L1D AVERAGE MISS LATENCY: 33.1189 cycles
L1I TOTAL     ACCESS:   15948666  HIT:   14308823  MISS:    1639843
L1I LOAD      ACCESS:    9774849  HIT:    9724499  MISS:      50350
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6173817  HIT:    4584324  MISS:    1589493
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6807143  ISSUED:    6719913  USEFUL:     851645  USELESS:     738003
L1I AVERAGE MISS LATENCY: 17.1001 cycles
L2C TOTAL     ACCESS:    4570374  HIT:    4099299  MISS:     471075
L2C LOAD      ACCESS:     795425  HIT:     623717  MISS:     171708
L2C RFO       ACCESS:     104309  HIT:      18339  MISS:      85970
L2C PREFETCH  ACCESS:    3488644  HIT:    3275735  MISS:     212909
L2C WRITEBACK ACCESS:     181996  HIT:     181508  MISS:        488
L2C PREFETCH  REQUESTED:    3281184  ISSUED:    3241882  USEFUL:      20356  USELESS:     194488
L2C AVERAGE MISS LATENCY: 74.8317 cycles
LLC TOTAL     ACCESS:    1611518  HIT:    1427640  MISS:     183878
LLC LOAD      ACCESS:     171608  HIT:     148753  MISS:      22855
LLC RFO       ACCESS:      85966  HIT:      15637  MISS:      70329
LLC PREFETCH  ACCESS:    1218225  HIT:    1127898  MISS:      90327
LLC WRITEBACK ACCESS:     135719  HIT:     135352  MISS:        367
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      24855  USELESS:      73568
LLC AVERAGE MISS LATENCY: 167.688 cycles
Major fault: 0 Minor fault: 5306
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51359  ROW_BUFFER_MISS:     132139
 DBUS_CONGESTED:      96594
 WQ ROW_BUFFER_HIT:      24176  ROW_BUFFER_MISS:      65574  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 98.6482% MPKI: 3.1551 Average ROB Occupancy at Mispredict: 97.0409

Branch types
NOT_BRANCH: 38329598 76.6592%
BRANCH_DIRECT_JUMP: 510116 1.02023%
BRANCH_INDIRECT: 225730 0.45146%
BRANCH_CONDITIONAL: 8366762 16.7335%
BRANCH_DIRECT_CALL: 600748 1.2015%
BRANCH_INDIRECT_CALL: 682990 1.36598%
BRANCH_RETURN: 1283974 2.56795%
BRANCH_OTHER: 0 0%

