Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'addr' [C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor(ADDR_WIDTH=14,I...
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory(ADDR_WIDTH=12)
Compiling module xil_defaultlib.slave_interface(ADDR_WIDTH=12)
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
