;redcode
;assert 1
	SPL 0, 802
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <332
	ADD 1, @10
	ADD -7, <-20
	SPL <0, 90
	JMZ -1, @-20
	SPL 0, <832
	ADD 270, 60
	SUB @-0, @902
	SUB @-0, @902
	SUB @0, @2
	SPL <86, @-156
	SPL 0, 802
	CMP -7, <-420
	SPL 0, <332
	CMP @0, @2
	CMP @0, @2
	ADD 1, @10
	SPL 0, <832
	SUB -240, 560
	ADD 270, 60
	ADD 1, @10
	SUB @0, @2
	SPL -700, -600
	ADD -7, <-20
	CMP #11, 2
	ADD 210, 60
	SLT 210, 60
	SUB <-30, 9
	SUB 100, -100
	SLT @0, 0
	SUB @127, 102
	JMZ <326, -403
	JMZ <326, -403
	ADD 212, 160
	SUB @921, 106
	ADD 212, 160
	ADD 270, 60
	ADD 270, 60
	SPL 0, 802
	SPL 0, 802
	CMP -7, <-420
	SUB 100, -100
	MOV -1, <-20
	DJN -1, @-20
	CMP -7, <-420
	JMP -51, @-0
