Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 22:35:17 2017
| Host         : DESKTOP-DHU5GO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_cu/PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_cu/PS_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/CLKARDCLK (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: my_clk_div/tmp_clkf_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_sseg_dec_uni/my_clk/tmp_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 655 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.284        0.000                      0                  128        0.104        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.284        0.000                      0                  128        0.104        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.138ns (22.167%)  route 3.996ns (77.833%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.138    10.288    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.857    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_R)       -0.524    14.572    my_sseg_dec_uni/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.138ns (22.167%)  route 3.996ns (77.833%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.138    10.288    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.857    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_R)       -0.524    14.572    my_sseg_dec_uni/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.138ns (22.167%)  route 3.996ns (77.833%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.138    10.288    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.857    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[23]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_R)       -0.524    14.572    my_sseg_dec_uni/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.138ns (22.167%)  route 3.996ns (77.833%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.138    10.288    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.857    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[24]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_R)       -0.524    14.572    my_sseg_dec_uni/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.138ns (22.574%)  route 3.903ns (77.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.045    10.196    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517    14.858    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    my_sseg_dec_uni/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.138ns (22.574%)  route 3.903ns (77.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.045    10.196    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517    14.858    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    my_sseg_dec_uni/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.138ns (22.574%)  route 3.903ns (77.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.045    10.196    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517    14.858    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    my_sseg_dec_uni/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_sseg_dec_uni/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.138ns (22.574%)  route 3.903ns (77.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  my_sseg_dec_uni/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.529    my_sseg_dec_uni/my_clk/div_cnt[15]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.653 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.401     7.054    my_sseg_dec_uni/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.178 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.401     7.580    my_sseg_dec_uni/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.704 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.579     8.282    my_sseg_dec_uni/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.406 f  my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.620     9.026    my_sseg_dec_uni/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  my_sseg_dec_uni/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          1.045    10.196    my_sseg_dec_uni/my_clk/tmp_clk
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517    14.858    my_sseg_dec_uni/my_clk/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  my_sseg_dec_uni/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    my_sseg_dec_uni/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.076ns (21.743%)  route 3.873ns (78.257%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.235    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.359 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.666    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.790 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.094    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.218 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.165    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.289 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.660     8.949    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.962    10.035    my_clk_div/tmp_clkf
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    my_clk_div/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.076ns (21.743%)  route 3.873ns (78.257%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.235    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.359 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.666    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.790 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.094    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.218 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.165    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.289 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.660     8.949    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.962    10.035    my_clk_div/tmp_clkf
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    my_clk_div/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  my_clk_div/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.922    my_clk_div/div_cnt0_carry__4_n_7
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  my_clk_div/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.933    my_clk_div/div_cnt0_carry__4_n_5
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  my_clk_div/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.958    my_clk_div/div_cnt0_carry__4_n_6
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  my_clk_div/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.958    my_clk_div/div_cnt0_carry__4_n_4
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  my_clk_div/div_cnt_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  my_clk_div/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_clk_div/div_cnt0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  my_clk_div/div_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.961    my_clk_div/div_cnt0_carry__5_n_7
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  my_clk_div/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_clk_div/div_cnt0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  my_clk_div/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.972    my_clk_div/div_cnt0_carry__5_n_5
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  my_clk_div/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_clk_div/div_cnt0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  my_clk_div/div_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.997    my_clk_div/div_cnt0_carry__5_n_6
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  my_clk_div/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_clk_div/div_cnt0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  my_clk_div/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.997    my_clk_div/div_cnt0_carry__5_n_4
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  my_clk_div/div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  my_clk_div/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_clk_div/div_cnt0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  my_clk_div/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.946    my_clk_div/div_cnt0_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  my_clk_div/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.000    my_clk_div/div_cnt0_carry__6_n_7
    SLICE_X35Y52         FDRE                                         r  my_clk_div/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  my_clk_div/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 my_clk_div/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  my_clk_div/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk_div/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    my_clk_div/div_cnt_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  my_clk_div/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    my_clk_div/div_cnt0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  my_clk_div/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_clk_div/div_cnt0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  my_clk_div/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.946    my_clk_div/div_cnt0_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  my_clk_div/div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.011    my_clk_div/div_cnt0_carry__6_n_5
    SLICE_X35Y52         FDRE                                         r  my_clk_div/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    my_clk_div/CLK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  my_clk_div/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.105     1.818    my_clk_div/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   my_sseg_dec_uni/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   my_sseg_dec_uni/my_clk/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y38   my_sseg_dec_uni/my_clk/div_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   my_sseg_dec_uni/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   my_sseg_dec_uni/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   my_sseg_dec_uni/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y38   my_sseg_dec_uni/my_clk/div_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y38   my_sseg_dec_uni/my_clk/div_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   my_sseg_dec_uni/my_clk/div_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   my_sseg_dec_uni/my_clk/div_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   my_sseg_dec_uni/my_clk/div_cnt_reg[6]/C



