<p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="261c3dcf-f17d-438a-af00-fde7294706ae" class="confluenceTable"><colgroup><col/><col style="width: 293.0px;"/><col style="width: 163.0px;"/><col style="width: 172.0px;"/><col style="width: 123.0px;"/><col style="width: 275.0px;"/><col style="width: 516.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Feature</strong></p></th><th class="confluenceTh"><p><strong>Owner</strong></p></th><th class="confluenceTh"><p><strong>Effected Block(s)</strong></p></th><th class="confluenceTh"><p><strong>Date</strong></p></th><th class="confluenceTh"><p><strong>Review Link</strong></p></th><th class="confluenceTh"><p><strong>Action Items (jiras)</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><ul><li><p>Update for CHI-E Support</p></li><li><p>Update DVM Tables for CHI-E Support</p></li><li><p>Error Support for new CHI-E Support</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a> </p></td><td class="confluenceTd"><ul><li><p>CAIU</p></li><li><p>IOAIU</p></li><li><p>DVE</p></li><li><p>COMMON LIB</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-05-26" class="date-past">26 May 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EUvwyyqoDltHkQ060rCyRLsBUcgdDNd0VSckVOjw0MRd1Q?e=umXv0s" rel="nofollow">Ncore 3.6 CHI-E Support Micro Arch Review-20230526_170254-Enregistrement de la r√©union.mp4</a></p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="1"><span class="placeholder-inline-tasks">Ensure 12.5.18 trans flow diagram represented with error resp</span></li><li class="checked" data-inline-task-id="2"><span class="placeholder-inline-tasks">Fix 12.5.19 trans flow so that second part goes to DCE not DMI</span></li><li class="checked" data-inline-task-id="3"><span class="placeholder-inline-tasks">Add notes on trans flow diagrams that not all CMDs are shown</span></li><li class="checked" data-inline-task-id="4"><span class="placeholder-inline-tasks">File MAES Jira for parity protection support needed: </span></li></ul><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6332" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6332?src=confmacro" class="jira-issue-key">MAES-6332</a>
                            </span>
</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><ul><li><p>CCMP bandwidth enhancement</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a> </p></td><td class="confluenceTd"><ul><li><p>DCE</p></li><li><p>DMI</p></li><li><p>CDTI</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-05-31" class="date-past">31 May 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/ER3Y3NQYEcBEh_9BfEoX4VMBCcUFxNygodfmPJYdyfFfmw?e=ABagUG" rel="nofollow">Ncore 3.6 CCMP Bandwidth Optimization Micro Architecture Review-20230531_100228-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="8"><span class="placeholder-inline-tasks">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6095" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6095?src=confmacro" class="jira-issue-key">MAES-6095</a>
                            </span>
 </span></li><li class="checked" data-inline-task-id="9"><span class="placeholder-inline-tasks">Add flow diagram example to either DCE/DMI U-Arch doc</span></li><li class="checked" data-inline-task-id="10"><span class="placeholder-inline-tasks">Correct Arch spec regarding RbrRsp returning IDs (Chengchung)</span></li><li class="checked" data-inline-task-id="11"><span class="placeholder-inline-tasks">Updates to RTL, CPR &amp; DV for the correction in Spec</span></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><ul><li><p>Slow SRAM Support</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a> </p></td><td class="confluenceTd"><ul><li><p>CCP</p></li><li><p>DMI</p></li><li><p>IO-AIU</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-05-25" class="date-past">25 May 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EZzS7X2PPh5Esqx68HB0M4sBE8qOb17lIs0BtruLf9kiDQ?e=uBLW2g" rel="nofollow">Ncore 3.6 Slow Sram Micro-Architecture Review-20230525_110222-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="5"><span class="placeholder-inline-tasks">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6137" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6137?src=confmacro" class="jira-issue-key">MAES-6137</a>
                            </span>
  to track Software Params needed. </span></li><li class="checked" data-inline-task-id="6"><span class="placeholder-inline-tasks">Update u-arch to align with arch named params.</span></li><li class="checked" data-inline-task-id="7"><span class="placeholder-inline-tasks">Clarify/state in u-arch valid combinations/restrictions in parameters.</span></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><ul><li><p>pLRU Replacement Policy Update</p></li><li><p>Hashing Support Enhancement</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a> </p></td><td class="confluenceTd"><ul><li><p>CCP</p></li><li><p>DMI</p></li><li><p>IO-AIU</p></li><li><p>DCE</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-06-02" class="date-past">02 Jun 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/Efd0yYvHAL5GodwbykaDXMEBT5cck-jvh0h2Riyi3h0-jw?e=cAfcUA" rel="nofollow">Ncore 3.6 pLRU_Hashing Micro-Architecture Review-20230602_100135-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="20"><span class="placeholder-inline-tasks">old Ncore 3 0.6 System Param Spec  doc has details on algorithms/etc that should be in latest specs: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12037" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12037?src=confmacro" class="jira-issue-key">CONC-12037</a>
                            </span>
 </span></li><li class="checked" data-inline-task-id="21"><span class="placeholder-inline-tasks">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6183" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6183?src=confmacro" class="jira-issue-key">MAES-6183</a>
                            </span>
 to track Software Params needed. </span></li><li class="checked" data-inline-task-id="22"><span class="placeholder-inline-tasks">Do we have details/note documenting implementation of pLRU will instantiate a new SRAM instance?</span></li><li class="checked" data-inline-task-id="23"><span class="placeholder-inline-tasks">Add example or some details on usage of primary/secondary bits in some doc. Examples located in MAES Jira because specific to configuration.</span></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><ul><li><p>Exclusive Monitor Support</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a>  </p></td><td class="confluenceTd"><ul><li><p>DMI</p></li><li><p>DII</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-06-01" class="date-past">01 Jun 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EQLe1eGhBSFNrNSMfJmmj8YBBvb0Kl9VZBR5ZV1gxNjJtg?e=aESYnR" rel="nofollow">Ncore 3.6 Exclusive Monitor Micro-Architecture Review-20230601_110157-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="13"><span class="placeholder-inline-tasks">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6149" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6149?src=confmacro" class="jira-issue-key">MAES-6149</a>
                            </span>
 </span></li><li class="checked" data-inline-task-id="14"><span class="placeholder-inline-tasks">Sync up/map u-arch parameter with what Maestro name of parameter.</span></li><li class="checked" data-inline-task-id="15"><span class="placeholder-inline-tasks">What sort of replacement algorithm will be used? Simple to aid DV.</span></li><li class="checked" data-inline-task-id="16"><span class="placeholder-inline-tasks">What is performance impact on DII with monitor and new AXI ID?</span></li><li class="checked" data-inline-task-id="17"><span class="placeholder-inline-tasks">Remove timeout feature of entries within the monitor.</span></li><li class="checked" data-inline-task-id="18"><span class="placeholder-inline-tasks">Remove native response not possible scenarios on Table 5</span></li><li class="checked" data-inline-task-id="19"><span class="placeholder-inline-tasks">Will the monitor modify/clear the axLock field of a current exclusive? Yes. Modify to normal write. </span></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><ul><li><p>CHI-E Event Messaging Support</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37a38678e900705d8d68" href="https://arterisip.atlassian.net/wiki/people/624b37a38678e900705d8d68?ref=confluence" target="_blank" data-linked-resource-id="789395" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ronak Salamat</a> / <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> </p></td><td class="confluenceTd"><ul><li><p>COMMON LIB</p></li><li><p>DMI</p></li><li><p>DII</p></li><li><p>DCE</p></li><li><p>DVE</p></li><li><p>IOAIU</p></li><li><p>CAIU</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-05-26" class="date-past">26 May 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EUvwyyqoDltHkQ060rCyRLsBUcgdDNd0VSckVOjw0MRd1Q?e=fegoEF" rel="nofollow">Ncore 3.6 CHI-E Support Micro Arch Review-20230526_170254-Enregistrement de la r√©union.mp4</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><ul><li><p>APB4 Support of CSR Network</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> </p></td><td class="confluenceTd"><ul><li><p>COMMON LIB</p></li><li><p>SysDII</p></li><li><p>CSTI</p></li></ul></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="24"><span class="placeholder-inline-tasks">Implementation shall follow ARM standard. If any feature is not supported, add the restriction to the reference manual.</span></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><ul><li><p>Functional Safety Enhancements</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> </p></td><td class="confluenceTd"><ul><li><p>FSC</p></li><li><p>Fault Checker</p></li><li><p>COMMON LIB</p></li></ul></td><td class="confluenceTd"><p><time datetime="2023-03-06" class="date-past">06 Mar 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EQq2oMU1ehpNr5Qm8Dbj_c4BQhib9brl2lzBxNy-mSKPAg?e=YEZOZf" rel="nofollow">FSC Overview-20230306_143601-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><p>Partial duplication is not implemented in that release. Features below are implemented:</p><ul><li><p>FSC CSRs need to be protected by parity because this unit¬†is not duplicated‚Äã</p></li></ul><ul><li><p>FSC BIST control and status registers functionality is enhanced¬†¬† (like BIST mode + BIST start bits)‚Äã</p></li><li><p>Timeout Test is added to the BIST scope¬†(now 6 steps instead of 5 before)‚Äã</p></li><li><p>Error reporting Register bit mapping to Ncore 3 units is made clearer</p><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="25"><span class="placeholder-inline-tasks">Add these new features to the reference manual.</span></li></ul></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><ul><li><p>AXI ID generation based on address bits</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a> </p></td><td class="confluenceTd"><ul><li><p>DII</p></li><li><p>DMI</p></li></ul></td><td class="confluenceTd"><p><time datetime="2024-01-10" class="date-past">10 Jan 2024</time> </p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="247365655"><li class="checked" data-inline-task-id="26"><span class="placeholder-inline-tasks">Architecture specification to be updated with new parameters</span></li></ul><ul><li><p>Maestro to implement the new features/ parameters: </p></li></ul><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6908" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6908?src=confmacro" class="jira-issue-key">MAES-6908</a>
                            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-7057" >
                <a href="https://arterisip.atlassian.net/browse/MAES-7057?src=confmacro" class="jira-issue-key">MAES-7057</a>
                            </span>
 </p></td></tr></tbody></table></div><p />