# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram

![IOC2](https://github.com/Mohanraj2006/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/1d1e1a43-ce93-41b6-ab4c-afd3984a9615)


## Procedure
## Program:

![IOC1](https://github.com/Mohanraj2006/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/eb119787-32c8-42e4-9cad-eead0dd9cb1f)


/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Mohan Raj.C
RegisterNumber:  23014008
*/
## RTL realization
##Truth table

![Exp2 truthtable](https://github.com/Mohanraj2006/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/d9fac4d8-6e18-445f-90cf-e8dc313ddda1)


## Output:
## RTL
## Timing Diagram

![wave](https://github.com/Mohanraj2006/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/6ceb8b5e-1e93-447b-a8fa-6a7cb0c3342e)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
