#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed May 28 22:46:34 2025
# Process ID: 15912
# Current directory: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11732 C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.xpr
# Log file: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/vivado.log
# Journal file: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim\vivado.jou
# Running On        :NB10535
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 7 268V
# CPU Frequency     :3302 MHz
# CPU Physical cores:8
# CPU Logical cores :8
# Host memory       :34027 MB
# Swap memory       :22548 MB
# Total Virtual     :56575 MB
# Available Virtual :41589 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/hp/.Xil/Vivado-3143316-hp/PrjAr/_X_' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip', nor could it be found using path 'C:/home/hp/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7k325tffg900-2, does not match run part, xcku5p-ffvb676-2-i.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dot_product_sim/dot_product_sim.srcs/utils_1/imports/synth_1/synth_1_copy_1' of run 'synth_1_copy_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/synth_1_copy_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_3_synth_1' of run 'floating_point_3_synth_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_3_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_0_synth_1' of run 'floating_point_0_synth_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_1_synth_1' of run 'floating_point_1_synth_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_2_synth_1' of run 'floating_point_2_synth_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_2_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dot_product_sim/dot_product_sim.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dot_product_sim/dot_product_sim.srcs/utils_1/imports/impl_1/impl_1_copy_1' of run 'impl_1_copy_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/impl_1_copy_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_3_impl_1' of run 'floating_point_3_impl_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_3_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_0_impl_1' of run 'floating_point_0_impl_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_1_impl_1' of run 'floating_point_1_impl_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Desktop/hassan_ai/dpe_git/dot_product_integration/dot_product_sim.srcs/utils_1/imports/floating_point_2_impl_1' of run 'floating_point_2_impl_1' is not writable, setting it to default location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/utils_1/imports/floating_point_2_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'floating_point_3' is locked:
* IP definition 'Floating-point (7.1)' for IP 'floating_point_3' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'floating_point_0' is locked:
* IP definition 'Floating-point (7.1)' for IP 'floating_point_0' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'floating_point_1' is locked:
* IP definition 'Floating-point (7.1)' for IP 'floating_point_1' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'floating_point_2' is locked:
* IP definition 'Floating-point (7.1)' for IP 'floating_point_2' (customized with software release 2021.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1606.215 ; gain = 421.312
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset floating_point_0 [get_ips  {floating_point_0 floating_point_1 floating_point_2 floating_point_3}] -log ip_upgrade.log
Upgrading 'floating_point_0'
INFO: [Project 1-386] Moving file 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_0/floating_point_0.xci' from fileset 'floating_point_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded floating_point_0 (Floating-point 7.1) from revision 13 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
Upgrading 'floating_point_1'
INFO: [Project 1-386] Moving file 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_1/floating_point_1.xci' from fileset 'floating_point_1' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded floating_point_1 (Floating-point 7.1) from revision 13 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_1'...
Upgrading 'floating_point_2'
INFO: [Project 1-386] Moving file 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_2/floating_point_2.xci' from fileset 'floating_point_2' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded floating_point_2 (Floating-point 7.1) from revision 13 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_2'...
Upgrading 'floating_point_3'
INFO: [Project 1-386] Moving file 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_3/floating_point_3.xci' from fileset 'floating_point_3' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded floating_point_3 (Floating-point 7.1) from revision 13 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_3'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1666.859 ; gain = 35.121
export_ip_user_files -of_objects [get_ips {floating_point_0 floating_point_1 floating_point_2 floating_point_3}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
generate_target all [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_2/floating_point_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_2'...
export_ip_user_files -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_2/floating_point_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_2/floating_point_2.xci] -directory C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files -ipstatic_source_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/modelsim} {questa=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/questa} {riviera=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset floating_point_2
set_property top floating_point_2 [get_fileset floating_point_2]
move_files -fileset [get_fileset floating_point_2] [get_files -of_objects [get_fileset sources_1] C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_2/floating_point_2.xci]
generate_target all [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_1/floating_point_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_1'...
export_ip_user_files -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_1/floating_point_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_1/floating_point_1.xci] -directory C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files -ipstatic_source_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/modelsim} {questa=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/questa} {riviera=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset floating_point_1
set_property top floating_point_1 [get_fileset floating_point_1]
move_files -fileset [get_fileset floating_point_1] [get_files -of_objects [get_fileset sources_1] C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_1/floating_point_1.xci]
generate_target all [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_3/floating_point_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_3'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_3'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_3'...
export_ip_user_files -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_3/floating_point_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_3/floating_point_3.xci] -directory C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files -ipstatic_source_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/modelsim} {questa=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/questa} {riviera=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset floating_point_3
set_property top floating_point_3 [get_fileset floating_point_3]
move_files -fileset [get_fileset floating_point_3] [get_files -of_objects [get_fileset sources_1] C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_3/floating_point_3.xci]
generate_target all [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
export_ip_user_files -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -directory C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files -ipstatic_source_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/modelsim} {questa=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/questa} {riviera=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset floating_point_0
set_property top floating_point_0 [get_fileset floating_point_0]
move_files -fileset [get_fileset floating_point_0] [get_files -of_objects [get_fileset sources_1] C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
launch_run {floating_point_2_synth_1 floating_point_1_synth_1 floating_point_3_synth_1 floating_point_0_synth_1}
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_0
[Wed May 28 22:49:18 2025] Launched floating_point_2_synth_1, floating_point_1_synth_1, floating_point_3_synth_1, floating_point_0_synth_1...
Run output will be captured here:
floating_point_2_synth_1: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/runme.log
floating_point_1_synth_1: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/runme.log
floating_point_3_synth_1: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/runme.log
floating_point_0_synth_1: C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_0_synth_1/runme.log
wait_on_run floating_point_2_synth_1

[Wed May 28 22:49:19 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:49:24 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:49:29 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:49:34 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:49:44 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:49:54 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:50:04 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:50:14 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:50:35 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:50:55 2025] Waiting for floating_point_2_synth_1 to finish...
[Wed May 28 22:51:15 2025] Waiting for floating_point_2_synth_1 to finish...

*** Running vivado
    with args -log floating_point_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:49:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 612.137 ; gain = 199.590
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_2
Command: synth_design -top floating_point_2 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.859 ; gain = 439.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[0] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2316.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2375.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2375.609 ; gain = 0.039
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_18_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_18_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2651.543 ; gain = 963.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2685.664 ; gain = 997.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'     | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |     2|
|3     |LUT2    |    25|
|4     |LUT3    |   160|
|5     |LUT4    |    48|
|6     |LUT5    |    63|
|7     |LUT6    |    54|
|8     |MUXCY   |    58|
|9     |XORCY   |    17|
|10    |FDE     |     3|
|11    |FDRE    |   246|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2686.184 ; gain = 938.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2686.184 ; gain = 997.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2686.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (CARRY4) => CARRY8: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: a5f6e49f
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2698.387 ; gain = 2034.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_2, cache-ID = 4b658b8dcdf69fc6
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_2_utilization_synth.rpt -pb floating_point_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:51:24 2025...
[Wed May 28 22:51:30 2025] floating_point_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1702.039 ; gain = 5.543
wait_on_run floating_point_2_synth_1
wait_on_run floating_point_1_synth_1

[Wed May 28 22:51:30 2025] Waiting for floating_point_2_synth_1 to finish...

*** Running vivado
    with args -log floating_point_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:49:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 612.137 ; gain = 199.590
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_2
Command: synth_design -top floating_point_2 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.859 ; gain = 439.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[0] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2316.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2375.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2375.609 ; gain = 0.039
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_18_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_18_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2651.543 ; gain = 963.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2685.664 ; gain = 997.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'     | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |     2|
|3     |LUT2    |    25|
|4     |LUT3    |   160|
|5     |LUT4    |    48|
|6     |LUT5    |    63|
|7     |LUT6    |    54|
|8     |MUXCY   |    58|
|9     |XORCY   |    17|
|10    |FDE     |     3|
|11    |FDRE    |   246|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2686.184 ; gain = 938.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2686.184 ; gain = 997.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2686.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (CARRY4) => CARRY8: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: a5f6e49f
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2698.387 ; gain = 2034.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_2, cache-ID = 4b658b8dcdf69fc6
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_2_utilization_synth.rpt -pb floating_point_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:51:24 2025...
[Wed May 28 22:51:30 2025] floating_point_2_synth_1 finished
[Wed May 28 22:51:30 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:51:35 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:51:40 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:51:45 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:51:55 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:52:05 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:52:15 2025] Waiting for floating_point_1_synth_1 to finish...
[Wed May 28 22:52:25 2025] Waiting for floating_point_1_synth_1 to finish...

*** Running vivado
    with args -log floating_point_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:51:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 612.020 ; gain = 198.535
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_1
Command: synth_design -top floating_point_1 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.113 ; gain = 438.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/synth/floating_point_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/synth/floating_point_1.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[16] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[15] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[14] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[13] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[12] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[11] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[10] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[9] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[8] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[7] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[6] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[5] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[4] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[3] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[2] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[1] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[0] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2366.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/floating_point_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/floating_point_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2426.090 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2660.715 ; gain = 971.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.164 ; gain = 991.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | C+A*B           | 24     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17+A*B)' | 0      | 7      | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     2|
|2     |DSP_A_B_DATA    |     2|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     2|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |     3|
|12    |LUT2            |    13|
|13    |LUT3            |    91|
|14    |LUT4            |    12|
|15    |LUT5            |     9|
|16    |LUT6            |    31|
|17    |MUXCY           |    50|
|18    |XORCY           |    39|
|19    |FDRE            |   187|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2691.734 ; gain = 942.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Synth Design complete | Checksum: f70d0306
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.734 ; gain = 2026.734
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/floating_point_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_1, cache-ID = 6e0853b746b04ccf
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/floating_point_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_1_utilization_synth.rpt -pb floating_point_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:52:26 2025...
[Wed May 28 22:52:30 2025] floating_point_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1702.133 ; gain = 0.094
wait_on_run floating_point_2_synth_1
wait_on_run floating_point_1_synth_1
wait_on_run floating_point_3_synth_1

[Wed May 28 22:52:30 2025] Waiting for floating_point_2_synth_1 to finish...

*** Running vivado
    with args -log floating_point_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:49:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 612.137 ; gain = 199.590
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_2
Command: synth_design -top floating_point_2 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.859 ; gain = 439.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[0] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2316.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2375.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2375.609 ; gain = 0.039
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_18_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_18_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2651.543 ; gain = 963.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2685.664 ; gain = 997.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'     | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |     2|
|3     |LUT2    |    25|
|4     |LUT3    |   160|
|5     |LUT4    |    48|
|6     |LUT5    |    63|
|7     |LUT6    |    54|
|8     |MUXCY   |    58|
|9     |XORCY   |    17|
|10    |FDE     |     3|
|11    |FDRE    |   246|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2686.184 ; gain = 938.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2686.184 ; gain = 997.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2686.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (CARRY4) => CARRY8: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: a5f6e49f
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2698.387 ; gain = 2034.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_2, cache-ID = 4b658b8dcdf69fc6
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_2_utilization_synth.rpt -pb floating_point_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:51:24 2025...
[Wed May 28 22:52:30 2025] floating_point_2_synth_1 finished
[Wed May 28 22:52:30 2025] Waiting for floating_point_1_synth_1 to finish...

*** Running vivado
    with args -log floating_point_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:51:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 612.020 ; gain = 198.535
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_1
Command: synth_design -top floating_point_1 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.113 ; gain = 438.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/synth/floating_point_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/synth/floating_point_1.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[16] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[15] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[14] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[13] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[12] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[11] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[10] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[9] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[8] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[7] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[6] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[5] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[4] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[3] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[2] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[1] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[0] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2366.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/floating_point_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/floating_point_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2426.090 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2660.715 ; gain = 971.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.164 ; gain = 991.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | C+A*B           | 24     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17+A*B)' | 0      | 7      | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     2|
|2     |DSP_A_B_DATA    |     2|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     2|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |     3|
|12    |LUT2            |    13|
|13    |LUT3            |    91|
|14    |LUT4            |    12|
|15    |LUT5            |     9|
|16    |LUT6            |    31|
|17    |MUXCY           |    50|
|18    |XORCY           |    39|
|19    |FDRE            |   187|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2691.734 ; gain = 942.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Synth Design complete | Checksum: f70d0306
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.734 ; gain = 2026.734
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/floating_point_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_1, cache-ID = 6e0853b746b04ccf
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/floating_point_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_1_utilization_synth.rpt -pb floating_point_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:52:26 2025...
[Wed May 28 22:52:30 2025] floating_point_1_synth_1 finished
[Wed May 28 22:52:30 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:52:35 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:52:40 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:52:45 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:52:55 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:53:05 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:53:15 2025] Waiting for floating_point_3_synth_1 to finish...
[Wed May 28 22:53:25 2025] Waiting for floating_point_3_synth_1 to finish...

*** Running vivado
    with args -log floating_point_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_3.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:52:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_3.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 613.402 ; gain = 199.691
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_3
Command: synth_design -top floating_point_3 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.586 ; gain = 439.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_3' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/synth/floating_point_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_3' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/synth/floating_point_3.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[7] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[6] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[5] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[4] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[7] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[6] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[5] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[4] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[3] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[2] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[1] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[0] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[15] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.316 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.316 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.316 ; gain = 620.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2309.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/floating_point_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/floating_point_3_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2412.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2412.305 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized8) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized8) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2647.375 ; gain = 958.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2667.863 ; gain = 979.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2667.863 ; gain = 979.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    17|
|3     |LUT3  |    47|
|4     |LUT4  |    11|
|5     |LUT5  |    10|
|6     |LUT6  |    31|
|7     |MUXCY |    45|
|8     |XORCY |    40|
|9     |FDRE  |    40|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2676.449 ; gain = 884.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2676.449 ; gain = 987.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (CARRY4) => CARRY8: 8 instances

Synth Design complete | Checksum: 42ae8531
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2676.449 ; gain = 2011.828
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/floating_point_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_3, cache-ID = 46a19f6b2d8dbfe2
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/floating_point_3.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_3_utilization_synth.rpt -pb floating_point_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:53:23 2025...
[Wed May 28 22:53:25 2025] floating_point_3_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1702.270 ; gain = 0.137
wait_on_run floating_point_2_synth_1
wait_on_run floating_point_1_synth_1
wait_on_run floating_point_3_synth_1
wait_on_run floating_point_0_synth_1

[Wed May 28 22:53:25 2025] Waiting for floating_point_2_synth_1 to finish...

*** Running vivado
    with args -log floating_point_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:49:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 612.137 ; gain = 199.590
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_2
Command: synth_design -top floating_point_2 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.859 ; gain = 439.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/synth/floating_point_2.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[0] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.531 ; gain = 628.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2316.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/floating_point_2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2375.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2375.609 ; gain = 0.039
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_18_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_18_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2375.609 ; gain = 687.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2651.543 ; gain = 963.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2685.664 ; gain = 997.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'     | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |     2|
|3     |LUT2    |    25|
|4     |LUT3    |   160|
|5     |LUT4    |    48|
|6     |LUT5    |    63|
|7     |LUT6    |    54|
|8     |MUXCY   |    58|
|9     |XORCY   |    17|
|10    |FDE     |     3|
|11    |FDRE    |   246|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2686.184 ; gain = 997.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2686.184 ; gain = 938.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2686.184 ; gain = 997.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2686.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (CARRY4) => CARRY8: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: a5f6e49f
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2698.387 ; gain = 2034.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_2, cache-ID = 4b658b8dcdf69fc6
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2698.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_2_synth_1/floating_point_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_2_utilization_synth.rpt -pb floating_point_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:51:24 2025...
[Wed May 28 22:53:25 2025] floating_point_2_synth_1 finished
[Wed May 28 22:53:25 2025] Waiting for floating_point_1_synth_1 to finish...

*** Running vivado
    with args -log floating_point_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:51:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 612.020 ; gain = 198.535
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_1
Command: synth_design -top floating_point_1 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.113 ; gain = 438.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/synth/floating_point_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/synth/floating_point_1.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[16] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[15] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[14] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[13] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[12] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[11] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[10] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[9] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[8] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[7] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[6] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[5] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[4] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[3] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[2] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[1] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[0] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.715 ; gain = 677.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2366.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/floating_point_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/floating_point_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2426.090 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2426.090 ; gain = 736.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2660.715 ; gain = 971.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.164 ; gain = 991.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | C+A*B           | 24     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17+A*B)' | 0      | 7      | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     2|
|2     |DSP_A_B_DATA    |     2|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     2|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |     3|
|12    |LUT2            |    13|
|13    |LUT3            |    91|
|14    |LUT4            |    12|
|15    |LUT5            |     9|
|16    |LUT6            |    31|
|17    |MUXCY           |    50|
|18    |XORCY           |    39|
|19    |FDRE            |   187|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2691.734 ; gain = 942.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2691.734 ; gain = 1002.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Synth Design complete | Checksum: f70d0306
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.734 ; gain = 2026.734
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/floating_point_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_1, cache-ID = 6e0853b746b04ccf
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2691.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_1_synth_1/floating_point_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_1_utilization_synth.rpt -pb floating_point_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:52:26 2025...
[Wed May 28 22:53:25 2025] floating_point_1_synth_1 finished
[Wed May 28 22:53:25 2025] Waiting for floating_point_3_synth_1 to finish...

*** Running vivado
    with args -log floating_point_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_3.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:52:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_3.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 613.402 ; gain = 199.691
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_3
Command: synth_design -top floating_point_3 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.586 ; gain = 439.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_3' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/synth/floating_point_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_3' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/synth/floating_point_3.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[7] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[6] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[5] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[4] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[7] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[6] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[5] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[4] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[3] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[2] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[1] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[0] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[15] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.316 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.316 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.316 ; gain = 620.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2309.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/floating_point_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/floating_point_3_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2412.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2412.305 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized8) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized8) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2412.305 ; gain = 723.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2647.375 ; gain = 958.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2667.863 ; gain = 979.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2667.863 ; gain = 979.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    17|
|3     |LUT3  |    47|
|4     |LUT4  |    11|
|5     |LUT5  |    10|
|6     |LUT6  |    31|
|7     |MUXCY |    45|
|8     |XORCY |    40|
|9     |FDRE  |    40|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.449 ; gain = 987.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2676.449 ; gain = 884.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2676.449 ; gain = 987.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (CARRY4) => CARRY8: 8 instances

Synth Design complete | Checksum: 42ae8531
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2676.449 ; gain = 2011.828
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/floating_point_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_3, cache-ID = 46a19f6b2d8dbfe2
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2676.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_3_synth_1/floating_point_3.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_3_utilization_synth.rpt -pb floating_point_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:53:23 2025...
[Wed May 28 22:53:25 2025] floating_point_3_synth_1 finished
[Wed May 28 22:53:25 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:53:30 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:53:35 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:53:40 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:53:51 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:54:01 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:54:11 2025] Waiting for floating_point_0_synth_1 to finish...
[Wed May 28 22:54:21 2025] Waiting for floating_point_0_synth_1 to finish...

*** Running vivado
    with args -log floating_point_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 28 22:53:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 612.949 ; gain = 201.895
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_0
Command: synth_design -top floating_point_0 -part xcku5p-ffvb676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2126.559 ; gain = 438.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_0/synth/floating_point_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (0#1) [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_0/synth/floating_point_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[7] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[6] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[5] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[0] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.070 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.070 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.070 ; gain = 620.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2309.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_0/floating_point_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_0/floating_point_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2410.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2410.527 ; gain = 0.125
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2410.527 ; gain = 722.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2410.527 ; gain = 722.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2410.527 ; gain = 722.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2410.527 ; gain = 722.215
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized1) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized1) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2410.527 ; gain = 722.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2643.012 ; gain = 954.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2663.355 ; gain = 975.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2663.355 ; gain = 975.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    53|
|3     |LUT3  |   106|
|4     |LUT4  |    10|
|5     |LUT5  |    12|
|6     |LUT6  |    50|
|7     |MUXCY |    77|
|8     |MUXF7 |     3|
|9     |XORCY |    56|
|10    |FDRE  |    72|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.504 ; gain = 985.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2673.504 ; gain = 883.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.504 ; gain = 985.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2673.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (CARRY4) => CARRY8: 11 instances

Synth Design complete | Checksum: 88b43707
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2673.504 ; gain = 2009.703
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2673.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_0_synth_1/floating_point_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_0, cache-ID = 461a0f8604638dcb
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2673.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.runs/floating_point_0_synth_1/floating_point_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_0_utilization_synth.rpt -pb floating_point_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:54:23 2025...
[Wed May 28 22:54:26 2025] floating_point_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1702.328 ; gain = 0.059
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_axi_dpe_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_axi_dpe_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memset_dma
WARNING: [VRFC 10-3248] data object 'transfer_count' is already declared [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v:381]
WARNING: [VRFC 10-9364] second declaration of 'transfer_count' is ignored [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v:381]
WARNING: [VRFC 10-3380] identifier 'bytes_in_current_burst' is used before its declaration [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v:146]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_axi_dpe_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.539 ; gain = 0.211
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'x_wr_en' is out of bounds [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package floating_point_v7_1_18.vt2mutils
Compiling package floating_point_v7_1_18.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.axi_memset_dma
Compiling module xil_defaultlib.block_ram
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="kin...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=16,resu...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_3
Compiling module xil_defaultlib.intN_to_fp32_wrapper
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="kinte...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcku5p-...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_2
Compiling module xil_defaultlib.dot_product_engine_default
Compiling module xil_defaultlib.top_dot_product_engine_default
Compiling module xil_defaultlib.top_axi_dpe_wrapper
Compiling module xil_defaultlib.tb_top_axi_dpe_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_axi_dpe_wrapper_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:36 . Memory (MB): peak = 1702.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_axi_dpe_wrapper_behav -key {Behavioral:sim_1:Functional:tb_top_axi_dpe_wrapper} -tclbatch {tb_top_axi_dpe_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_axi_dpe_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_axi_dpe_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:48 . Memory (MB): peak = 1751.070 ; gain = 48.742
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg
set_property xsim.view {C:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/tb_dot_product_engine_fp_behav.wcfg C:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/tb_top_axi_dpe_wrapper_behav.wcfg C:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/tb_top_axi_dpe_wrapper_behav1.wcfg C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg} [get_filesets sim_1]
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.988 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.988 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 374180 KB (Peak: 374180 KB), Simulation CPU Usage: 11671 ms
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_axi_dpe_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_axi_dpe_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memset_dma
WARNING: [VRFC 10-3248] data object 'transfer_count' is already declared [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v:381]
WARNING: [VRFC 10-9364] second declaration of 'transfer_count' is ignored [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v:381]
WARNING: [VRFC 10-3380] identifier 'bytes_in_current_burst' is used before its declaration [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/axi_memset_dma.v:146]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
"xvhdl --incr --relax -prj tb_top_axi_dpe_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'x_wr_en' is out of bounds [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package floating_point_v7_1_18.vt2mutils
Compiling package floating_point_v7_1_18.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.axi_memset_dma
Compiling module xil_defaultlib.block_ram
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="kin...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=16,resu...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_3
Compiling module xil_defaultlib.intN_to_fp32_wrapper
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="kinte...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcku5p-...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_2
Compiling module xil_defaultlib.dot_product_engine_default
Compiling module xil_defaultlib.top_dot_product_engine_default
Compiling module xil_defaultlib.top_axi_dpe_wrapper
Compiling module xil_defaultlib.tb_top_axi_dpe_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_axi_dpe_wrapper_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:02:51 . Memory (MB): peak = 2811.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '171' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:02:51 . Memory (MB): peak = 2811.988 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:03:00 . Memory (MB): peak = 2811.988 ; gain = 0.000
run 10 us
$finish called at time : 10845 ns : File "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" Line 286
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.988 ; gain = 0.000
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.988 ; gain = 0.000
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.988 ; gain = 0.000
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.988 ; gain = 0.000
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 373996 KB (Peak: 373996 KB), Simulation CPU Usage: 30499 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_axi_dpe_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
"xvhdl --incr --relax -prj tb_top_axi_dpe_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.988 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'x_wr_en' is out of bounds [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package floating_point_v7_1_18.vt2mutils
Compiling package floating_point_v7_1_18.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.axi_memset_dma
Compiling module xil_defaultlib.block_ram
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="kin...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=16,resu...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_3
Compiling module xil_defaultlib.intN_to_fp32_wrapper
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="kinte...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcku5p-...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_2
Compiling module xil_defaultlib.dot_product_engine_default
Compiling module xil_defaultlib.top_dot_product_engine_default
Compiling module xil_defaultlib.top_axi_dpe_wrapper
Compiling module xil_defaultlib.tb_top_axi_dpe_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_axi_dpe_wrapper_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:03:03 . Memory (MB): peak = 2811.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '183' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:03:04 . Memory (MB): peak = 2811.988 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:03:15 . Memory (MB): peak = 2811.988 ; gain = 0.000
run 10 us
$finish called at time : 10855 ns : File "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" Line 288
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.988 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 372052 KB (Peak: 372052 KB), Simulation CPU Usage: 10233 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_axi_dpe_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
"xvhdl --incr --relax -prj tb_top_axi_dpe_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2811.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.988 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'x_wr_en' is out of bounds [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package floating_point_v7_1_18.vt2mutils
Compiling package floating_point_v7_1_18.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.axi_memset_dma
Compiling module xil_defaultlib.block_ram
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="kin...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=16,resu...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_3
Compiling module xil_defaultlib.intN_to_fp32_wrapper
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="kinte...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcku5p-...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_2
Compiling module xil_defaultlib.dot_product_engine_default
Compiling module xil_defaultlib.top_dot_product_engine_default
Compiling module xil_defaultlib.top_axi_dpe_wrapper
Compiling module xil_defaultlib.tb_top_axi_dpe_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_axi_dpe_wrapper_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:03:09 . Memory (MB): peak = 2811.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '189' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:03:09 . Memory (MB): peak = 2811.988 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:03:22 . Memory (MB): peak = 2811.988 ; gain = 0.000
run 10 us
$finish called at time : 10855 ns : File "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" Line 287
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2811.988 ; gain = 0.000
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
ERROR: [Common 17-180] Spawn failed: No error
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2839.648 ; gain = 0.000
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
save_wave_config {C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/tb_top_axi_dpe_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
ERROR: [Common 17-180] Spawn failed: No error
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.648 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 373280 KB (Peak: 373280 KB), Simulation CPU Usage: 28155 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_axi_dpe_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
"xvhdl --incr --relax -prj tb_top_axi_dpe_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_axi_dpe_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_axi_dpe_wrapper_behav xil_defaultlib.tb_top_axi_dpe_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'x_wr_en' is out of bounds [C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" Line 1. Module block_ram doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package floating_point_v7_1_18.vt2mutils
Compiling package floating_point_v7_1_18.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.axi_memset_dma
Compiling module xil_defaultlib.block_ram
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="kin...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling architecture xilinx of entity axi_utils_v2_0_9.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="kintexupl...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=16,resu...]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_3
Compiling module xil_defaultlib.intN_to_fp32_wrapper
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="kinte...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcku5p-...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_2
Compiling module xil_defaultlib.dot_product_engine_default
Compiling module xil_defaultlib.top_dot_product_engine_default
Compiling module xil_defaultlib.top_axi_dpe_wrapper
Compiling module xil_defaultlib.tb_top_axi_dpe_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_axi_dpe_wrapper_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:03:11 . Memory (MB): peak = 2839.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '191' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:03:11 . Memory (MB): peak = 2839.648 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:03:26 . Memory (MB): peak = 2839.648 ; gain = 0.000
run 10 us
archive_project C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim.xpr.zip -temp_dir C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/.Xil/Vivado-15912-NB10535 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/.Xil/Vivado-15912-NB10535' for archiving project
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7k325tffg900-2, does not match run part, xcku5p-ffvb676-2-i.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Desktop/hassan_ai/dpe_git/dpe_v1.3/dot_product_integration/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/.Xil/Vivado-15912-NB10535/PrjAr/_X_'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7k325tffg900-2, does not match run part, xcku5p-ffvb676-2-i.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\axi_memset_dma.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_dot_product_engine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sim_1\new\tb_top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MalikUmarSharif\Downloads\dot_product_sim_may28.xpr\dot_product_sim\dot_product_sim.srcs\sources_1\new\top_axi_dpe_wrapper.sv:]
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/.Xil/Vivado-15912-NB10535/PrjAr/_X_/dot_product_sim.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_1_copy_1'
INFO: [Coretcl 2-1213] Including run results for 'floating_point_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'floating_point_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'floating_point_3_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'floating_point_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1_copy_1'
INFO: [Coretcl 2-133] re-setting run 'floating_point_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'floating_point_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'floating_point_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'floating_point_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'floating_point_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'floating_point_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'floating_point_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'floating_point_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'floating_point_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'floating_point_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'floating_point_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'floating_point_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
