// Seed: 4197408957
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input logic id_9
);
  assign id_7 = id_4;
endmodule
