"ti,c64x+pll-reset-delay"	,	L_4
parent	,	V_15
of_match_node	,	F_13
data	,	V_44
c6474_setup_clocks	,	F_6
__setup_clocks	,	F_8
of_find_matching_node	,	F_9
c6457_clks	,	V_21
c6x_i2c_clk	,	V_16
c6457_setup_clocks	,	F_3
c6455_setup_clocks	,	F_1
c64x_setup_clocks	,	F_7
u32	,	T_2
reset_delay	,	V_42
c6x_clks_init	,	F_2
"ti,c64x+pll-bypass-delay"	,	L_3
id	,	V_32
c6474_clks	,	V_29
c6472_setup_clocks	,	F_4
val	,	V_34
clk	,	V_6
c6x_clkc_match	,	V_35
c6x_watchdog_clk	,	V_17
lock_delay	,	V_43
node	,	V_2
c6472_clks	,	V_24
c6x_core_clk	,	V_14
PLL_HAS_POST	,	V_20
full_name	,	V_38
sysclks	,	V_7
pr_err	,	F_12
c6x_mdio_clk	,	V_18
"%s: no clock-frequency found! Using %dMHz\n"	,	L_2
pll_data	,	V_3
PLL_HAS_PRE	,	V_9
PLLDIV4	,	V_12
np	,	V_30
c6x_mcbsp1_clk	,	V_27
PLLDIV5	,	V_13
get_coreid	,	F_5
flags	,	V_8
PLLDIV10	,	V_23
PLLDIV11	,	V_25
PLLDIV13	,	V_26
device_node	,	V_1
c6x_soc_pll1	,	V_5
out	,	V_37
of_property_read_u32	,	F_11
c6x_mcbsp2_clk	,	V_28
FIXED_DIV_PLL	,	V_11
rate	,	V_40
"ti,c64x+pll-lock-delay"	,	L_5
c6455_clks	,	V_19
clkin1	,	V_39
of_device_id	,	V_31
err	,	V_33
bypass_delay	,	V_41
"clock-frequency"	,	L_1
i	,	V_22
pll	,	V_4
__init	,	T_1
of_iomap	,	F_10
of_node_put	,	F_14
PLL_HAS_MUL	,	V_10
base	,	V_36
