-- VHDL test case input
CASE input_A IS
    when "10"   => output0 <= '1';
    when "01"   => output1 <= '1';
    when OTHERS => output0 <= 'X'; 
                   output1 <= 'X';
END CASE;

