

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:19:40 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  875|  875|  876|  876|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_196  |dct_2d  |  742|  742|  742|  742|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_flatten2)
	7  / (!exitcond_flatten2)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_9 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_10 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_11 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (14)  [1/1] 2.71ns  loc: resource/lab3/dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (15)  [1/1] 2.71ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_14 (16)  [1/1] 1.57ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
:5  br label %1


 <State 2>: 7.68ns
ST_2: indvar_flatten (18)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i (19)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_cast8_mid2_v, %.reset ]

ST_2: c_i (20)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten (21)  [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (22)  [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_20 (23)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: r (25)  [1/1] 0.80ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:0  %r = add i4 1, %r_i

ST_2: exitcond_i (28)  [1/1] 1.88ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:3  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 (29)  [1/1] 1.37ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:4  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: r_i_cast8_mid2_v (30)  [1/1] 1.37ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:5  %r_i_cast8_mid2_v = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp_1 (33)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:8  %tmp_1 = trunc i4 %r_i_cast8_mid2_v to i3

ST_2: tmp_i_mid2 (34)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:9  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_2: c_i_cast6 (35)  [1/1] 0.00ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:10  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_2: sum_i (43)  [1/1] 1.72ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:18  %sum_i = add i6 %tmp_i_mid2, %c_i_cast6

ST_2: sum_i_cast (44)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:19  %sum_i_cast = zext i6 %sum_i to i32

ST_2: input_addr (45)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:20  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_i_cast

ST_2: input_load (46)  [2/2] 2.71ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_2: c (49)  [1/1] 0.80ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:24  %c = add i4 1, %c_i_mid2


 <State 3>: 5.42ns
ST_3: StgValue_33 (26)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_3: empty (27)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_3: tmp (31)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_cast8_mid2_v, i3 0)

ST_3: tmp_36_cast (32)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:7  %tmp_36_cast = zext i7 %tmp to i8

ST_3: c_i_cast5_cast (36)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:11  %c_i_cast5_cast = zext i4 %c_i_mid2 to i8

ST_3: tmp_s (37)  [1/1] 1.72ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:12  %tmp_s = add i8 %tmp_36_cast, %c_i_cast5_cast

ST_3: tmp_38_cast (38)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:13  %tmp_38_cast = zext i8 %tmp_s to i32

ST_3: buf_2d_in_addr (39)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:14  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i32 0, i32 %tmp_38_cast

ST_3: StgValue_41 (40)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_3: tmp_4_i (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:16  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_3: StgValue_43 (42)  [1/1] 0.00ns  loc: resource/lab3/dct.c:63->resource/lab3/dct.c:85
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: input_load (46)  [1/2] 2.71ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_3: StgValue_45 (47)  [1/1] 2.71ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_3: empty_11 (48)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:23  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4_i) nounwind

ST_3: StgValue_47 (50)  [1/1] 0.00ns
.reset:25  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_48 (52)  [2/2] 0.00ns  loc: resource/lab3/dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 5>: 1.57ns
ST_5: StgValue_49 (52)  [1/2] 0.00ns  loc: resource/lab3/dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: StgValue_50 (53)  [1/1] 1.57ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
read_data.exit:1  br label %2


 <State 6>: 7.68ns
ST_6: indvar_flatten2 (55)  [1/1] 0.00ns
:0  %indvar_flatten2 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next2, %.reset10 ]

ST_6: r_i2 (56)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_cast4_mid2_v, %.reset10 ]

ST_6: c_i5 (57)  [1/1] 0.00ns
:2  %c_i5 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_6: exitcond_flatten2 (58)  [1/1] 1.97ns
:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_6: indvar_flatten_next2 (59)  [1/1] 1.72ns
:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_6: StgValue_56 (60)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten2, label %write_data.exit, label %.reset10

ST_6: r_1 (62)  [1/1] 0.80ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:0  %r_1 = add i4 1, %r_i2

ST_6: exitcond_i1 (65)  [1/1] 1.88ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:3  %exitcond_i1 = icmp eq i4 %c_i5, -8

ST_6: c_i5_mid2 (66)  [1/1] 1.37ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:4  %c_i5_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i5

ST_6: r_i2_cast4_mid2_v (67)  [1/1] 1.37ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:5  %r_i2_cast4_mid2_v = select i1 %exitcond_i1, i4 %r_1, i4 %r_i2

ST_6: tmp_31 (68)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:6  %tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_cast4_mid2_v, i3 0)

ST_6: tmp_40_cast (69)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:7  %tmp_40_cast = zext i7 %tmp_31 to i8

ST_6: tmp_2 (70)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:8  %tmp_2 = trunc i4 %r_i2_cast4_mid2_v to i3

ST_6: tmp_i4_mid2 (71)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:9  %tmp_i4_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_2, i3 0)

ST_6: c_i5_cast2 (72)  [1/1] 0.00ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:10  %c_i5_cast2 = zext i4 %c_i5_mid2 to i6

ST_6: c_i5_cast1_cast (73)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:11  %c_i5_cast1_cast = zext i4 %c_i5_mid2 to i8

ST_6: tmp_32 (74)  [1/1] 1.72ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:12  %tmp_32 = add i8 %tmp_40_cast, %c_i5_cast1_cast

ST_6: tmp_42_cast (75)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:13  %tmp_42_cast = zext i8 %tmp_32 to i32

ST_6: buf_2d_out_addr (76)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:14  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_42_cast

ST_6: buf_2d_out_load (80)  [2/2] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: sum3_i (81)  [1/1] 1.72ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:19  %sum3_i = add i6 %tmp_i4_mid2, %c_i5_cast2

ST_6: c_1 (86)  [1/1] 0.80ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:24  %c_1 = add i4 1, %c_i5_mid2


 <State 7>: 5.42ns
ST_7: StgValue_73 (63)  [1/1] 0.00ns
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_7: empty_12 (64)  [1/1] 0.00ns
.reset10:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: StgValue_75 (77)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_7: tmp_2_i (78)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:16  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_7: StgValue_77 (79)  [1/1] 0.00ns  loc: resource/lab3/dct.c:75->resource/lab3/dct.c:90
.reset10:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: buf_2d_out_load (80)  [1/2] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: sum3_i_cast (82)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:20  %sum3_i_cast = zext i6 %sum3_i to i32

ST_7: output_addr (83)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_7: StgValue_81 (84)  [1/1] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_7: empty_13 (85)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_7: StgValue_83 (87)  [1/1] 0.00ns
.reset10:25  br label %2


 <State 8>: 0.00ns
ST_8: StgValue_84 (89)  [1/1] 0.00ns  loc: resource/lab3/dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (specbitsmap      ) [ 000000000]
StgValue_10          (specbitsmap      ) [ 000000000]
StgValue_11          (spectopmodule    ) [ 000000000]
buf_2d_in            (alloca           ) [ 001111000]
buf_2d_out           (alloca           ) [ 001111110]
StgValue_14          (br               ) [ 011100000]
indvar_flatten       (phi              ) [ 001000000]
r_i                  (phi              ) [ 001000000]
c_i                  (phi              ) [ 001000000]
exitcond_flatten     (icmp             ) [ 001100000]
indvar_flatten_next  (add              ) [ 011100000]
StgValue_20          (br               ) [ 000000000]
r                    (add              ) [ 000000000]
exitcond_i           (icmp             ) [ 000000000]
c_i_mid2             (select           ) [ 001100000]
r_i_cast8_mid2_v     (select           ) [ 011100000]
tmp_1                (trunc            ) [ 000000000]
tmp_i_mid2           (bitconcatenate   ) [ 000000000]
c_i_cast6            (zext             ) [ 000000000]
sum_i                (add              ) [ 000000000]
sum_i_cast           (zext             ) [ 000000000]
input_addr           (getelementptr    ) [ 001100000]
c                    (add              ) [ 011100000]
StgValue_33          (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
tmp                  (bitconcatenate   ) [ 000000000]
tmp_36_cast          (zext             ) [ 000000000]
c_i_cast5_cast       (zext             ) [ 000000000]
tmp_s                (add              ) [ 000000000]
tmp_38_cast          (zext             ) [ 000000000]
buf_2d_in_addr       (getelementptr    ) [ 000000000]
StgValue_41          (specloopname     ) [ 000000000]
tmp_4_i              (specregionbegin  ) [ 000000000]
StgValue_43          (specpipeline     ) [ 000000000]
input_load           (load             ) [ 000000000]
StgValue_45          (store            ) [ 000000000]
empty_11             (specregionend    ) [ 000000000]
StgValue_47          (br               ) [ 011100000]
StgValue_49          (call             ) [ 000000000]
StgValue_50          (br               ) [ 000001110]
indvar_flatten2      (phi              ) [ 000000100]
r_i2                 (phi              ) [ 000000100]
c_i5                 (phi              ) [ 000000100]
exitcond_flatten2    (icmp             ) [ 000000110]
indvar_flatten_next2 (add              ) [ 000001110]
StgValue_56          (br               ) [ 000000000]
r_1                  (add              ) [ 000000000]
exitcond_i1          (icmp             ) [ 000000000]
c_i5_mid2            (select           ) [ 000000000]
r_i2_cast4_mid2_v    (select           ) [ 000001110]
tmp_31               (bitconcatenate   ) [ 000000000]
tmp_40_cast          (zext             ) [ 000000000]
tmp_2                (trunc            ) [ 000000000]
tmp_i4_mid2          (bitconcatenate   ) [ 000000000]
c_i5_cast2           (zext             ) [ 000000000]
c_i5_cast1_cast      (zext             ) [ 000000000]
tmp_32               (add              ) [ 000000000]
tmp_42_cast          (zext             ) [ 000000000]
buf_2d_out_addr      (getelementptr    ) [ 000000110]
sum3_i               (add              ) [ 000000110]
c_1                  (add              ) [ 000001110]
StgValue_73          (specloopname     ) [ 000000000]
empty_12             (speclooptripcount) [ 000000000]
StgValue_75          (specloopname     ) [ 000000000]
tmp_2_i              (specregionbegin  ) [ 000000000]
StgValue_77          (specpipeline     ) [ 000000000]
buf_2d_out_load      (load             ) [ 000000000]
sum3_i_cast          (zext             ) [ 000000000]
output_addr          (getelementptr    ) [ 000000000]
StgValue_81          (store            ) [ 000000000]
empty_13             (specregionend    ) [ 000000000]
StgValue_83          (br               ) [ 000001110]
StgValue_84          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buf_2d_in_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_out_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_45_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="output_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_81_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/7 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="r_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten2_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="r_i2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="r_i2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c_i5_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_i5_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i5/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_dct_2d_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="3" bw="14" slack="0"/>
<pin id="201" dir="0" index="4" bw="15" slack="0"/>
<pin id="202" dir="0" index="5" bw="15" slack="0"/>
<pin id="203" dir="0" index="6" bw="15" slack="0"/>
<pin id="204" dir="0" index="7" bw="15" slack="0"/>
<pin id="205" dir="0" index="8" bw="15" slack="0"/>
<pin id="206" dir="0" index="9" bw="15" slack="0"/>
<pin id="207" dir="0" index="10" bw="15" slack="0"/>
<pin id="208" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond_flatten_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_next_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="c_i_mid2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_i_cast8_mid2_v_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_cast8_mid2_v/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_i_mid2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_i_cast6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sum_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sum_i_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="c_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="1"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_36_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="c_i_cast5_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast5_cast/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_38_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond_flatten2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten_next2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="r_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond_i1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="c_i5_mid2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i5_mid2/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="r_i2_cast4_mid2_v_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_cast4_mid2_v/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_31_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_40_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_i4_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4_mid2/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="c_i5_cast2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast2/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="c_i5_cast1_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast1_cast/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_32_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_42_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sum3_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="c_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sum3_i_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="exitcond_flatten_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="419" class="1005" name="indvar_flatten_next_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="424" class="1005" name="c_i_mid2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="r_i_cast8_mid2_v_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_cast8_mid2_v "/>
</bind>
</comp>

<comp id="435" class="1005" name="input_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="1"/>
<pin id="437" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="c_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="445" class="1005" name="exitcond_flatten2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvar_flatten_next2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="r_i2_cast4_mid2_v_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i2_cast4_mid2_v "/>
</bind>
</comp>

<comp id="459" class="1005" name="buf_2d_out_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="1"/>
<pin id="461" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="sum3_i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="1"/>
<pin id="466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i "/>
</bind>
</comp>

<comp id="469" class="1005" name="c_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="89" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="222"><net_src comp="134" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="134" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="145" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="156" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="156" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="145" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="242" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="262" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="242" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="320"><net_src comp="167" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="167" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="178" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="189" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="189" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="334" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="328" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="178" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="348" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="348" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="340" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="340" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="364" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="403"><net_src comp="372" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="380" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="340" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="418"><net_src comp="218" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="224" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="427"><net_src comp="242" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="432"><net_src comp="250" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="438"><net_src comp="82" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="443"><net_src comp="285" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="448"><net_src comp="316" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="322" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="457"><net_src comp="348" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="462"><net_src comp="106" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="467"><net_src comp="399" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="472"><net_src comp="405" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: dct : input_r | {2 3 }
	Port: dct : dct_coeff_table_0 | {4 5 }
	Port: dct : dct_coeff_table_1 | {4 5 }
	Port: dct : dct_coeff_table_2 | {4 5 }
	Port: dct : dct_coeff_table_3 | {4 5 }
	Port: dct : dct_coeff_table_4 | {4 5 }
	Port: dct : dct_coeff_table_5 | {4 5 }
	Port: dct : dct_coeff_table_6 | {4 5 }
	Port: dct : dct_coeff_table_7 | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_20 : 2
		r : 1
		exitcond_i : 1
		c_i_mid2 : 2
		r_i_cast8_mid2_v : 2
		tmp_1 : 3
		tmp_i_mid2 : 4
		c_i_cast6 : 3
		sum_i : 5
		sum_i_cast : 6
		input_addr : 7
		input_load : 8
		c : 3
	State 3
		tmp_36_cast : 1
		tmp_s : 2
		tmp_38_cast : 3
		buf_2d_in_addr : 4
		StgValue_45 : 5
		empty_11 : 1
	State 4
	State 5
	State 6
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_56 : 2
		r_1 : 1
		exitcond_i1 : 1
		c_i5_mid2 : 2
		r_i2_cast4_mid2_v : 2
		tmp_31 : 3
		tmp_40_cast : 4
		tmp_2 : 3
		tmp_i4_mid2 : 4
		c_i5_cast2 : 3
		c_i5_cast1_cast : 3
		tmp_32 : 5
		tmp_42_cast : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		sum3_i : 5
		c_1 : 3
	State 7
		output_addr : 1
		StgValue_81 : 2
		empty_13 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_196      |    3    |    8    |  31.42  |   583   |   294   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_224 |    0    |    0    |    0    |    0    |    7    |
|          |           r_fu_230          |    0    |    0    |    0    |    0    |    4    |
|          |         sum_i_fu_274        |    0    |    0    |    0    |    0    |    6    |
|          |           c_fu_285          |    0    |    0    |    0    |    0    |    4    |
|    add   |         tmp_s_fu_305        |    0    |    0    |    0    |    0    |    7    |
|          | indvar_flatten_next2_fu_322 |    0    |    0    |    0    |    0    |    7    |
|          |          r_1_fu_328         |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_32_fu_388        |    0    |    0    |    0    |    0    |    7    |
|          |        sum3_i_fu_399        |    0    |    0    |    0    |    0    |    6    |
|          |          c_1_fu_405         |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_242       |    0    |    0    |    0    |    0    |    4    |
|  select  |   r_i_cast8_mid2_v_fu_250   |    0    |    0    |    0    |    0    |    4    |
|          |       c_i5_mid2_fu_340      |    0    |    0    |    0    |    0    |    4    |
|          |   r_i2_cast4_mid2_v_fu_348  |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_218   |    0    |    0    |    0    |    0    |    3    |
|   icmp   |      exitcond_i_fu_236      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_316  |    0    |    0    |    0    |    0    |    3    |
|          |      exitcond_i1_fu_334     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |         tmp_1_fu_258        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_368        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_mid2_fu_262      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_291         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_31_fu_356        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i4_mid2_fu_372     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_270      |    0    |    0    |    0    |    0    |    0    |
|          |      sum_i_cast_fu_280      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_36_cast_fu_298     |    0    |    0    |    0    |    0    |    0    |
|          |    c_i_cast5_cast_fu_302    |    0    |    0    |    0    |    0    |    0    |
|   zext   |      tmp_38_cast_fu_311     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_364     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i5_cast2_fu_380      |    0    |    0    |    0    |    0    |    0    |
|          |    c_i5_cast1_cast_fu_384   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_42_cast_fu_394     |    0    |    0    |    0    |    0    |    0    |
|          |      sum3_i_cast_fu_411     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    8    |  31.42  |   583   |   376   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    buf_2d_in    |    1   |    0   |    0   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    2   |   119  |   16   |
+-----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_459  |    6   |
|         c_1_reg_469        |    4   |
|        c_i5_reg_185        |    4   |
|      c_i_mid2_reg_424      |    4   |
|         c_i_reg_152        |    4   |
|          c_reg_440         |    4   |
|  exitcond_flatten2_reg_445 |    1   |
|  exitcond_flatten_reg_415  |    1   |
|   indvar_flatten2_reg_163  |    7   |
|indvar_flatten_next2_reg_449|    7   |
| indvar_flatten_next_reg_419|    7   |
|   indvar_flatten_reg_130   |    7   |
|     input_addr_reg_435     |    6   |
|  r_i2_cast4_mid2_v_reg_454 |    4   |
|        r_i2_reg_174        |    4   |
|  r_i_cast8_mid2_v_reg_429  |    4   |
|         r_i_reg_141        |    4   |
|       sum3_i_reg_464       |    6   |
+----------------------------+--------+
|            Total           |   84   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_112 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.142  ||    12   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    8   |   31   |   583  |   376  |
|   Memory  |    2   |    -   |    -   |   119  |   16   |
|Multiplexer|    -   |    -   |    3   |    -   |   12   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   34   |   786  |   404  |
+-----------+--------+--------+--------+--------+--------+
