C:/MAIN_v2/project_uni/verilog/sim/testbench.v {1 {vlog -work work C:/MAIN_v2/project_uni/verilog/sim/testbench.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
