<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="136" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="2457" height="1440" x="0" y="0" />
 <generation path="_PROJECT_NAME_" synthesis="VHDL" block_symbol_file="1" />
</preferences>
