{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1985, "design__instance__area": 19745.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0030280156061053276, "power__switching__total": 0.0014697066508233547, "power__leakage__total": 2.1561138652259615e-08, "power__total": 0.0044977436773478985, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.12376809649703531, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.13201549949101823, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.47741428828207305, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.212706747125272, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.477414, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.704329, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.13271571717245284, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.1480426795277866, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9289456133921322, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.7059801831845838, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.047055, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.446272, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1190955284767218, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.12443034454995387, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26783781506326215, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.221559332707094, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.267838, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.120077, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 25, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11572322594404764, "clock__skew__worst_setup": 0.12157857009709677, "timing__hold__ws": 0.2647057092887589, "timing__setup__ws": 0.6029434899795153, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264706, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.429193, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1985, "design__instance__area__stdcell": 19745.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.880145, "design__instance__utilization__stdcell": 0.880145, "design__instance__count__class:inverter": 29, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 788, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 714, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3572967, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 50866.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 433, "design__instance__count__class:clock_buffer": 35, "design__instance__count__class:clock_inverter": 22, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 284, "antenna__violating__nets": 14, "antenna__violating__pins": 14, "route__antenna_violation__count": 14, "antenna_diodes_count": 30, "design__instance__count__class:antenna_cell": 30, "route__net": 1656, "route__net__special": 2, "route__drc_errors__iter:1": 1158, "route__wirelength__iter:1": 61500, "route__drc_errors__iter:2": 641, "route__wirelength__iter:2": 60720, "route__drc_errors__iter:3": 603, "route__wirelength__iter:3": 60700, "route__drc_errors__iter:4": 174, "route__wirelength__iter:4": 60534, "route__drc_errors__iter:5": 93, "route__wirelength__iter:5": 60554, "route__drc_errors__iter:6": 82, "route__wirelength__iter:6": 60566, "route__drc_errors__iter:7": 34, "route__wirelength__iter:7": 60510, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 60512, "route__drc_errors": 0, "route__wirelength": 60512, "route__vias": 12810, "route__vias__singlecut": 12810, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 358.98, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1197558058837159, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.1284981463160745, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4730044267923913, "timing__setup__ws__corner:min_tt_025C_1v80": 4.386355403050382, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.473004, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.711332, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12991950938354976, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.14259092921117875, "timing__hold__ws__corner:min_ss_100C_1v60": 0.929944592097943, "timing__setup__ws__corner:min_ss_100C_1v60": 0.7880070152774464, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.038843, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.46033, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11572322594404764, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.12157857009709677, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2647057092887589, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.23767088969612, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.264706, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.124826, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.12904187805776246, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.13546424088109965, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4822153923766978, "timing__setup__ws__corner:max_tt_025C_1v80": 4.046342930804571, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.482215, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.696031, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.13729105740863504, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1512123663527363, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9271925711866696, "timing__setup__ws__corner:max_ss_100C_1v60": 0.6029434899795153, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.055619, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.429193, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12395100574551533, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.1273155367167973, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2712184997800093, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.211412338064253, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.271219, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.113692, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79816, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79924, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00183694, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00192542, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000728984, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00192542, "design_powergrid__voltage__worst": 0.00192542, "design_powergrid__voltage__worst__net:VPWR": 1.79816, "design_powergrid__drop__worst": 0.00192542, "design_powergrid__drop__worst__net:VPWR": 0.00183694, "design_powergrid__voltage__worst__net:VGND": 0.00192542, "design_powergrid__drop__worst__net:VGND": 0.00192542, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000764, "ir__drop__worst": 0.00184, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}