\hypertarget{group___t_p_m___peripheral___access___layer}{}\section{T\+PM Peripheral Access Layer}
\label{group___t_p_m___peripheral___access___layer}\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___t_p_m___register___masks}{T\+P\+M Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}{T\+P\+M0\+\_\+\+B\+A\+SE}}~(0x40038000u)
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga255cfcfa3e71e5e8bc0f8eb3272de220}{T\+P\+M0}}~((\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}{T\+P\+M0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}{T\+P\+M1\+\_\+\+B\+A\+SE}}~(0x40039000u)
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga2e4965bffa80b3aab662e2d60096ae53}{T\+P\+M1}}~((\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}{T\+P\+M1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}{T\+P\+M2\+\_\+\+B\+A\+SE}}~(0x4003\+A000u)
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga833a0146c6466718ff4e2ffa215355ea}{T\+P\+M2}}~((\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}{T\+P\+M2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga0087611419dac57b62b50b4fb052ce37}{T\+P\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}{T\+P\+M0\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}{T\+P\+M1\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}{T\+P\+M2\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga1d61ed554c056d8f63d1dbcc7ce05e62}{T\+P\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga255cfcfa3e71e5e8bc0f8eb3272de220}{T\+P\+M0}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga2e4965bffa80b3aab662e2d60096ae53}{T\+P\+M1}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga833a0146c6466718ff4e2ffa215355ea}{T\+P\+M2}} \}
\item 
\#define \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga00286d54e4f8b9944c9fb9fc5acf54ba}{T\+P\+M\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7}{T\+P\+M0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8}{T\+P\+M1\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf}{T\+P\+M2\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga255cfcfa3e71e5e8bc0f8eb3272de220}\label{group___t_p_m___peripheral___access___layer_ga255cfcfa3e71e5e8bc0f8eb3272de220}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM0@{TPM0}}
\index{TPM0@{TPM0}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM0}{TPM0}}
{\footnotesize\ttfamily \#define T\+P\+M0~((\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}{T\+P\+M0\+\_\+\+B\+A\+SE}})}

Peripheral T\+P\+M0 base pointer \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}\label{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM0\_BASE@{TPM0\_BASE}}
\index{TPM0\_BASE@{TPM0\_BASE}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM0\_BASE}{TPM0\_BASE}}
{\footnotesize\ttfamily \#define T\+P\+M0\+\_\+\+B\+A\+SE~(0x40038000u)}

Peripheral T\+P\+M0 base address \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga2e4965bffa80b3aab662e2d60096ae53}\label{group___t_p_m___peripheral___access___layer_ga2e4965bffa80b3aab662e2d60096ae53}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM1@{TPM1}}
\index{TPM1@{TPM1}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM1}{TPM1}}
{\footnotesize\ttfamily \#define T\+P\+M1~((\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}{T\+P\+M1\+\_\+\+B\+A\+SE}})}

Peripheral T\+P\+M1 base pointer \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}\label{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM1\_BASE@{TPM1\_BASE}}
\index{TPM1\_BASE@{TPM1\_BASE}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM1\_BASE}{TPM1\_BASE}}
{\footnotesize\ttfamily \#define T\+P\+M1\+\_\+\+B\+A\+SE~(0x40039000u)}

Peripheral T\+P\+M1 base address \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga833a0146c6466718ff4e2ffa215355ea}\label{group___t_p_m___peripheral___access___layer_ga833a0146c6466718ff4e2ffa215355ea}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM2@{TPM2}}
\index{TPM2@{TPM2}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM2}{TPM2}}
{\footnotesize\ttfamily \#define T\+P\+M2~((\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}{T\+P\+M2\+\_\+\+B\+A\+SE}})}

Peripheral T\+P\+M2 base pointer \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}\label{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM2\_BASE@{TPM2\_BASE}}
\index{TPM2\_BASE@{TPM2\_BASE}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM2\_BASE}{TPM2\_BASE}}
{\footnotesize\ttfamily \#define T\+P\+M2\+\_\+\+B\+A\+SE~(0x4003\+A000u)}

Peripheral T\+P\+M2 base address \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga0087611419dac57b62b50b4fb052ce37}\label{group___t_p_m___peripheral___access___layer_ga0087611419dac57b62b50b4fb052ce37}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM\_BASE\_ADDRS@{TPM\_BASE\_ADDRS}}
\index{TPM\_BASE\_ADDRS@{TPM\_BASE\_ADDRS}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM\_BASE\_ADDRS}{TPM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gafce6fdf5fb48d6c6b77a8c5a86ae50c2}{T\+P\+M0\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga563e0e90d795a6083656fd2d61c0f694}{T\+P\+M1\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_gac3255fe3941602acc3b942bb6d885611}{T\+P\+M2\+\_\+\+B\+A\+SE}} \}}

Array initializer of T\+PM peripheral base addresses \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga1d61ed554c056d8f63d1dbcc7ce05e62}\label{group___t_p_m___peripheral___access___layer_ga1d61ed554c056d8f63d1dbcc7ce05e62}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM\_BASE\_PTRS@{TPM\_BASE\_PTRS}}
\index{TPM\_BASE\_PTRS@{TPM\_BASE\_PTRS}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM\_BASE\_PTRS}{TPM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga255cfcfa3e71e5e8bc0f8eb3272de220}{T\+P\+M0}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga2e4965bffa80b3aab662e2d60096ae53}{T\+P\+M1}}, \mbox{\hyperlink{group___t_p_m___peripheral___access___layer_ga833a0146c6466718ff4e2ffa215355ea}{T\+P\+M2}} \}}

Array initializer of T\+PM peripheral base pointers \mbox{\Hypertarget{group___t_p_m___peripheral___access___layer_ga00286d54e4f8b9944c9fb9fc5acf54ba}\label{group___t_p_m___peripheral___access___layer_ga00286d54e4f8b9944c9fb9fc5acf54ba}} 
\index{TPM Peripheral Access Layer@{TPM Peripheral Access Layer}!TPM\_IRQS@{TPM\_IRQS}}
\index{TPM\_IRQS@{TPM\_IRQS}!TPM Peripheral Access Layer@{TPM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{TPM\_IRQS}{TPM\_IRQS}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7}{T\+P\+M0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8}{T\+P\+M1\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf}{T\+P\+M2\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the T\+PM peripheral type 