{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668953017890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668953017890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:03:37 2022 " "Processing started: Sun Nov 20 22:03:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668953017890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668953017890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Time_Watch -c Time_Watch --generate_functional_sim_netlist " "Command: quartus_map Time_Watch -c Time_Watch --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668953017890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668953018004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/time_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/time_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_Watch " "Found entity 1: Time_Watch" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/time_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_Counter " "Found entity 1: Time_Counter" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tube " "Found entity 1: Tube" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/selector_5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/selector_5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_5_1 " "Found entity 1: Selector_5_1" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/bcd_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/bcd_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_SEG " "Found entity 1: BCD_7_SEG" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan_cnt Time_Watch.v(27) " "Verilog HDL Implicit Net warning at Time_Watch.v(27): created implicit net for \"scan_cnt\"" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num1 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num1 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num1\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018033 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num2 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num2\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num2 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num2\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num3 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num3\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num3 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num3\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num4 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num4\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num4 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num4\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num5 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num5\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num5 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num5\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018049 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tube packed Tube.v(6) " "Verilog HDL Port Declaration warning at Tube.v(6): data type declaration for \"tube\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tube Tube.v(4) " "HDL info at Tube.v(4): see declaration for object \"tube\"" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Pout packed Decoder_3_8.v(10) " "Verilog HDL Port Declaration warning at Decoder_3_8.v(10): data type declaration for \"Pout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Pout Decoder_3_8.v(8) " "HDL info at Decoder_3_8.v(8): see declaration for object \"Pout\"" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEL packed Selector_5_1.v(6) " "Verilog HDL Port Declaration warning at Selector_5_1.v(6): data type declaration for \"SEL\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEL Selector_5_1.v(3) " "HDL info at Selector_5_1.v(3): see declaration for object \"SEL\"" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed Selector_5_1.v(7) " "Verilog HDL Port Declaration warning at Selector_5_1.v(7): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N Selector_5_1.v(5) " "HDL info at Selector_5_1.v(5): see declaration for object \"N\"" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "BCD packed BCD_7_SEG.v(9) " "Verilog HDL Port Declaration warning at BCD_7_SEG.v(9): data type declaration for \"BCD\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018072 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BCD BCD_7_SEG.v(7) " "HDL info at BCD_7_SEG.v(7): see declaration for object \"BCD\"" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018088 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEG packed BCD_7_SEG.v(10) " "Verilog HDL Port Declaration warning at BCD_7_SEG.v(10): data type declaration for \"SEG\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668953018088 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEG BCD_7_SEG.v(8) " "HDL info at BCD_7_SEG.v(8): see declaration for object \"SEG\"" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668953018088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Time_Watch " "Elaborating entity \"Time_Watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668953018104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:U1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:U1\"" {  } { { "../rtl/Time_Watch.v" "U1" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668953018104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Divider.v(26) " "Verilog HDL assignment warning at Divider.v(26): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Divider:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divider.v(40) " "Verilog HDL assignment warning at Divider.v(40): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Divider:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fout1 Divider.v(10) " "Output port \"fout1\" at Divider.v(10) has no driver" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Counter Time_Counter:U2 " "Elaborating entity \"Time_Counter\" for hierarchy \"Time_Counter:U2\"" {  } { { "../rtl/Time_Watch.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668953018104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(23) " "Verilog HDL assignment warning at Time_Counter.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(28) " "Verilog HDL assignment warning at Time_Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(33) " "Verilog HDL assignment warning at Time_Counter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(38) " "Verilog HDL assignment warning at Time_Counter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(50) " "Verilog HDL assignment warning at Time_Counter.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Time_Counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tube Tube:U3 " "Elaborating entity \"Tube\" for hierarchy \"Tube:U3\"" {  } { { "../rtl/Time_Watch.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668953018104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tube.v(15) " "Verilog HDL assignment warning at Tube.v(15): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668953018104 "|Time_Watch|Tube:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:U4 " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:U4\"" {  } { { "../rtl/Time_Watch.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668953018104 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pout Decoder_3_8.v(12) " "Verilog HDL Always Construct warning at Decoder_3_8.v(12): inferring latch(es) for variable \"Pout\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[0\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[0\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[1\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[1\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[2\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[2\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[3\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[3\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[4\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[4\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[5\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[5\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[6\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[6\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[7\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[7\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668953018122 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector_5_1 Selector_5_1:U5 " "Elaborating entity \"Selector_5_1\" for hierarchy \"Selector_5_1:U5\"" {  } { { "../rtl/Time_Watch.v" "U5" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668953018137 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A0 Selector_5_1.v(12) " "Verilog HDL Always Construct warning at Selector_5_1.v(12): variable \"A0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668953018137 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A1 Selector_5_1.v(13) " "Verilog HDL Always Construct warning at Selector_5_1.v(13): variable \"A1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668953018137 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A2 Selector_5_1.v(14) " "Verilog HDL Always Construct warning at Selector_5_1.v(14): variable \"A2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668953018137 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A3 Selector_5_1.v(15) " "Verilog HDL Always Construct warning at Selector_5_1.v(15): variable \"A3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668953018137 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A4 Selector_5_1.v(16) " "Verilog HDL Always Construct warning at Selector_5_1.v(16): variable \"A4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668953018137 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A0 Selector_5_1.v(17) " "Verilog HDL Always Construct warning at Selector_5_1.v(17): variable \"A0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668953018137 "|Time_Watch|Selector_5_1:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_SEG BCD_7_SEG:U6 " "Elaborating entity \"BCD_7_SEG\" for hierarchy \"BCD_7_SEG:U6\"" {  } { { "../rtl/Time_Watch.v" "U6" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668953018153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668953018219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:03:38 2022 " "Processing ended: Sun Nov 20 22:03:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668953018219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668953018219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668953018219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668953018219 ""}
