--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml param_mac.twx param_mac.ncd -o param_mac.twr param_mac.pcf

Design file:              param_mac.ncd
Physical constraint file: param_mac.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    0.029(R)|    0.962(R)|clk_BUFGP         |   0.000|
A<1>        |   -0.022(R)|    1.003(R)|clk_BUFGP         |   0.000|
A<2>        |    0.030(R)|    0.961(R)|clk_BUFGP         |   0.000|
A<3>        |   -0.021(R)|    1.002(R)|clk_BUFGP         |   0.000|
A<4>        |    0.814(R)|    0.313(R)|clk_BUFGP         |   0.000|
A<5>        |    0.321(R)|    0.707(R)|clk_BUFGP         |   0.000|
A<6>        |    0.957(R)|    0.188(R)|clk_BUFGP         |   0.000|
A<7>        |    0.560(R)|    0.506(R)|clk_BUFGP         |   0.000|
B<0>        |    0.107(R)|    0.881(R)|clk_BUFGP         |   0.000|
B<1>        |    0.056(R)|    0.922(R)|clk_BUFGP         |   0.000|
B<2>        |    0.409(R)|    0.643(R)|clk_BUFGP         |   0.000|
B<3>        |    0.608(R)|    0.484(R)|clk_BUFGP         |   0.000|
B<4>        |    0.538(R)|    0.534(R)|clk_BUFGP         |   0.000|
B<5>        |    0.487(R)|    0.575(R)|clk_BUFGP         |   0.000|
B<6>        |    0.776(R)|    0.350(R)|clk_BUFGP         |   0.000|
B<7>        |    0.679(R)|    0.428(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Accr_r<0>   |    7.187(R)|clk_BUFGP         |   0.000|
Accr_r<1>   |    8.470(R)|clk_BUFGP         |   0.000|
Accr_r<2>   |    8.350(R)|clk_BUFGP         |   0.000|
Accr_r<3>   |    7.480(R)|clk_BUFGP         |   0.000|
Accr_r<4>   |    8.084(R)|clk_BUFGP         |   0.000|
Accr_r<5>   |    7.880(R)|clk_BUFGP         |   0.000|
Accr_r<6>   |    7.780(R)|clk_BUFGP         |   0.000|
Accr_r<7>   |    7.190(R)|clk_BUFGP         |   0.000|
Accr_r<8>   |    8.027(R)|clk_BUFGP         |   0.000|
Accr_r<9>   |    7.476(R)|clk_BUFGP         |   0.000|
Accr_r<10>  |    7.130(R)|clk_BUFGP         |   0.000|
Accr_r<11>  |    7.131(R)|clk_BUFGP         |   0.000|
Accr_r<12>  |    7.435(R)|clk_BUFGP         |   0.000|
Accr_r<13>  |    7.076(R)|clk_BUFGP         |   0.000|
Accr_r<14>  |    7.067(R)|clk_BUFGP         |   0.000|
Accr_r<15>  |    7.985(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.593|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May  9 17:15:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 310 MB



