// Seed: 3535262800
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri id_8
);
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    output wand id_5,
    input uwire id_6,
    output supply1 id_7,
    input wand id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11
);
  wire id_13;
  wire id_14;
  assign id_10 = 1'd0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_5,
      id_9,
      id_9,
      id_10,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_6 = 0;
  wire id_15;
  assign id_15 = ~1;
endmodule
