library ieee;
 use ieee.std_logic_1164.all;
 USE ieee.numeric_std.ALL;  
 use ieee.std_logic_unsigned.all;
 
 entity Letter_Selection_Logic is 
port(
SW : in std_logic_vector(2 downto 0 ) ;
b : out integer (3 downto 0 )
 );
end entity ;

architecture SIM of Letter_Selection_Logic  is
begin 
process(SW)
	begin		
case SW is            -- 5 wait 0.5s & 15 wait 1.5s & 0 wait 0s
			when "000" => b(0)<=5;b(1)<=15;b(2)<=0;b(3)<=0;--A
			when "001" => b(0)<=15;b(1)<=5;b(2)<=5;b(3)<=5;--B
			when "010" => b(0)<=15;b(1)<=5;b(2)<=15;b(3)<=5;--C
			when "011" => b(0)<=15;b(1)<=5;b(2)<=5;b(3)<=0;--D
			when "100" => b(0)<=5;b(1)<=0;b(2)<=0;b(3)<=0;--E
			when "101" => b(0)<=5;b(1)<=5;b(2)<=15;b(3)<=5;--F
			when "110" => b(0)<=15;b(1)<=15;b(2)<=5;b(3)<=0;--G
			when "111" => b(0)<=5;b(1)<=5;b(2)<=5;b(3)<=5;--H
		end case;
end process;
end SIM ;