============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  09:41:55 pm
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock CLK)                   launch                                    0 R 
IR_reg[31]/CK                                           100    +0       0 R 
IR_reg[31]/Q                  SDFFRHQX1        35  7.9  207  +356     356 F 
g23501/A                                                       +0     356   
g23501/Y                      INVX1            31  6.2  169  +197     553 R 
g40287/B                                                       +0     553   
g40287/Y                      MX2X1             3  1.6   52  +248     801 R 
ADD_TC_OP_g1510__6131/B                                        +0     801   
ADD_TC_OP_g1510__6131/Y       NAND2X1           2  0.7   82   +78     880 F 
ADD_TC_OP_g1499__4319/B                                        +0     880   
ADD_TC_OP_g1499__4319/Y       NOR2BX1           2  0.8   68   +85     964 R 
g40297/C                                                       +0     964   
g40297/Y                      NAND3X1           3  0.9  150  +132    1097 F 
g40296/D                                                       +0    1097   
g40296/Y                      NOR4BBX1          3  1.2  195  +184    1281 R 
ADD_TC_OP_g1488__2883/B                                        +0    1281   
ADD_TC_OP_g1488__2883/Y       NAND2BX1          3  0.9  101  +164    1445 F 
ADD_TC_OP_g1485__9315/B                                        +0    1445   
ADD_TC_OP_g1485__9315/Y       NOR2X1            2  0.8   73   +95    1540 R 
ADD_TC_OP_g1484/A                                              +0    1540   
ADD_TC_OP_g1484/Y             INVX1             3  0.9   44   +66    1606 F 
g40295/C                                                       +0    1606   
g40295/Y                      NOR3X1            2  0.8  112   +88    1693 R 
ADD_TC_OP_g1475__5122/B                                        +0    1693   
ADD_TC_OP_g1475__5122/Y       NAND2X1           2  0.7   81  +112    1805 F 
ADD_TC_OP_g1462__5107/B                                        +0    1805   
ADD_TC_OP_g1462__5107/Y       NOR2BX1           2  0.8   68   +84    1890 R 
ADD_TC_OP_g1448__4733/B                                        +0    1890   
ADD_TC_OP_g1448__4733/Y       NAND2X1           2  0.7   77   +88    1977 F 
ADD_TC_OP_g1441__7098/B                                        +0    1977   
ADD_TC_OP_g1441__7098/Y       NOR2X1            2  0.6   59   +77    2054 R 
ADD_TC_OP_g1438__5122/B                                        +0    2054   
ADD_TC_OP_g1438__5122/Y       AND2XL            2  0.8   41  +126    2180 R 
ADD_TC_OP_g1435__2802/B                                        +0    2180   
ADD_TC_OP_g1435__2802/Y       NAND2X1           2  0.7   74   +73    2253 F 
ADD_TC_OP_g1431__5526/S0                                       +0    2253   
ADD_TC_OP_g1431__5526/Y       MXI2XL            2  0.5  116  +123    2376 F 
g40283/A                                                       +0    2376   
g40283/Y                      INVXL             4  2.0   98  +119    2495 R 
g26623__2398/B                                                 +0    2495   
g26623__2398/Y                AND2X1           28  8.4  188  +257    2751 R 
g26620/A                                                       +0    2751   
g26620/Y                      INVX1             5  1.5   80  +143    2894 F 
g26576__1881/B                                                 +0    2894   
g26576__1881/Y                NOR2BX1           1  0.4   51   +74    2968 R 
g26558__7410/B0                                                +0    2968   
g26558__7410/Y                AOI21X1           1  0.4   91   +48    3016 F 
g26537__6783/A                                                 +0    3016   
g26537__6783/Y                NAND2X1          12  3.6  104  +108    3124 R 
ADD_TC_OP2_g737__1666/B                                        +0    3124   
ADD_TC_OP2_g737__1666/Y       AND2XL            2  1.0   49  +151    3274 R 
ADD_TC_OP2_g734__9945/CI                                       +0    3274   
ADD_TC_OP2_g734__9945/CO      ADDFX1            1  0.6   39  +191    3466 R 
ADD_TC_OP2_g733__9315/CI                                       +0    3466   
ADD_TC_OP2_g733__9315/CO      ADDFX1            1  0.6   39  +186    3652 R 
ADD_TC_OP2_g732__6161/CI                                       +0    3652   
ADD_TC_OP2_g732__6161/CO      ADDFX1            1  0.6   39  +186    3838 R 
ADD_TC_OP2_g731__4733/CI                                       +0    3838   
ADD_TC_OP2_g731__4733/CO      ADDFX1            1  0.6   39  +186    4024 R 
ADD_TC_OP2_g730__7482/CI                                       +0    4024   
ADD_TC_OP2_g730__7482/CO      ADDFX1            1  0.6   39  +186    4210 R 
ADD_TC_OP2_g729__5115/CI                                       +0    4210   
ADD_TC_OP2_g729__5115/CO      ADDFX1            1  0.6   39  +186    4396 R 
ADD_TC_OP2_g728__1881/CI                                       +0    4396   
ADD_TC_OP2_g728__1881/CO      ADDFX1            1  0.6   39  +186    4582 R 
ADD_TC_OP2_g727__6131/CI                                       +0    4582   
ADD_TC_OP2_g727__6131/CO      ADDFX1            1  0.6   39  +186    4768 R 
ADD_TC_OP2_g726__7098/CI                                       +0    4768   
ADD_TC_OP2_g726__7098/CO      ADDFX1            1  0.6   39  +186    4954 R 
ADD_TC_OP2_g725__8246/CI                                       +0    4954   
ADD_TC_OP2_g725__8246/CO      ADDFX1            1  0.6   39  +186    5140 R 
ADD_TC_OP2_g724__5122/CI                                       +0    5140   
ADD_TC_OP2_g724__5122/CO      ADDFX1            1  0.6   39  +186    5326 R 
ADD_TC_OP2_g723__1705/CI                                       +0    5326   
ADD_TC_OP2_g723__1705/CO      ADDFX1            1  0.6   39  +186    5512 R 
ADD_TC_OP2_g722__2802/CI                                       +0    5512   
ADD_TC_OP2_g722__2802/CO      ADDFX1            1  0.6   39  +186    5698 R 
ADD_TC_OP2_g721__1617/CI                                       +0    5698   
ADD_TC_OP2_g721__1617/CO      ADDFX1            1  0.6   39  +186    5884 R 
ADD_TC_OP2_g720__3680/CI                                       +0    5884   
ADD_TC_OP2_g720__3680/CO      ADDFX1            1  0.6   39  +186    6070 R 
ADD_TC_OP2_g719__6783/CI                                       +0    6070   
ADD_TC_OP2_g719__6783/CO      ADDFX1            1  0.6   39  +186    6256 R 
ADD_TC_OP2_g718__5526/CI                                       +0    6256   
ADD_TC_OP2_g718__5526/CO      ADDFX1            1  0.6   39  +186    6442 R 
ADD_TC_OP2_g717__8428/CI                                       +0    6442   
ADD_TC_OP2_g717__8428/CO      ADDFX1            1  0.6   39  +186    6628 R 
ADD_TC_OP2_g716__4319/CI                                       +0    6628   
ADD_TC_OP2_g716__4319/CO      ADDFX1            1  0.6   39  +186    6814 R 
ADD_TC_OP2_g715__6260/CI                                       +0    6814   
ADD_TC_OP2_g715__6260/CO      ADDFX1            1  0.6   39  +186    7000 R 
ADD_TC_OP2_g714__5107/CI                                       +0    7000   
ADD_TC_OP2_g714__5107/CO      ADDFX1            1  0.6   39  +186    7186 R 
ADD_TC_OP2_g713__2398/CI                                       +0    7186   
ADD_TC_OP2_g713__2398/CO      ADDFX1            1  0.6   39  +186    7372 R 
ADD_TC_OP2_g712__5477/CI                                       +0    7372   
ADD_TC_OP2_g712__5477/CO      ADDFX1            1  0.6   39  +186    7558 R 
ADD_TC_OP2_g711__6417/CI                                       +0    7558   
ADD_TC_OP2_g711__6417/CO      ADDFX1            1  0.6   39  +186    7744 R 
ADD_TC_OP2_g710__7410/CI                                       +0    7744   
ADD_TC_OP2_g710__7410/CO      ADDFX1            1  0.6   39  +186    7930 R 
ADD_TC_OP2_g709__1666/CI                                       +0    7930   
ADD_TC_OP2_g709__1666/CO      ADDFX1            1  0.6   39  +186    8116 R 
ADD_TC_OP2_g708__2346/CI                                       +0    8116   
ADD_TC_OP2_g708__2346/CO      ADDFX1            1  0.6   39  +186    8302 R 
ADD_TC_OP2_g707__2883/CI                                       +0    8302   
ADD_TC_OP2_g707__2883/CO      ADDFX1            1  0.4   35  +184    8485 R 
ADD_TC_OP2_g706__9945/B                                        +0    8485   
ADD_TC_OP2_g706__9945/Y       XNOR2X1           2  0.6   31  +128    8613 R 
g40212/A                                                       +0    8613   
g40212/Y                      INVX1             1  0.4   24   +34    8646 F 
g39793__9315/A1                                                +0    8646   
g39793__9315/Y                OAI211X1          2  0.8  102   +80    8726 R 
reg0_reg[29]/D           <<<  SDFFRHQX1                        +0    8726   
reg0_reg[29]/CK               setup                     100  +215    8941 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                   capture                               10000 R 
                              uncertainty                     -10    9990 R 
----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    1049ps 
Start-point  : IR_reg[31]/CK
End-point    : reg0_reg[29]/D

