Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 19 10:12:05 2024
| Host         : dev running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.981        0.000                      0                95531        0.042        0.000                      0                95531        8.950        0.000                       0                 33711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.981        0.000                      0                95531        0.042        0.000                      0                95531        8.950        0.000                       0                 33711  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][15]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.239ns  (logic 0.722ns (5.899%)  route 11.517ns (94.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 22.146 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.239    14.578    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][15]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.288    22.146    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][15]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CLK
                         clock pessimism              0.084    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X112Y18        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368    21.560    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][15]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         21.560    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][2]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.239ns  (logic 0.722ns (5.899%)  route 11.517ns (94.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 22.146 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.239    14.578    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][2]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.288    22.146    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][2]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CLK
                         clock pessimism              0.084    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X112Y18        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368    21.560    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][2]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         21.560    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][6]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.239ns  (logic 0.722ns (5.899%)  route 11.517ns (94.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 22.146 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.239    14.578    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][6]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.288    22.146    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][6]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CLK
                         clock pessimism              0.084    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X112Y18        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368    21.560    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][6]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         21.560    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][7]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.239ns  (logic 0.722ns (5.899%)  route 11.517ns (94.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 22.146 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.239    14.578    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][7]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.288    22.146    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X112Y18        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][7]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CLK
                         clock pessimism              0.084    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X112Y18        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368    21.560    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][7]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         21.560    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][11]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 0.722ns (5.968%)  route 11.377ns (94.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 22.144 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.099    14.438    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X112Y20        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][11]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.286    22.144    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X112Y20        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][11]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CLK
                         clock pessimism              0.084    22.228    
                         clock uncertainty           -0.302    21.926    
    SLICE_X112Y20        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368    21.558    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][11]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         21.558    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][3]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 0.722ns (5.968%)  route 11.377ns (94.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 22.144 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.099    14.438    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X112Y20        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][3]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.286    22.144    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X112Y20        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][3]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0/CLK
                         clock pessimism              0.084    22.228    
                         clock uncertainty           -0.302    21.926    
    SLICE_X112Y20        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368    21.558    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_2_reg[0][3]_srl2___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         21.558    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.302ns  (logic 0.722ns (5.869%)  route 11.580ns (94.131%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 22.144 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.302    14.641    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X109Y17        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.286    22.144    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X109Y17        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[2]/C
                         clock pessimism              0.084    22.228    
                         clock uncertainty           -0.302    21.926    
    SLICE_X109Y17        FDRE (Setup_fdre_C_CE)      -0.150    21.776    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -14.641    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 0.722ns (5.905%)  route 11.506ns (94.095%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 22.086 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.228    14.567    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/enb
    SLICE_X99Y17         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.228    22.086    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/IPCORE_CLK
    SLICE_X99Y17         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[4]/C
                         clock pessimism              0.084    22.170    
                         clock uncertainty           -0.302    21.868    
    SLICE_X99Y17         FDRE (Setup_fdre_C_CE)      -0.150    21.718    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.718    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 0.722ns (5.905%)  route 11.506ns (94.095%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 22.086 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.228    14.567    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/enb
    SLICE_X99Y17         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.228    22.086    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/IPCORE_CLK
    SLICE_X99Y17         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[6]/C
                         clock pessimism              0.084    22.170    
                         clock uncertainty           -0.302    21.868    
    SLICE_X99Y17         FDRE (Setup_fdre_C_CE)      -0.150    21.718    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_mul_comp/Delay6_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.718    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 0.722ns (5.915%)  route 11.485ns (94.085%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 22.143 - 20.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.397     2.339    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X52Y111        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.313     2.652 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]/Q
                         net (fo=8, routed)           0.632     3.284    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.215     3.499 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2/O
                         net (fo=7, routed)           0.620     4.119    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count[4]_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I5_O)        0.097     4.216 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__11/O
                         net (fo=43, routed)          1.026     5.242    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/fifo_out4__9
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.339 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=16963, routed)       9.207    14.546    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/enb
    SLICE_X109Y18        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.285    22.143    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/IPCORE_CLK
    SLICE_X109Y18        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[3]/C
                         clock pessimism              0.084    22.227    
                         clock uncertainty           -0.302    21.925    
    SLICE_X109Y18        FDRE (Setup_fdre_C_CE)      -0.150    21.775    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay18_out1_2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.314ns (44.864%)  route 0.386ns (55.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786     0.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     0.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.120     1.978    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y23         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.314     2.292 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[25]/Q
                         net (fo=1, routed)           0.386     2.678    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       1.301     2.243    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.200     2.043    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     2.636    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][15]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.612     0.948    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X97Y40         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y40         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.112     1.201    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0]_51[15]
    SLICE_X96Y39         SRLC32E                                      r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][15]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.881     1.247    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X96Y39         SRLC32E                                      r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][15]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25/CLK
                         clock pessimism             -0.284     0.963    
    SLICE_X96Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.146    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][15]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][3]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.612     0.948    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X95Y40         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y40         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.112     1.201    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[0]_51[3]
    SLICE_X94Y39         SRLC32E                                      r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][3]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.881     1.247    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X94Y39         SRLC32E                                      r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][3]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25/CLK
                         clock pessimism             -0.284     0.963    
    SLICE_X94Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.146    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay7_reg_reg[27][3]_srl27___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_25
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.578     0.914    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X55Y35         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/Q
                         net (fo=1, routed)           0.112     1.167    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[10]
    SLICE_X54Y34         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.844     1.210    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X54Y34         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X54Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.111    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/y_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.639     0.975    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X32Y108        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/y_out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/y_out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.100     1.239    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_1_3[14]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.946     1.312    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/IPCORE_CLK
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.285     1.027    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.182    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.606     0.942    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/IPCORE_CLK
    SLICE_X90Y96         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[82]/Q
                         net (fo=1, routed)           0.101     1.206    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/wr_din[82]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.912     1.278    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.284     0.994    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.149    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/y_out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.639     0.975    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X32Y109        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/y_out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/y_out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.102     1.241    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_1_3[11]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.946     1.312    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/IPCORE_CLK
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.285     1.027    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.182    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_adapter_fifo_inst/u_gaussianF_ip_adapter_fifo_classic_ram_generic/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.607     0.943    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/IPCORE_CLK
    SLICE_X90Y99         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[115]/Q
                         net (fo=1, routed)           0.101     1.207    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/wr_din[115]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.912     1.278    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.284     0.994    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.149    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.606     0.942    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/IPCORE_CLK
    SLICE_X90Y95         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y95         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[106]/Q
                         net (fo=1, routed)           0.102     1.207    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/wr_din[106]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.912     1.278    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.284     0.994    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.149    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.607     0.943    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/IPCORE_CLK
    SLICE_X90Y98         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_reg[107]/Q
                         net (fo=1, routed)           0.101     1.207    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/wr_din[107]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33715, routed)       0.912     1.278    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/IPCORE_CLK
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.284     0.994    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.149    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X4Y16   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X2Y8    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X3Y56   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_pow_comp/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X3Y53   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay14_PS_17_18_reg_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y54   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay14_PS_17_18_reg_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y14   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y8    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y50   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_pow_comp/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y52   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay2_PS_19_20_reg_reg[0]/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X2Y48  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y50  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y50  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y52  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y50  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y50  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK



