#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Wed Oct  9 10:53:55 2013
# Process ID: 28214
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/afs/ece.cmu.edu/usr/wtabib/.Xilinx/Vivado/tclapp/manifest.tcl'
start_gui
create_project vc707_pcie_vivado /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado -part xc7vx485tffg1761-2
set_property board xilinx.com:virtex7:vc707:2.0 [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/ip'.
create_ip -name pcie_7x -version 2.1 -vendor xilinx.com -library ip -module_name vc707_pcie_x8_gen2
set_property -dict [list CONFIG.Component_Name {vc707_pcie_x8_gen2} CONFIG.Maximum_Link_Width {X8} CONFIG.Link_Speed {5.0_GT/s} CONFIG.Bar0_Scale {Megabytes} CONFIG.Bar0_Size {1} CONFIG.Xlnx_Ref_Board {VC707}] [get_ips vc707_pcie_x8_gen2]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci] -force
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Instantiation Template' file for IP 'vc707_pcie_x8_gen2'.
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci]
Generating IP 'vc707_pcie_x8_gen2'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'vc707_pcie_x8_gen2'
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Synthesis' files for IP 'vc707_pcie_x8_gen2'.
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Simulation' files for IP 'vc707_pcie_x8_gen2'.
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Examples' files for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Simulation' files for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Script Extension' files for IP 'vc707_pcie_x8_gen2'.
Delivering 'Any Language Examples Script' files for IP 'vc707_pcie_x8_gen2'.
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3810.316 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_ip -name axi_dma -version 7.0 -vendor xilinx.com -library ip -module_name axi_dma_0
set_property -dict [list CONFIG.c_include_sg {0}] [get_ips axi_dma_0]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci] -force
Generating IP 'axi_dma_0'...
Delivering 'Verilog Instantiation Template' file for IP 'axi_dma_0'.
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
Generating IP 'axi_dma_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'axi_dma_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'axi_dma_0'
Generating IP 'axi_dma_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'axi_dma_0'.
Generating IP 'axi_dma_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'axi_dma_0'.
create_bd_design "design_1"
Wrote  : </afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {/afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/bd/design_1/design_1.bd}
remove_files /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/bd/design_1/design_1.bd
remove_files /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci
open_example_project -force -dir /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado [get_ips  vc707_pcie_x8_gen2]
Generating IP 'vc707_pcie_x8_gen2'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Simulation' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Script' target for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Script Extension' files for IP 'vc707_pcie_x8_gen2'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-1968] Open Example Project was canceled
open_example_project: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:25 . Memory (MB): peak = 3820.582 ; gain = 10.004
INFO: [Common 17-344] 'open_example_project' was cancelled
open_example_project -force -dir /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado [get_ips  vc707_pcie_x8_gen2]
Generating IP 'vc707_pcie_x8_gen2'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Simulation' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Script' target for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Script Extension' files for IP 'vc707_pcie_x8_gen2'.
open_example_project: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:30 . Memory (MB): peak = 3820.582 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 11:45:00 2013...
