// Seed: 3953593074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output tri0 id_2,
    output logic id_3,
    output tri1 id_4,
    input logic id_5,
    output wor id_6,
    output wand id_7,
    output tri1 id_8,
    output tri id_9
);
  wire id_11;
  always @(1 + id_5, 1 or 1) begin : LABEL_0
    id_3 <= 1 == id_0;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_3 = 1'b0 ? id_5 : (id_0);
endmodule
