{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@192:202@HdlIdDef", "  // internal signals\n\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@191:201", "\n  // internal signals\n\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@189:199", "  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@197:207", "  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_rst_done_s;\n  wire            tx_rst_done_s;\n  wire            cpll_locked_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@196:206", "  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_rst_done_s;\n  wire            tx_rst_done_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@194:204", "  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@190:200", "  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@195:205", "  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_rst_done_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@193:203", "\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 7:0]  rx_rate_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@198:208", "  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_rst_done_s;\n  wire            tx_rst_done_s;\n  wire            cpll_locked_s;\n  wire    [15:0]  up_drp_rdata_s;\n"]], "Diff Content": {"Delete": [[197, "  wire    [ 3:0]  rx_charisk_open_s;\n"]], "Add": []}}