#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd37f423bf0 .scope module, "adder_test" "adder_test" 2 45;
 .timescale 0 0;
v0x7fd37f438810_0 .var "a", 3 0;
v0x7fd37f4388a0_0 .var "b", 3 0;
v0x7fd37f438930_0 .net "co", 0 0, L_0x7fd37f43b240;  1 drivers
v0x7fd37f438a20_0 .var "mode", 0 0;
v0x7fd37f438ab0_0 .net "s", 3 0, L_0x7fd37f43b640;  1 drivers
S_0x7fd37f422d60 .scope module, "adder" "adder4bit" 2 52, 2 1 0, S_0x7fd37f423bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "P"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fd37f438cd0 .functor XOR 4, v0x7fd37f4388a0_0, L_0x7fd37f438b80, C4<0000>, C4<0000>;
v0x7fd37f438090_0 .net "A", 3 0, v0x7fd37f438810_0;  1 drivers
v0x7fd37f438150_0 .net "B", 3 0, v0x7fd37f4388a0_0;  1 drivers
v0x7fd37f4381f0_0 .net "BX", 3 0, L_0x7fd37f438cd0;  1 drivers
v0x7fd37f438290_0 .net "CO", 0 0, L_0x7fd37f43b240;  alias, 1 drivers
v0x7fd37f438340_0 .net "P", 0 0, v0x7fd37f438a20_0;  1 drivers
v0x7fd37f438450_0 .net "S", 3 0, L_0x7fd37f43b640;  alias, 1 drivers
v0x7fd37f4384e0_0 .net "U0_CO", 0 0, L_0x7fd37f4394b0;  1 drivers
v0x7fd37f438570_0 .net "U1_CO", 0 0, L_0x7fd37f439e80;  1 drivers
v0x7fd37f438600_0 .net "U2_CO", 0 0, L_0x7fd37f43a810;  1 drivers
v0x7fd37f438710_0 .net *"_s0", 3 0, L_0x7fd37f438b80;  1 drivers
L_0x7fd37f438b80 .concat [ 1 1 1 1], v0x7fd37f438a20_0, v0x7fd37f438a20_0, v0x7fd37f438a20_0, v0x7fd37f438a20_0;
L_0x7fd37f4396a0 .part v0x7fd37f438810_0, 0, 1;
L_0x7fd37f4397c0 .part L_0x7fd37f438cd0, 0, 1;
L_0x7fd37f43a070 .part v0x7fd37f438810_0, 1, 1;
L_0x7fd37f43a190 .part L_0x7fd37f438cd0, 1, 1;
L_0x7fd37f43aa00 .part v0x7fd37f438810_0, 2, 1;
L_0x7fd37f43aba0 .part L_0x7fd37f438cd0, 2, 1;
L_0x7fd37f43b3b0 .part v0x7fd37f438810_0, 3, 1;
L_0x7fd37f43b4d0 .part L_0x7fd37f438cd0, 3, 1;
L_0x7fd37f43b640 .concat8 [ 1 1 1 1], L_0x7fd37f439360, L_0x7fd37f439d30, L_0x7fd37f43a6c0, L_0x7fd37f43b110;
S_0x7fd37f421110 .scope module, "U0" "FULL_ADDER" 2 16, 2 22 0, S_0x7fd37f422d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fd37f4394b0 .functor OR 1, L_0x7fd37f438da0, L_0x7fd37f4390c0, C4<0>, C4<0>;
v0x7fd37f433b10_0 .net "A", 0 0, L_0x7fd37f4396a0;  1 drivers
v0x7fd37f433bb0_0 .net "B", 0 0, L_0x7fd37f4397c0;  1 drivers
v0x7fd37f433c60_0 .net "CI", 0 0, v0x7fd37f438a20_0;  alias, 1 drivers
v0x7fd37f433d30_0 .net "CO", 0 0, L_0x7fd37f4394b0;  alias, 1 drivers
v0x7fd37f433dc0_0 .net "S", 0 0, L_0x7fd37f439360;  1 drivers
v0x7fd37f433e90_0 .net "U1_CO", 0 0, L_0x7fd37f438da0;  1 drivers
v0x7fd37f433f40_0 .net "U1_S", 0 0, L_0x7fd37f438fb0;  1 drivers
v0x7fd37f434010_0 .net "U2_CO", 0 0, L_0x7fd37f4390c0;  1 drivers
S_0x7fd37f420280 .scope module, "U1" "HALF_ADDER" 2 30, 2 37 0, S_0x7fd37f421110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f438da0 .functor AND 1, L_0x7fd37f4396a0, L_0x7fd37f4397c0, C4<1>, C4<1>;
L_0x7fd37f438ed0 .functor OR 1, L_0x7fd37f4396a0, L_0x7fd37f4397c0, C4<0>, C4<0>;
L_0x7fd37f438f40 .functor NOT 1, L_0x7fd37f438da0, C4<0>, C4<0>, C4<0>;
L_0x7fd37f438fb0 .functor AND 1, L_0x7fd37f438ed0, L_0x7fd37f438f40, C4<1>, C4<1>;
v0x7fd37f41f900_0 .net "A", 0 0, L_0x7fd37f4396a0;  alias, 1 drivers
v0x7fd37f4330b0_0 .net "B", 0 0, L_0x7fd37f4397c0;  alias, 1 drivers
v0x7fd37f433150_0 .net "CO", 0 0, L_0x7fd37f438da0;  alias, 1 drivers
v0x7fd37f433200_0 .net "S", 0 0, L_0x7fd37f438fb0;  alias, 1 drivers
v0x7fd37f4332a0_0 .net *"_s2", 0 0, L_0x7fd37f438ed0;  1 drivers
v0x7fd37f433390_0 .net *"_s4", 0 0, L_0x7fd37f438f40;  1 drivers
S_0x7fd37f433480 .scope module, "U2" "HALF_ADDER" 2 31, 2 37 0, S_0x7fd37f421110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f4390c0 .functor AND 1, L_0x7fd37f438fb0, v0x7fd37f438a20_0, C4<1>, C4<1>;
L_0x7fd37f4392f0 .functor OR 1, L_0x7fd37f438fb0, v0x7fd37f438a20_0, C4<0>, C4<0>;
L_0x7fd37f438c50 .functor NOT 1, L_0x7fd37f4390c0, C4<0>, C4<0>, C4<0>;
L_0x7fd37f439360 .functor AND 1, L_0x7fd37f4392f0, L_0x7fd37f438c50, C4<1>, C4<1>;
v0x7fd37f4336a0_0 .net "A", 0 0, L_0x7fd37f438fb0;  alias, 1 drivers
v0x7fd37f433750_0 .net "B", 0 0, v0x7fd37f438a20_0;  alias, 1 drivers
v0x7fd37f4337e0_0 .net "CO", 0 0, L_0x7fd37f4390c0;  alias, 1 drivers
v0x7fd37f433890_0 .net "S", 0 0, L_0x7fd37f439360;  alias, 1 drivers
v0x7fd37f433930_0 .net *"_s2", 0 0, L_0x7fd37f4392f0;  1 drivers
v0x7fd37f433a20_0 .net *"_s4", 0 0, L_0x7fd37f438c50;  1 drivers
S_0x7fd37f4340d0 .scope module, "U1" "FULL_ADDER" 2 17, 2 22 0, S_0x7fd37f422d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fd37f439e80 .functor OR 1, L_0x7fd37f4398e0, L_0x7fd37f439b20, C4<0>, C4<0>;
v0x7fd37f435040_0 .net "A", 0 0, L_0x7fd37f43a070;  1 drivers
v0x7fd37f4350e0_0 .net "B", 0 0, L_0x7fd37f43a190;  1 drivers
v0x7fd37f435190_0 .net "CI", 0 0, L_0x7fd37f4394b0;  alias, 1 drivers
v0x7fd37f435280_0 .net "CO", 0 0, L_0x7fd37f439e80;  alias, 1 drivers
v0x7fd37f435310_0 .net "S", 0 0, L_0x7fd37f439d30;  1 drivers
v0x7fd37f4353e0_0 .net "U1_CO", 0 0, L_0x7fd37f4398e0;  1 drivers
v0x7fd37f435470_0 .net "U1_S", 0 0, L_0x7fd37f439a30;  1 drivers
v0x7fd37f435540_0 .net "U2_CO", 0 0, L_0x7fd37f439b20;  1 drivers
S_0x7fd37f434300 .scope module, "U1" "HALF_ADDER" 2 30, 2 37 0, S_0x7fd37f4340d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f4398e0 .functor AND 1, L_0x7fd37f43a070, L_0x7fd37f43a190, C4<1>, C4<1>;
L_0x7fd37f439950 .functor OR 1, L_0x7fd37f43a070, L_0x7fd37f43a190, C4<0>, C4<0>;
L_0x7fd37f4399c0 .functor NOT 1, L_0x7fd37f4398e0, C4<0>, C4<0>, C4<0>;
L_0x7fd37f439a30 .functor AND 1, L_0x7fd37f439950, L_0x7fd37f4399c0, C4<1>, C4<1>;
v0x7fd37f434530_0 .net "A", 0 0, L_0x7fd37f43a070;  alias, 1 drivers
v0x7fd37f4345e0_0 .net "B", 0 0, L_0x7fd37f43a190;  alias, 1 drivers
v0x7fd37f434680_0 .net "CO", 0 0, L_0x7fd37f4398e0;  alias, 1 drivers
v0x7fd37f434730_0 .net "S", 0 0, L_0x7fd37f439a30;  alias, 1 drivers
v0x7fd37f4347d0_0 .net *"_s2", 0 0, L_0x7fd37f439950;  1 drivers
v0x7fd37f4348c0_0 .net *"_s4", 0 0, L_0x7fd37f4399c0;  1 drivers
S_0x7fd37f4349b0 .scope module, "U2" "HALF_ADDER" 2 31, 2 37 0, S_0x7fd37f4340d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f439b20 .functor AND 1, L_0x7fd37f439a30, L_0x7fd37f4394b0, C4<1>, C4<1>;
L_0x7fd37f439c50 .functor OR 1, L_0x7fd37f439a30, L_0x7fd37f4394b0, C4<0>, C4<0>;
L_0x7fd37f439cc0 .functor NOT 1, L_0x7fd37f439b20, C4<0>, C4<0>, C4<0>;
L_0x7fd37f439d30 .functor AND 1, L_0x7fd37f439c50, L_0x7fd37f439cc0, C4<1>, C4<1>;
v0x7fd37f434bd0_0 .net "A", 0 0, L_0x7fd37f439a30;  alias, 1 drivers
v0x7fd37f434c80_0 .net "B", 0 0, L_0x7fd37f4394b0;  alias, 1 drivers
v0x7fd37f434d30_0 .net "CO", 0 0, L_0x7fd37f439b20;  alias, 1 drivers
v0x7fd37f434de0_0 .net "S", 0 0, L_0x7fd37f439d30;  alias, 1 drivers
v0x7fd37f434e70_0 .net *"_s2", 0 0, L_0x7fd37f439c50;  1 drivers
v0x7fd37f434f50_0 .net *"_s4", 0 0, L_0x7fd37f439cc0;  1 drivers
S_0x7fd37f435600 .scope module, "U2" "FULL_ADDER" 2 18, 2 22 0, S_0x7fd37f422d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fd37f43a810 .functor OR 1, L_0x7fd37f43a2b0, L_0x7fd37f43a4b0, C4<0>, C4<0>;
v0x7fd37f436590_0 .net "A", 0 0, L_0x7fd37f43aa00;  1 drivers
v0x7fd37f436630_0 .net "B", 0 0, L_0x7fd37f43aba0;  1 drivers
v0x7fd37f4366e0_0 .net "CI", 0 0, L_0x7fd37f439e80;  alias, 1 drivers
v0x7fd37f4367d0_0 .net "CO", 0 0, L_0x7fd37f43a810;  alias, 1 drivers
v0x7fd37f436860_0 .net "S", 0 0, L_0x7fd37f43a6c0;  1 drivers
v0x7fd37f436930_0 .net "U1_CO", 0 0, L_0x7fd37f43a2b0;  1 drivers
v0x7fd37f4369c0_0 .net "U1_S", 0 0, L_0x7fd37f43a400;  1 drivers
v0x7fd37f436a90_0 .net "U2_CO", 0 0, L_0x7fd37f43a4b0;  1 drivers
S_0x7fd37f435850 .scope module, "U1" "HALF_ADDER" 2 30, 2 37 0, S_0x7fd37f435600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f43a2b0 .functor AND 1, L_0x7fd37f43aa00, L_0x7fd37f43aba0, C4<1>, C4<1>;
L_0x7fd37f43a320 .functor OR 1, L_0x7fd37f43aa00, L_0x7fd37f43aba0, C4<0>, C4<0>;
L_0x7fd37f43a390 .functor NOT 1, L_0x7fd37f43a2b0, C4<0>, C4<0>, C4<0>;
L_0x7fd37f43a400 .functor AND 1, L_0x7fd37f43a320, L_0x7fd37f43a390, C4<1>, C4<1>;
v0x7fd37f435a80_0 .net "A", 0 0, L_0x7fd37f43aa00;  alias, 1 drivers
v0x7fd37f435b30_0 .net "B", 0 0, L_0x7fd37f43aba0;  alias, 1 drivers
v0x7fd37f435bd0_0 .net "CO", 0 0, L_0x7fd37f43a2b0;  alias, 1 drivers
v0x7fd37f435c80_0 .net "S", 0 0, L_0x7fd37f43a400;  alias, 1 drivers
v0x7fd37f435d20_0 .net *"_s2", 0 0, L_0x7fd37f43a320;  1 drivers
v0x7fd37f435e10_0 .net *"_s4", 0 0, L_0x7fd37f43a390;  1 drivers
S_0x7fd37f435f00 .scope module, "U2" "HALF_ADDER" 2 31, 2 37 0, S_0x7fd37f435600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f43a4b0 .functor AND 1, L_0x7fd37f43a400, L_0x7fd37f439e80, C4<1>, C4<1>;
L_0x7fd37f43a5e0 .functor OR 1, L_0x7fd37f43a400, L_0x7fd37f439e80, C4<0>, C4<0>;
L_0x7fd37f43a650 .functor NOT 1, L_0x7fd37f43a4b0, C4<0>, C4<0>, C4<0>;
L_0x7fd37f43a6c0 .functor AND 1, L_0x7fd37f43a5e0, L_0x7fd37f43a650, C4<1>, C4<1>;
v0x7fd37f436120_0 .net "A", 0 0, L_0x7fd37f43a400;  alias, 1 drivers
v0x7fd37f4361d0_0 .net "B", 0 0, L_0x7fd37f439e80;  alias, 1 drivers
v0x7fd37f436280_0 .net "CO", 0 0, L_0x7fd37f43a4b0;  alias, 1 drivers
v0x7fd37f436330_0 .net "S", 0 0, L_0x7fd37f43a6c0;  alias, 1 drivers
v0x7fd37f4363c0_0 .net *"_s2", 0 0, L_0x7fd37f43a5e0;  1 drivers
v0x7fd37f4364a0_0 .net *"_s4", 0 0, L_0x7fd37f43a650;  1 drivers
S_0x7fd37f436b50 .scope module, "U3" "FULL_ADDER" 2 19, 2 22 0, S_0x7fd37f422d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fd37f43b240 .functor OR 1, L_0x7fd37f43ad40, L_0x7fd37f43af00, C4<0>, C4<0>;
v0x7fd37f437ad0_0 .net "A", 0 0, L_0x7fd37f43b3b0;  1 drivers
v0x7fd37f437b70_0 .net "B", 0 0, L_0x7fd37f43b4d0;  1 drivers
v0x7fd37f437c20_0 .net "CI", 0 0, L_0x7fd37f43a810;  alias, 1 drivers
v0x7fd37f437d10_0 .net "CO", 0 0, L_0x7fd37f43b240;  alias, 1 drivers
v0x7fd37f437da0_0 .net "S", 0 0, L_0x7fd37f43b110;  1 drivers
v0x7fd37f437e70_0 .net "U1_CO", 0 0, L_0x7fd37f43ad40;  1 drivers
v0x7fd37f437f00_0 .net "U1_S", 0 0, L_0x7fd37f43ae90;  1 drivers
v0x7fd37f437fd0_0 .net "U2_CO", 0 0, L_0x7fd37f43af00;  1 drivers
S_0x7fd37f436d80 .scope module, "U1" "HALF_ADDER" 2 30, 2 37 0, S_0x7fd37f436b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f43ad40 .functor AND 1, L_0x7fd37f43b3b0, L_0x7fd37f43b4d0, C4<1>, C4<1>;
L_0x7fd37f43adb0 .functor OR 1, L_0x7fd37f43b3b0, L_0x7fd37f43b4d0, C4<0>, C4<0>;
L_0x7fd37f43ae20 .functor NOT 1, L_0x7fd37f43ad40, C4<0>, C4<0>, C4<0>;
L_0x7fd37f43ae90 .functor AND 1, L_0x7fd37f43adb0, L_0x7fd37f43ae20, C4<1>, C4<1>;
v0x7fd37f436fc0_0 .net "A", 0 0, L_0x7fd37f43b3b0;  alias, 1 drivers
v0x7fd37f437070_0 .net "B", 0 0, L_0x7fd37f43b4d0;  alias, 1 drivers
v0x7fd37f437110_0 .net "CO", 0 0, L_0x7fd37f43ad40;  alias, 1 drivers
v0x7fd37f4371c0_0 .net "S", 0 0, L_0x7fd37f43ae90;  alias, 1 drivers
v0x7fd37f437260_0 .net *"_s2", 0 0, L_0x7fd37f43adb0;  1 drivers
v0x7fd37f437350_0 .net *"_s4", 0 0, L_0x7fd37f43ae20;  1 drivers
S_0x7fd37f437440 .scope module, "U2" "HALF_ADDER" 2 31, 2 37 0, S_0x7fd37f436b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "CO"
L_0x7fd37f43af00 .functor AND 1, L_0x7fd37f43ae90, L_0x7fd37f43a810, C4<1>, C4<1>;
L_0x7fd37f43b030 .functor OR 1, L_0x7fd37f43ae90, L_0x7fd37f43a810, C4<0>, C4<0>;
L_0x7fd37f43b0a0 .functor NOT 1, L_0x7fd37f43af00, C4<0>, C4<0>, C4<0>;
L_0x7fd37f43b110 .functor AND 1, L_0x7fd37f43b030, L_0x7fd37f43b0a0, C4<1>, C4<1>;
v0x7fd37f437660_0 .net "A", 0 0, L_0x7fd37f43ae90;  alias, 1 drivers
v0x7fd37f437710_0 .net "B", 0 0, L_0x7fd37f43a810;  alias, 1 drivers
v0x7fd37f4377c0_0 .net "CO", 0 0, L_0x7fd37f43af00;  alias, 1 drivers
v0x7fd37f437870_0 .net "S", 0 0, L_0x7fd37f43b110;  alias, 1 drivers
v0x7fd37f437900_0 .net *"_s2", 0 0, L_0x7fd37f43b030;  1 drivers
v0x7fd37f4379e0_0 .net *"_s4", 0 0, L_0x7fd37f43b0a0;  1 drivers
    .scope S_0x7fd37f423bf0;
T_0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd37f438810_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fd37f4388a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd37f438a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd37f438810_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd37f4388a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd37f438a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd37f438810_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd37f4388a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd37f438a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd37f438810_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd37f4388a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd37f438a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd37f438810_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd37f4388a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd37f438a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd37f438810_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd37f4388a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd37f438a20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fd37f423bf0;
T_1 ;
    %vpi_call 2 65 "$monitor", "a=%b b=%b mode=%d s=%b co=%d", v0x7fd37f438810_0, v0x7fd37f4388a0_0, v0x7fd37f438a20_0, v0x7fd37f438ab0_0, v0x7fd37f438930_0 {0 0 0};
    %vpi_call 2 66 "$dumpfile", "adder4bit_test.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd37f423bf0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "adder4bit.v";
