

================================================================
== Vivado HLS Report for 'sha256_top'
================================================================
* Date:           Mon Mar 11 22:05:35 2013

* Version:        2013.1 (build date: Fri Mar 08 17:28:03 PM 2013)
* Project:        zynqBTC
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.17|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  940|  54160|  941|  54161|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-------+-----+-------+---------+
        |                          |               |   Latency   |   Interval  | Pipeline|
        |         Instance         |     Module    | min |  max  | min |  max  |   Type  |
        +--------------------------+---------------+-----+-------+-----+-------+---------+
        |grp_sha256_final_fu_195   |sha256_final   |  868|   1800|  868|   1800|   none  |
        |grp_sha256_update_fu_210  |sha256_update  |   65|  52353|   65|  52353|   none  |
        +--------------------------+---------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    3533|   4291|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        -|      -|      12|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    3545|   4420|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+------+------+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+---------------+---------+-------+------+------+
    |grp_sha256_final_fu_195   |sha256_final   |        2|      0|  1898|  2334|
    |grp_sha256_update_fu_210  |sha256_update  |        2|      0|  1635|  1957|
    +--------------------------+---------------+---------+-------+------+------+
    |Total                     |               |        4|      0|  3533|  4291|
    +--------------------------+---------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ctx_bitlen_d0         |  32|          3|   32|         96|
    |ctx_datalen           |   7|          2|    7|         14|
    |ctx_in_data_address0  |   6|          2|    6|         12|
    |ctx_in_data_address1  |   6|          2|    6|         12|
    |ctx_in_data_d0        |   8|          2|    8|         16|
    |ctx_state_address0    |   3|          6|    3|         18|
    |ctx_state_address1    |   3|          6|    3|         18|
    |ctx_state_d0          |  32|          6|   32|        192|
    |ctx_state_d1          |  32|          6|   32|        192|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 129|         35|  129|        570|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+-----+-----------+
    |                      Name                      | FF| Bits| Const Bits|
    +------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                       |  3|    3|          0|
    |call_ret_reg_228                                |  7|    7|          0|
    |grp_sha256_final_fu_195_ap_start_ap_start_reg   |  1|    1|          0|
    |grp_sha256_update_fu_210_ap_start_ap_start_reg  |  1|    1|          0|
    +------------------------------------------------+---+-----+-----------+
    |Total                                           | 12|   12|          0|
    +------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------------+-----+-----+--------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |  sha256_top  | return value |
|ap_rst                |  in |    1| ap_ctrl_none |  sha256_top  | return value |
|ctx_in_data_address0  | out |    6|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_ce0       | out |    1|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_we0       | out |    1|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_d0        | out |    8|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_q0        |  in |    8|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_address1  | out |    6|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_ce1       | out |    1|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_we1       | out |    1|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_d1        | out |    8|   ap_memory  |  ctx_in_data |     array    |
|ctx_in_data_q1        |  in |    8|   ap_memory  |  ctx_in_data |     array    |
|ctx_datalen           | out |   32|    ap_vld    |  ctx_datalen |    pointer   |
|ctx_datalen_ap_vld    | out |    1|    ap_vld    |  ctx_datalen |    pointer   |
|ctx_bitlen_address0   | out |    1|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_ce0        | out |    1|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_we0        | out |    1|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_d0         | out |   32|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_q0         |  in |   32|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_address1   | out |    1|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_ce1        | out |    1|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_we1        | out |    1|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_d1         | out |   32|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_bitlen_q1         |  in |   32|   ap_memory  |  ctx_bitlen  |     array    |
|ctx_state_address0    | out |    3|   ap_memory  |   ctx_state  |     array    |
|ctx_state_ce0         | out |    1|   ap_memory  |   ctx_state  |     array    |
|ctx_state_we0         | out |    1|   ap_memory  |   ctx_state  |     array    |
|ctx_state_d0          | out |   32|   ap_memory  |   ctx_state  |     array    |
|ctx_state_q0          |  in |   32|   ap_memory  |   ctx_state  |     array    |
|ctx_state_address1    | out |    3|   ap_memory  |   ctx_state  |     array    |
|ctx_state_ce1         | out |    1|   ap_memory  |   ctx_state  |     array    |
|ctx_state_we1         | out |    1|   ap_memory  |   ctx_state  |     array    |
|ctx_state_d1          | out |   32|   ap_memory  |   ctx_state  |     array    |
|ctx_state_q1          |  in |   32|   ap_memory  |   ctx_state  |     array    |
|data_dout             |  in |    8|    ap_fifo   |     data     |    pointer   |
|data_empty_n          |  in |    1|    ap_fifo   |     data     |    pointer   |
|data_read             | out |    1|    ap_fifo   |     data     |    pointer   |
|hash_address1         | out |    6|   ap_memory  |     hash     |     array    |
|hash_ce1              | out |    1|   ap_memory  |     hash     |     array    |
|hash_we1              | out |    1|   ap_memory  |     hash     |     array    |
|hash_d1               | out |    8|   ap_memory  |     hash     |     array    |
|rst_array             |  in |    1|    ap_none   |   rst_array  |    scalar    |
+----------------------+-----+-----+--------------+--------------+--------------+

