# Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Projects/Verilog/SPI-master/sim/spi-master.mpf
# Loading project spi-master
# Compile of axi_lite_spi_master.v was successful.
# Compile of bench.v was successful.
# Compile of spi_master_recv.v was successful.
# Compile of spi_master_send.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.bench
# vsim -voptargs="+acc" work.bench 
# Start time: 20:54:51 on Nov 30,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.bench(fast)
# Loading work.axi_lite_spi_master(fast)
# Loading work.spi_master_send(fast)
# Loading work.spi_master_recv(fast)
add wave -position insertpoint sim:/bench/axi_lite_spi_master_inst/*
add wave -position insertpoint sim:/bench/axi_lite_spi_master_inst/spi_master_send_inst/*
add wave -position insertpoint sim:/bench/axi_lite_spi_master_inst/spi_master_recv_inst/*
run
# End time: 20:58:30 on Nov 30,2022, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
