{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573437168198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573437168198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 12:52:48 2019 " "Processing started: Mon Nov 11 12:52:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573437168198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573437168198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2Onboard -c part2Onboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2Onboard -c part2Onboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573437168198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573437168389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/part1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file part1/part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsubUnit-Behavior " "Found design unit 2: addsubUnit-Behavior" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dec3to8-Behavior " "Found design unit 3: dec3to8-Behavior" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 regn-Behavior " "Found design unit 4: regn-Behavior" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsubUnit " "Found entity 2: addsubUnit" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "part1/part1.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573437168741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "part2/inst_mem.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/inst_mem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168744 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "part2/inst_mem.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573437168744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/clocker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2/clocker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavior " "Found design unit 1: counter-Behavior" {  } { { "part2/clocker.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/clocker.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168746 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "part2/clocker.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/clocker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573437168746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2/part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Found design unit 1: part2-Behavior" {  } { { "part2/part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168747 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2/part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573437168747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/part2onboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2/part2onboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2Onboard-Behavior " "Found design unit 1: part2Onboard-Behavior" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168749 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2Onboard " "Found entity 1: part2Onboard" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573437168749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2Onboard " "Elaborating entity \"part2Onboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573437168770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:Processor " "Elaborating entity \"part2\" for hierarchy \"part2:Processor\"" {  } { { "part2/part2Onboard.vhd" "Processor" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter part2:Processor\|counter:Counter0 " "Elaborating entity \"counter\" for hierarchy \"part2:Processor\|counter:Counter0\"" {  } { { "part2/part2.vhd" "Counter0" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem part2:Processor\|inst_mem:Memory " "Elaborating entity \"inst_mem\" for hierarchy \"part2:Processor\|inst_mem:Memory\"" {  } { { "part2/part2.vhd" "Memory" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component\"" {  } { { "part2/inst_mem.vhd" "altsyncram_component" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/inst_mem.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component\"" {  } { { "part2/inst_mem.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/inst_mem.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../part2/inis_mem.hex " "Parameter \"init_file\" = \"../part2/inis_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168848 ""}  } { { "part2/inst_mem.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/inst_mem.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573437168848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ek81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ek81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ek81 " "Found entity 1: altsyncram_ek81" {  } { { "db/altsyncram_ek81.tdf" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/db/altsyncram_ek81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573437168901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573437168901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ek81 part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component\|altsyncram_ek81:auto_generated " "Elaborating entity \"altsyncram_ek81\" for hierarchy \"part2:Processor\|inst_mem:Memory\|altsyncram:altsyncram_component\|altsyncram_ek81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "a:/coding/languages/vhdl/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part1 part2:Processor\|part1:Processor " "Elaborating entity \"part1\" for hierarchy \"part2:Processor\|part1:Processor\"" {  } { { "part2/part2.vhd" "Processor" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 part2:Processor\|part1:Processor\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"part2:Processor\|part1:Processor\|dec3to8:decX\"" {  } { { "part1/part1.vhd" "decX" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn part2:Processor\|part1:Processor\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"part2:Processor\|part1:Processor\|regn:reg_0\"" {  } { { "part1/part1.vhd" "reg_0" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsubUnit part2:Processor\|part1:Processor\|addsubUnit:AdderSubstracterUnit " "Elaborating entity \"addsubUnit\" for hierarchy \"part2:Processor\|part1:Processor\|addsubUnit:AdderSubstracterUnit\"" {  } { { "part1/part1.vhd" "AdderSubstracterUnit" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part1/part1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573437168969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573437169704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169704 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573437169760 "|part2Onboard|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573437169760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573437169761 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573437169761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573437169761 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573437169761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573437169761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573437169792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 12:52:49 2019 " "Processing ended: Mon Nov 11 12:52:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573437169792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573437169792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573437169792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573437169792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573437170753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573437170753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 12:52:50 2019 " "Processing started: Mon Nov 11 12:52:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573437170753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573437170753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part2Onboard -c part2Onboard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part2Onboard -c part2Onboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573437170753 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573437170817 ""}
{ "Info" "0" "" "Project  = part2Onboard" {  } {  } 0 0 "Project  = part2Onboard" 0 0 "Fitter" 0 0 1573437170818 ""}
{ "Info" "0" "" "Revision = part2Onboard" {  } {  } 0 0 "Revision = part2Onboard" 0 0 "Fitter" 0 0 1573437170818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573437170895 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "part2Onboard EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design part2Onboard" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1573437170953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573437171103 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_L22 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_L22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171301 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_L21 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_L21" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_M22 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_M22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_V12 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_V12" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_W12 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_W12" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_U12 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_U12" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_U11 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_U11" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_M2 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_M2" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_M1 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_M1" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_R20 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_R20" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_R19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_R19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_U19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_U19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_Y19 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_Y19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_T18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_T18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_V19 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_V19" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_Y18 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_Y18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_U18 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_U18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171303 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_R18 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_R18" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_R17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_R17" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 7 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[2\] PIN_T22 " "Can't place node \"KEY\[2\]\" -- illegal location assignment PIN_T22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_L2 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_L2" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 5 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_R22 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_R22" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_R21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_R21" {  } { { "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/coding/languages/vhdl/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/coding/languages/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "part2/part2Onboard.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/part2/part2Onboard.vhd" 6 0 0 } } { "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/coding/languages/vhdl/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab9/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573437171304 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1573437171365 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1573437171366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 24 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 24 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573437171472 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 12:52:51 2019 " "Processing ended: Mon Nov 11 12:52:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573437171472 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573437171472 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573437171472 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573437171472 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 11 s " "Quartus II Full Compilation was unsuccessful. 26 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573437172044 ""}
