#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Thu Nov  7 17:44:59 2019
# Process ID: 6092
# Current directory: C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.runs/synth_1
# Command line: vivado.exe -log calculator_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator_fpga.tcl
# Log file: C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.runs/synth_1/calculator_fpga.vds
# Journal file: C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calculator_fpga.tcl -notrace
Command: synth_design -top calculator_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 672.871 ; gain = 176.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator_fpga' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/calculator_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit_data_path' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (3#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'small_calculator_dp' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/small_calculator_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (4#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux2.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'small_calculator_dp' (8#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/small_calculator_dp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit_data_path' (9#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (10#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (11#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculator_fpga' (12#1) [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/calculator_fpga.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 737.469 ; gain = 241.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 737.469 ; gain = 241.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 737.469 ; gain = 241.512
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/constrs_1/new/maste.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/constrs_1/new/maste.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/constrs_1/new/maste.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 844.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 844.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 844.461 ; gain = 348.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 844.461 ; gain = 348.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 844.461 ; gain = 348.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v:9]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 844.461 ; gain = 348.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     15 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   9 Input     15 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module control_unit_data_path 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design calculator_fpga has unconnected port clk
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[7]' (FD) to 'cudp/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[8]' (FD) to 'cudp/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[12]' (FD) to 'cudp/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[13]' (FD) to 'cudp/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[9]' (FD) to 'cudp/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[10]' (FD) to 'cudp/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[14]' (FD) to 'cudp/cu/controls_reg[6]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[2]' (FD) to 'cudp/cu/controls_reg[6]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[3]' (FD) to 'cudp/cu/controls_reg[6]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[5]' (FD) to 'cudp/cu/controls_reg[6]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[6]' (FD) to 'cudp/cu/controls_reg[1]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[1]' (FD) to 'cudp/cu/controls_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/cu/controls_reg[0] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin p_0_in with 1st driver pin 'cudp/cs_reg[3]/Q' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin p_0_in with 2nd driver pin 'GND' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net p_0_in is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cs[2] with 1st driver pin 'cudp/cs_reg[2]/Q' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cs[2] with 2nd driver pin 'GND' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net cs[2] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cs[1] with 1st driver pin 'cudp/cs_reg[1]/Q' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cs[1] with 2nd driver pin 'GND' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net cs[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cs[0] with 1st driver pin 'cudp/cs_reg[0]/Q' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cs[0] with 2nd driver pin 'GND' [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net cs[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.srcs/sources_1/new/control_unit_data_path.v:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 844.461 ; gain = 348.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 844.461 ; gain = 348.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 849.719 ; gain = 353.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 849.719 ; gain = 353.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |    10|
|8     |FDRE   |    35|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |    84|
|2     |  CLK_GEN |clk_gen |    56|
|3     |  LED_MUX |led_mux |     8|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 857.266 ; gain = 254.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.266 ; gain = 361.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 872.738 ; gain = 581.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ali/Documents/cmpe_125_lab_7/task_1_ali/task_1_ali.runs/synth_1/calculator_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_fpga_utilization_synth.rpt -pb calculator_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 17:45:38 2019...
