{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2600.0000"
  ],
  "cts__clock__skew__hold": 610.9531,
  "cts__clock__skew__hold__post_repair": 582.0911,
  "cts__clock__skew__hold__pre_repair": 582.0911,
  "cts__clock__skew__setup": 610.9531,
  "cts__clock__skew__setup__post_repair": 582.0911,
  "cts__clock__skew__setup__pre_repair": 582.0911,
  "cts__design__instance__area": 12371.1885,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 10718.0498,
  "cts__design__instance__area__pre_repair": 10718.0498,
  "cts__design__instance__area__stdcell": 12371.1885,
  "cts__design__instance__area__stdcell__post_repair": 10718.0498,
  "cts__design__instance__area__stdcell__pre_repair": 10718.0498,
  "cts__design__instance__count": 18375,
  "cts__design__instance__count__hold_buffer": 433.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 17002,
  "cts__design__instance__count__pre_repair": 17002,
  "cts__design__instance__count__setup_buffer": 940.0,
  "cts__design__instance__count__stdcell": 18375,
  "cts__design__instance__count__stdcell__post_repair": 17002,
  "cts__design__instance__count__stdcell__pre_repair": 17002,
  "cts__design__instance__displacement__max": 16.416,
  "cts__design__instance__displacement__mean": 0.241,
  "cts__design__instance__displacement__total": 4820.1795,
  "cts__design__instance__utilization": 0.2041,
  "cts__design__instance__utilization__post_repair": 0.1768,
  "cts__design__instance__utilization__pre_repair": 0.1768,
  "cts__design__instance__utilization__stdcell": 0.2041,
  "cts__design__instance__utilization__stdcell__post_repair": 0.1768,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.1768,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0035,
  "cts__power__internal__total__post_repair": 0.0033,
  "cts__power__internal__total__pre_repair": 0.0033,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.004,
  "cts__power__switching__total__post_repair": 0.004,
  "cts__power__switching__total__pre_repair": 0.004,
  "cts__power__total": 0.0075,
  "cts__power__total__post_repair": 0.0073,
  "cts__power__total__pre_repair": 0.0073,
  "cts__route__wirelength__estimated": 268408.9065,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.2015,
  "cts__timing__drv__max_cap_limit__post_repair": 0.2042,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.2042,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1716,
  "cts__timing__drv__max_slew_limit__post_repair": 0.1722,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.1722,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -151033.875,
  "cts__timing__setup__tns__pre_repair": -151033.875,
  "cts__timing__setup__ws": 0.05,
  "cts__timing__setup__ws__post_repair": -1212.49,
  "cts__timing__setup__ws__pre_repair": -1212.49,
  "detailedplace__cpu__total": 17.82,
  "detailedplace__design__instance__area": 10656.9307,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 10656.9307,
  "detailedplace__design__instance__count": 16871,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 16871,
  "detailedplace__design__instance__displacement__max": 4.302,
  "detailedplace__design__instance__displacement__mean": 0.297,
  "detailedplace__design__instance__displacement__total": 5493.2685,
  "detailedplace__design__instance__utilization": 0.1758,
  "detailedplace__design__instance__utilization__stdcell": 0.1758,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 330072.0,
  "detailedplace__power__internal__total": 0.0032,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0038,
  "detailedplace__power__total": 0.007,
  "detailedplace__route__wirelength__estimated": 266694.71,
  "detailedplace__runtime__total": "0:18.22",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.2042,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.1723,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -119390.3203,
  "detailedplace__timing__setup__ws": -873.68,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 17459,
  "detailedroute__route__drc_errors__iter:10": 8,
  "detailedroute__route__drc_errors__iter:11": 5,
  "detailedroute__route__drc_errors__iter:12": 3,
  "detailedroute__route__drc_errors__iter:13": 3,
  "detailedroute__route__drc_errors__iter:14": 3,
  "detailedroute__route__drc_errors__iter:15": 1,
  "detailedroute__route__drc_errors__iter:16": 1,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 4,
  "detailedroute__route__drc_errors__iter:19": 0,
  "detailedroute__route__drc_errors__iter:2": 3140,
  "detailedroute__route__drc_errors__iter:3": 2289,
  "detailedroute__route__drc_errors__iter:4": 443,
  "detailedroute__route__drc_errors__iter:5": 200,
  "detailedroute__route__drc_errors__iter:6": 105,
  "detailedroute__route__drc_errors__iter:7": 55,
  "detailedroute__route__drc_errors__iter:8": 36,
  "detailedroute__route__drc_errors__iter:9": 18,
  "detailedroute__route__net": 18634,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 205069,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 205069,
  "detailedroute__route__wirelength": 341490,
  "detailedroute__route__wirelength__iter:1": 343161,
  "detailedroute__route__wirelength__iter:10": 341497,
  "detailedroute__route__wirelength__iter:11": 341495,
  "detailedroute__route__wirelength__iter:12": 341495,
  "detailedroute__route__wirelength__iter:13": 341495,
  "detailedroute__route__wirelength__iter:14": 341495,
  "detailedroute__route__wirelength__iter:15": 341495,
  "detailedroute__route__wirelength__iter:16": 341493,
  "detailedroute__route__wirelength__iter:17": 341493,
  "detailedroute__route__wirelength__iter:18": 341492,
  "detailedroute__route__wirelength__iter:19": 341490,
  "detailedroute__route__wirelength__iter:2": 342192,
  "detailedroute__route__wirelength__iter:3": 341459,
  "detailedroute__route__wirelength__iter:4": 341515,
  "detailedroute__route__wirelength__iter:5": 341516,
  "detailedroute__route__wirelength__iter:6": 341505,
  "detailedroute__route__wirelength__iter:7": 341507,
  "detailedroute__route__wirelength__iter:8": 341501,
  "detailedroute__route__wirelength__iter:9": 341505,
  "finish__clock__skew__hold": 443.5107,
  "finish__clock__skew__setup": 451.3366,
  "finish__cpu__total": 19.59,
  "finish__design__instance__area": 12371.1885,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 12371.1885,
  "finish__design__instance__count": 18375,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 18375,
  "finish__design__instance__utilization": 0.2041,
  "finish__design__instance__utilization__stdcell": 0.2041,
  "finish__design__io": 388,
  "finish__mem__peak": 722052.0,
  "finish__power__internal__total": 0.0037,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0017,
  "finish__power__total": 0.0053,
  "finish__runtime__total": "0:20.74",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9466,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.7818,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 566.25,
  "finish__timing__wns_percent_delay": 26.402872,
  "floorplan__cpu__total": 2.43,
  "floorplan__design__instance__area": 6095.7812,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 6095.7812,
  "floorplan__design__instance__count": 15735,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15735,
  "floorplan__design__instance__utilization": 0.1006,
  "floorplan__design__instance__utilization__stdcell": 0.1006,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 194856.0,
  "floorplan__power__internal__total": 0.0014,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0007,
  "floorplan__power__total": 0.0021,
  "floorplan__runtime__total": "0:02.60",
  "floorplan__timing__setup__tns": -171056.7812,
  "floorplan__timing__setup__ws": -1204.6,
  "globalplace__design__instance__area": 6095.7812,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 6095.7812,
  "globalplace__design__instance__count": 15735,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15735,
  "globalplace__design__instance__utilization": 0.1006,
  "globalplace__design__instance__utilization__stdcell": 0.1006,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0014,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.003,
  "globalplace__power__total": 0.0044,
  "globalplace__timing__setup__tns": -2819397.25,
  "globalplace__timing__setup__ws": -13536.5098,
  "globalroute__clock__skew__hold": 584.317,
  "globalroute__clock__skew__setup": 584.317,
  "globalroute__design__instance__area": 12371.1885,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 12371.1885,
  "globalroute__design__instance__count": 18375,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 18375,
  "globalroute__design__instance__utilization": 0.2041,
  "globalroute__design__instance__utilization__stdcell": 0.2041,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0036,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0043,
  "globalroute__power__total": 0.008,
  "globalroute__timing__clock__slack": -181.057,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.1927,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1625,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -4706.4199,
  "globalroute__timing__setup__ws": -181.06,
  "placeopt__cpu__total": 21.45,
  "placeopt__design__instance__area": 10656.9307,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 6095.7812,
  "placeopt__design__instance__area__stdcell": 10656.9307,
  "placeopt__design__instance__area__stdcell__pre_opt": 6095.7812,
  "placeopt__design__instance__count": 16871,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15735,
  "placeopt__design__instance__count__stdcell": 16871,
  "placeopt__design__instance__count__stdcell__pre_opt": 15735,
  "placeopt__design__instance__utilization": 0.1758,
  "placeopt__design__instance__utilization__pre_opt": 0.1006,
  "placeopt__design__instance__utilization__stdcell": 0.1758,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1006,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 333152.0,
  "placeopt__power__internal__total": 0.0029,
  "placeopt__power__internal__total__pre_opt": 0.0014,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0034,
  "placeopt__power__switching__total__pre_opt": 0.003,
  "placeopt__power__total": 0.0063,
  "placeopt__power__total__pre_opt": 0.0044,
  "placeopt__runtime__total": "0:21.83",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.1976,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.1674,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -122003.6172,
  "placeopt__timing__setup__tns__pre_opt": -2819397.25,
  "placeopt__timing__setup__ws": -860.76,
  "placeopt__timing__setup__ws__pre_opt": -13536.5098,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-10-14 08:46",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5276-g3a9d69752",
  "run__flow__platform": "intel16",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "eb441036665850488ebbc2226e1619cc87955121",
  "run__flow__scripts_commit": "09b386b7086f1a10e11f6e26cebac15e53095626",
  "run__flow__uuid": "2e00021a-b83f-4a5d-859c-669a19a72b99",
  "run__flow__variant": "base",
  "synth__cpu__total": 92.48,
  "synth__design__instance__area__stdcell": 6644.9808,
  "synth__design__instance__count__stdcell": 17657.0,
  "synth__mem__peak": 720100.0,
  "synth__runtime__total": "1:35.87",
  "total_time": "0:02:39.260000"
}