// Seed: 1457248229
module module_0 (
    input  wor  id_0,
    output wire id_1
);
  wire id_3;
  assign module_1.id_0 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input logic id_2,
    output wor id_3,
    input tri1 id_4,
    output tri id_5,
    output tri0 id_6,
    output wor id_7,
    output wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output wire id_12,
    output tri1 id_13,
    input wire id_14,
    output wire id_15,
    input uwire id_16,
    input tri1 id_17,
    output wand id_18
);
  reg  id_20;
  wire id_21;
  wire id_22;
  assign id_13 = id_17;
  module_0 modCall_1 (
      id_14,
      id_6
  );
  assign id_6 = 1'b0;
  assign id_5 = id_14 - 1;
  assign id_5 = id_16;
  always disable id_23;
  initial begin : LABEL_0$display
    ;
  end
  final begin : LABEL_0
    id_20 <= id_2;
  end
  always disable id_24;
  assign id_9 = id_17;
endmodule
