// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the RZ/V2M (R9A09G011GBG) SoC
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */

#include <dt-bindings/clock/r9a09g011gbg-cpg-mssr.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/power/r9a09g011gbg-sysc.h>

/ {
    compatible = "renesas,r9a09g011gbg";
    #address-cells = <2>;
    #size-cells = <2>;


    cpus {
        #address-cells = <1>;
        #size-cells = <0>;

        a53_0: cpu@0 {
            compatible = "arm,cortex-a53", "arm,armv8";
            reg = <0>;
            device_type = "cpu";
            #power-domains = <&sysc R8A774C0_PD_CA53_CPU0>;
            next-level-cache = <&L2_CA53>;
            enable-method = "psci";
            #cooling-cells = <2>;
            dynamic-power-coefficient = <277>;
            cooling-min-level = <0>;
            cooling-max-level = <2>;
            clocks = <&cpg CPG_CORE R8A774C0_CLK_Z2>;
        };

        L2_CA53: cache-controller-0 {
            compatible = "cache";
            power-domains = <&sysc R8A774C0_PD_CA53_SCU>;
            cache-unified;
            cache-level = <2>;
        };
    };

    pmu_a53 { /* Support only for core0 not core1 */
        compatible = "arm,cortex-a53-pmu";
        interrupts-extended = <&gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-affinity = <&a53_0>;
    };

    /* used cpg(clock pulse generator) */
    extal_clk: extal {
        compatible = "fixed-clock";
        #clock-cells = <0>;
        /* This value must be overridden by the board */
        clock-frequency = <0>;
    };
    pclk: pclk@100M {
        #clock-cells = <0>;
        compatible = "fixed-clock";
        clock-frequency = <100000000>;
    };
    sys: sys@100M {
        #clock-cells = <0>;
        compatible = "fixed-clock";
        clock-frequency = <100000000>;
    };
    pwm: pwm@48M {
        #clock-cells = <0>;
        compatible = "fixed-clock";
        clock-frequency = <48000000>;
    };
    wdt_clk: pclk48: clk@48M {
        #clock-cells = <0>;
        compatible = "fixed-clock";
        clock-frequency = <48000000>;
    };
    csi_clk: clk24@24M {
        #clock-cells = <0>;
        compatible = "fixed-clock";
        clock-frequency = <24000000>;
    };

    timclk: timclk@2M {
        #clock-cells = <0>;
        compatible = "fixed-clock";
        clock-frequency = <2000000>;
    };

    timer {
        compatible = "arm,armv8-timer";
        interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
                      <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
                      <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
                      <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
        clock-frequency = <24000000>;
    };

   aliases {
        i2c0 = &i2c0;
        i2c1 = &i2c1;
        i2c2 = &i2c2;
        i2c3 = &i2c3;
    };


    soc: soc {
        compatible = "simple-bus";
        interrupt-parent = <&gic>;
        #address-cells = <2>;
        #size-cells = <2>;
        ranges;
        dma-ranges =<0x1 0x80000000 0x1 0x80000000 0x0 0x80000000>;

       /* used watch dog timer */
       wdt0: watchdog@a4050000 {
              compatible = "renesas,rzv2m-wdt";
              reg = <0 0xa4050000 0 0x80>;
              clocks = <&pclk>,<&wdt_clk>;
              interrupts = <GIC_SPI 043 IRQ_TYPE_LEVEL_HIGH>;
              status = "disabled";
       };
       wdt1: watchdog@a4050080 {
              compatible = "renesas,rzv2m-wdt";
              reg = <0 0xa4050080 0 0x80>;
              clocks = <&pclk>,<&wdt_clk>;
              interrupts = <GIC_SPI 044 IRQ_TYPE_LEVEL_HIGH>;
              status = "disabled";
       };

       pfc: pin-controller@B6250000 {
            compatible = "renesas,pfc-r8arzv2m";
            reg = <0 0xB6250000 0 0x1000>;
            #interrupt-cells = <2>;
            interrupt-controller;
            interrupts =
                <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
                gpio0: gpio0 {
                        #gpio-cells = <2>;
                        gpio-controller;
                        gpio-ranges = <&pfc 0 0 14>;
                };
                gpio1: gpio1 {
                        #gpio-cells = <2>;
                        gpio-controller;
                        gpio-ranges = <&pfc 0 16 16>;
                };
                gpio2: gpio2 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x20 8>;
                };
                gpio3: gpio3 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x30 16>;
                };
                gpio4: gpio4 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x40 8>;
                };
                gpio5: gpio5 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x50 4>;
                };
                gpio6: gpio6 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x60 12>;
                };
                gpio7: gpio7 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x70 6>;
                };
                gpio8: gpio8 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x80 8>;
                };
                gpio9: gpio9 {
                        gpio-controller;
                        #gpio-cells = <2>;
                        gpio-ranges =   <&pfc 0 0x90 8>;
                };
                gpio10: gpio10 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0xA0 9>;
                };
                gpio11: gpio11 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0xB0 9>;
                };
                gpio12: gpio12 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0xC0 4>;
                };
                gpio13: gpio13 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0xD0 12>;
                };
                gpio14: gpio14 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0xE0 8>;
                };
                gpio15: gpio15 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0xF0 16>;
                };
                gpio16: gpio16 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0x100 14>;
                };
                gpio17: gpio17 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0x110 1>;
                };
                gpio20: gpio20 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0x140 3>;
                };
                gpio21: gpio21 {
                    gpio-controller;
                    #gpio-cells = <2>;
                    gpio-ranges =   <&pfc 0 0x150 1>;
                };
       };

       csi0: csi@a4020000 {
            compatible = "renesas,rzv2m-csi";
            reg = <0x00 0xa4020000 0x0 0x80>;
            interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&csi_clk>;
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disabled";
            interval_time = <0x2>;
            tx_trigger_lvl = <0x4>;
            rx_trigger_lvl = <0x4>;
        };
        csi1: csi@a4020080 {
            compatible = "renesas,rzv2m-csi";
            reg = <0x00 0xa4020080 0x0 0x80>;
            interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&csi_clk>;
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disabled";
            interval_time = <0x2>;
            tx_trigger_lvl = <0x4>;
            rx_trigger_lvl = <0x4>;
        };
        csi2: csi@a4020100 {
            compatible = "renesas,rzv2m-csi";
            reg = <0x00 0xa4020100 0x0 0x80>;
            interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&csi_clk>;
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disabled";
            interval_time = <0x2>;
            tx_trigger_lvl = <0x4>;
            rx_trigger_lvl = <0x4>;
        };
        csi3: csi@a4020180 {
            compatible = "renesas,rzv2m-csi";
            reg = <0x00 0xa4020180 0x0 0x80>;
            interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&csi_clk>;
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disabled";
            interval_time = <0x2>;
            tx_trigger_lvl = <0x4>;
            rx_trigger_lvl = <0x4>;
        };
        csi4: csi@a4020200 {
            compatible = "renesas,rzv2m-csi";
            reg = <0x00 0xa4020200 0x0 0x80>;
            interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1512>;
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disabled";
            interval_time = <0x2>;
            tx_trigger_lvl = <0x4>;
            rx_trigger_lvl = <0x4>;
        };
        csi5: csi@a4020280 {
            compatible = "renesas,rzv2m-csi";
            reg = <0x00 0xa4020280 0x0 0x80>;
            interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&csi_clk>;
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disabled";
            interval_time = <0x2>;
            tx_trigger_lvl = <0x4>;
            rx_trigger_lvl = <0x4>;
        };

        cpg: clock-controller@A3500000 {
            compatible = "renesas,r8arzv2m-cpg-mssr";
            reg = <0 0xA3500000 0 0x1000>;
            clocks = <&extal_clk>;
            clock-names = "extal";
            #clock-cells = <2>;
            #power-domain-cells = <0>;
            #reset-cells = <1>;
        };

        sysc: system-controller@A3F03000 {
            compatible = "renesas,r8arzv2m-sysc";
            reg = <0 0xA3F03000 0 0x01>;
            #power-domain-cells = <1>;
        };

        i2c0: i2c@a4030000 {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "renesas,rzv2m-i2c";
            reg = <0 0xa4030000 0 0x80>;
            interrupts = <GIC_SPI 232 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 236 IRQ_TYPE_EDGE_RISING>;
            clocks = <&cpg CPG_MOD 912>;
            i2c-scl-internal-delay-ns = <110>;
            i2c-scl-falling-time-ns = <200>;
            i2c-scl-rising-time-ns = <200>;
            status = "disabled";
        };

        i2c1: i2c@a4030080 {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "renesas,rzv2m-i2c";
            reg = <0 0xa4030080 0 0x80>;
            interrupts = <GIC_SPI 233 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 237 IRQ_TYPE_EDGE_RISING>;
            clocks = <&cpg CPG_MOD 912>;
            i2c-scl-internal-delay-ns = <110>;
            i2c-scl-falling-time-ns = <200>;
            i2c-scl-rising-time-ns = <200>;
            status = "disabled";
        };

        i2c2: i2c@a4030100 {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "renesas,rzv2m-i2c";
            reg = <0 0xa4030100 0 0x80>;
            interrupts = <GIC_SPI 234 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 238 IRQ_TYPE_EDGE_RISING>;
            clocks = <&cpg CPG_MOD 1012>;
            i2c-scl-internal-delay-ns = <110>;
            i2c-scl-falling-time-ns = <200>;
            i2c-scl-rising-time-ns = <200>;
            status = "disabled";
        };

        i2c3: i2c@a4030180 {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "renesas,rzv2m-i2c";
            reg = <0 0xa4030180 0 0x80>;
            interrupts = <GIC_SPI 235 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 239 IRQ_TYPE_EDGE_RISING>;
            clocks = <&cpg CPG_MOD 1012>;
            i2c-scl-internal-delay-ns = <110>;
            i2c-scl-falling-time-ns = <200>;
            i2c-scl-rising-time-ns = <200>;
            status = "disabled";
        };

        xhci0: usb@85060000 {
            compatible = "renesas,xhci-r8a774c0",
                     "renesas,rzv2m-xhci";
            reg = <0 0x85060000 0 0x2000>;
            interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>;
            clocks =  <&cpg CPG_MOD 405>;
            status = "disabled";
        };

        usb3_peri0: usb@85070000 {
            compatible = "renesas,rzv2m-usb3-peri";
            reg = <0 0x85070000 0 0x1000>;
            interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
            interrupt-names = "drd_int", "axi_int_all_p";
            clocks =  <&cpg CPG_MOD 405>;
            status = "disabled";
        };

        sdhi0: sd@85000000 {    /* used sh card boot */
            compatible = "renesas,rzv2m-sdhi";
            reg = <0 0x85000000 0 0x2000>;
            interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 301>;
            max-frequency = <200000000>;
            vmmc-supply = <&vcc_sdhi0>;
            bus-width = <4>;
            sd-uhs-sdr50;
            sd-uhs-sdr104;
            status = "disable";
        };

        eMM: sd@85020000 {
            compatible = "renesas,rzv2m-sdhi";
            reg = <0 0x85020000 0 0x2000>;
            interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 309>;
            max-frequency = <200000000>;
            vmmc-supply = <&reg_3p3v>;
            vqmmc-supply = <&reg_1p8v>;
            bus-width = <8>;
            non-removable;
            mmc-hs200-1_8v;
            status = "disable";
        };

        gic: interrupt-controller@82000000 {
            compatible = "arm,gic-400";
            #interrupt-cells = <3>;
            #address-cells = <0>;
            interrupt-controller;
            reg = <0x0 0x82010000 0 0x1000>,
                  <0x0 0x82020000 0 0x20000>,
                  <0x0 0x82040000 0 0x20000>,
                  <0x0 0x82060000 0 0x20000>;
            interrupts = <GIC_PPI 9
                    (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
            clock-names = "clk";
            power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;
            resets = <&cpg 408>;
        };

        uart0: serial@a4040000 {
            compatible = "renesas,rzv2m-16750", "ns16750";
            reg = <0x00 0xA4040000 0x00 0x80>;
            interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>;
            clock-frequency = <48000000>;
            reg-shift = <2>;
            reg-io-width = <4>;
            status = "disabled";
        };

        uart1: serial@a4040080 {
            compatible = "renesas,rzv2m-16750", "ns16750";
            reg = <0x00 0xA4040080 0x00 0x80>;
            interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
            clock-frequency = <48000000>;
            reg-shift = <2>;
            reg-io-width = <4>;
            status = "disabled";
        };


        avb: ethernet@a3300000 {
            compatible = "renesas,etheravb-r8arzv2m",
                     "renesas,etheravb-rcar-gen3";
            reg = <0 0xa3300000 0 0x800>;
            interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH
                     GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH
                     GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH
                     GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH
                     GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>;
            interrupt-names = "ch0", "ch1", "ch2", "ch3",
                      "ch4", "ch5", "ch6", "ch7",
                      "ch8", "ch9", "ch10", "ch11",
                      "ch12", "ch13", "ch14", "ch15",
                      "ch16", "ch17", "ch18", "ch19",
                      "ch20", "ch21", "ch22", "ch23",
                      "ch24";
            clocks = <&cpg CPG_MOD 408>;
            renesas,no-ether-link;
            phy-handle = <&phy0>;
            phy-mode = "rgmii";
            #address-cells = <1>;
            #size-cells = <0>;
            status = "disable";

            phy0: ethernet-phy@0 {
                rxc-skew-ps = <1500>;
                reg = <0>;
            };
        };
        tim0: timer@a4000000 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000000 0 0x80>;
            interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };

        tim1: timer@a4000080 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000080 0 0x80>;
            interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };

        tim2: timer@a4000100 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000100 0 0x80>;
            interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim3: timer@a4000180 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000180 0 0x80>;
            interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim4: timer@a4000200 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000200 0 0x80>;
            interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim5: timer@a4000280 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000280 0 0x80>;
            interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim6: timer@a4000300 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000300 0 0x80>;
            interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim7: timer@a4000380 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000380 0 0x80>;
            interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim8: timer@a4000400 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000400 0 0x80>;
            interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1005>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim9: timer@a4000480 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000480 0 0x80>;
            interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1006>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim10: timer@a4000500 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000500 0 0x80>;
            interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1006>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim11: timer@a4000580 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000580 0 0x80>;
            interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1007>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim12: timer@a4000600 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000600 0 0x80>;
            interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1008>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim13: timer@a4000680 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000680 0 0x80>;
            interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1009>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim14: timer@a4000700 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000700 0 0x80>;
            interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1010>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim15: timer@a4000780 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000780 0 0x80>;
            interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1011>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim16: timer@a4000800 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000800 0 0x80>;
            interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1104>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim17: timer@a4000880 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000880 0 0x80>;
            interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1105>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim18: timer@a4000900 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000900 0 0x80>;
            interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1106>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim19: timer@a4000980 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000980 0 0x80>;
            interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1107>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim20: timer@a4000a00 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000a00 0 0x80>;
            interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1108>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim21: timer@a4000a80 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000a80 0 0x80>;
            interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1109>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim22: timer@a4000b00 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000b00 0 0x80>;
            interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1110>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim23: timer@a4000b80 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000b80 0 0x80>;
            interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1111>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim24: timer@a4000c00 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000c00 0 0x80>;
            interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim25: timer@a4000c80 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000c80 0 0x80>;
            interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim26: timer@a4000d00 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000d00 0 0x80>;
            interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim27: timer@a4000d80 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000d80 0 0x80>;
            interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };
        tim28: timer@a4000e00 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000e00 0 0x80>;
            interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };

        tim29: timer@a4000e80 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000e80 0 0x80>;
            interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };


        tim30: timer@a4000f00 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000f00 0 0x80>;
            interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };

        tim31: timer@a4000f80 {
            compatible =  "renesas,tim-rzv2m";
            reg = <0 0xa4000f80 0 0x80>;
            interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&timclk>;
            clock-names = "timclk";
            status = "disabled";
        };

        pwm0: pwm@a4010000 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010000 0 0x80>;
            interrupts = <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm1: pwm@a4010080 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010080 0 0x80>;
            interrupts = <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm2: pwm@a4010100 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010100 0 0x80>;
            interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm3: pwm@a4010180 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010180 0 0x80>;
            interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm4: pwm@a4010200 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010200 0 0x80>;
            interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm5: pwm@a4010280 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010280 0 0x80>;
            interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm6: pwm@a4010300 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010300 0 0x80>;
            interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm7: pwm@a4010380 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010380 0 0x80>;
            interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&sys>, <&pwm>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm8: pwm@a4010400 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010400 0 0x80>;
            interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1404>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm9: pwm@a4010480 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010480 0 0x80>;
            interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1405>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm10: pwm@a4010500 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010500 0 0x80>;
            interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1406>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm11: pwm@a4010580 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010580 0 0x80>;
            interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1407>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm12: pwm@a4010600 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010600 0 0x80>;
            interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1408>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm13: pwm@a4010680 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010680 0 0x80>;
            interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1409>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm14: pwm@a4010700 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010700 0 0x80>;
            interrupts = <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1410>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };

        pwm15: pwm@a4010780 {
            compatible = "renesas,pwm-r8arzv2m-rzv2m", "renesas,pwm-v2m";
            reg = <0 0xa4010780 0 0x80>;
            interrupts = <GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH>;
            clocks = <&cpg CPG_MOD 1400>, <&cpg CPG_MOD 1411>;
            clock-names = "sys", "pwm";
            #pwm-cells = <2>;
            status = "disabled";
        };
    };
};
