# Reading pref.tcl
# do lab05_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/engn1640/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:44 on Mar 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 22:20:45 on Mar 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:45 on Mar 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 22:20:45 on Mar 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:45 on Mar 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:20:45 on Mar 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:45 on Mar 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:20:45 on Mar 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:45 on Mar 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 22:20:45 on Mar 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:46 on Mar 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 22:20:46 on Mar 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:16 on Mar 13,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v 
# -- Compiling module lab5_tb
# 
# Top level modules:
# 	lab5_tb
# End time: 22:21:17 on Mar 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.lab5_tb
# vsim -gui -l msim_transcript work.lab5_tb 
# Start time: 22:21:27 on Mar 13,2021
# Loading work.lab5_tb
# Loading work.lab05
# Loading work.imm_gen
# Loading work.control_unit
# Loading work.reg_file
# Loading work.alu_control
# Loading work.alu
add wave -position insertpoint  \
sim:/lab5_tb/CLOCK_50 \
sim:/lab5_tb/instr \
sim:/lab5_tb/Y \
sim:/lab5_tb/rd1 \
sim:/lab5_tb/rd2 \
sim:/lab5_tb/out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gohar  Hostname: DESKTOP-LGI5C03  ProcessID: 1928
#           Attempting to use alternate WLF file "./wlftdt4rhn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdt4rhn
run -all
#                  100 instr=00000093 Y=00000000
#                  200 instr=01000113 Y=00000010
#                  300 instr=06400193 Y=00000064
#                  400 instr=00800213 Y=00000008
#                  500 instr=002082b3 Y=00000010
#                  600 instr=00418333 Y=0000006c
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v(42)
#    Time: 600 ns  Iteration: 0  Instance: /lab5_tb
# Break in Module lab5_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v line 42
# End time: 22:22:04 on Mar 13,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
