<stg><name>writeSamplesToRAM</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples_buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples_buffer_out, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="64">
<![CDATA[
:2 %sample_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="64">
<![CDATA[
:3 %sample_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %sample_sample_V_addr_1 = getelementptr i12 %sample_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sample_sample_V_addr_2 = getelementptr i12 %sample_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %sample_sample_V_addr_3 = getelementptr i12 %sample_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sample_sample_V_addr_4 = getelementptr i12 %sample_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %sample_sample_V_addr_5 = getelementptr i12 %sample_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sample_sample_V_addr_6 = getelementptr i12 %sample_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %sample_sample_V_addr_7 = getelementptr i12 %sample_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sample_sample_V_addr_8 = getelementptr i12 %sample_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %sample_sample_V_addr_9 = getelementptr i12 %sample_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sample_sample_V_addr_10 = getelementptr i12 %sample_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %sample_sample_V_addr_11 = getelementptr i12 %sample_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sample_sample_V_addr_12 = getelementptr i12 %sample_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %sample_timestamp_V_addr_1 = getelementptr i20 %sample_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sample_timestamp_V_addr_2 = getelementptr i20 %sample_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %sample_timestamp_V_addr_3 = getelementptr i20 %sample_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sample_timestamp_V_addr_4 = getelementptr i20 %sample_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %sample_timestamp_V_addr_5 = getelementptr i20 %sample_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sample_timestamp_V_addr_6 = getelementptr i20 %sample_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %sample_timestamp_V_addr_7 = getelementptr i20 %sample_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sample_timestamp_V_addr_8 = getelementptr i20 %sample_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %sample_timestamp_V_addr_9 = getelementptr i20 %sample_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sample_timestamp_V_addr_10 = getelementptr i20 %sample_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %sample_timestamp_V_addr_11 = getelementptr i20 %sample_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sample_timestamp_V_addr_12 = getelementptr i20 %sample_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
:28 %sliding_window_front_ptr_load = load i5 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
:29 %sliding_window_front_ptr_load_cast = sext i5 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5">
<![CDATA[
:30 %sliding_window_back_ptr_load = load i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:31 %br_ln154 = br void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %idx = phi i10 %add_ln158, void, i10 0, void

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i = phi i5 %i_1, void, i5 9, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
:2 %sext_ln154 = sext i5 %i

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln154 = br i1 %tmp, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:1 %sub_i = sub i6 %sliding_window_front_ptr_load_cast, i6 %sext_ln154

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="6">
<![CDATA[
.split3:2 %empty = trunc i6 %sub_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:3 %cmp_i = icmp_slt  i6 %sub_i, i6 54

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split3:4 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %sub_i, i32 5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split3:5 %add_i = add i4 %empty, i4 10

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="5">
<![CDATA[
.split3:6 %trunc_ln161 = trunc i5 %sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split3:7 %empty_127 = select i1 %tmp_1, i4 %add_i, i4 %empty

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split3:8 %empty_128 = select i1 %cmp_i, i4 %trunc_ln161, i4 %empty_127

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split3:9 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_128, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
.split3:10 %zext_ln158 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split3:11 %br_ln158 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0">
<![CDATA[
:0 %ret_ln177 = ret

]]></Node>
<StgValue><ssdm name="ret_ln177"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:0 %idx_1 = phi i10 %add_ln158_2, void, i10 %idx, void %.split3

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:1 %j = phi i4 %add_ln158_1, void, i4 0, void %.split3

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:2 %add_ln158_1 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:3 %zext_ln161 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:4 %add_ln161 = add i8 %zext_ln158, i8 %zext_ln161

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:5 %zext_ln161_1 = zext i8 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="8">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:6 %trunc_ln161_1 = trunc i8 %add_ln161

]]></Node>
<StgValue><ssdm name="trunc_ln161_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:7 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln161_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:8 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln161, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:9 %sub_ln161 = sub i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:10 %zext_ln161_2 = zext i10 %sub_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:11 %add_ln161_1 = add i10 %sub_ln161, i10 11

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:12 %zext_ln161_3 = zext i10 %add_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:13 %sliding_window_buffer_samples_sample_V_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:14 %add_ln161_2 = add i10 %sub_ln161, i10 10

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:15 %zext_ln161_4 = zext i10 %add_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:16 %sliding_window_buffer_samples_sample_V_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:17 %add_ln161_3 = add i10 %sub_ln161, i10 9

]]></Node>
<StgValue><ssdm name="add_ln161_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:18 %zext_ln161_5 = zext i10 %add_ln161_3

]]></Node>
<StgValue><ssdm name="zext_ln161_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:19 %sliding_window_buffer_samples_sample_V_addr_2 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:20 %add_ln161_4 = add i10 %sub_ln161, i10 8

]]></Node>
<StgValue><ssdm name="add_ln161_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:21 %zext_ln161_6 = zext i10 %add_ln161_4

]]></Node>
<StgValue><ssdm name="zext_ln161_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:22 %sliding_window_buffer_samples_sample_V_addr_3 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:23 %add_ln161_5 = add i10 %sub_ln161, i10 7

]]></Node>
<StgValue><ssdm name="add_ln161_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:24 %zext_ln161_7 = zext i10 %add_ln161_5

]]></Node>
<StgValue><ssdm name="zext_ln161_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:25 %sliding_window_buffer_samples_sample_V_addr_4 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:26 %add_ln161_6 = add i10 %sub_ln161, i10 6

]]></Node>
<StgValue><ssdm name="add_ln161_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:27 %zext_ln161_8 = zext i10 %add_ln161_6

]]></Node>
<StgValue><ssdm name="zext_ln161_8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:28 %sliding_window_buffer_samples_sample_V_addr_5 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:29 %add_ln161_7 = add i10 %sub_ln161, i10 5

]]></Node>
<StgValue><ssdm name="add_ln161_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:30 %zext_ln161_9 = zext i10 %add_ln161_7

]]></Node>
<StgValue><ssdm name="zext_ln161_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:31 %sliding_window_buffer_samples_sample_V_addr_6 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:32 %add_ln161_8 = add i10 %sub_ln161, i10 4

]]></Node>
<StgValue><ssdm name="add_ln161_8"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:33 %zext_ln161_10 = zext i10 %add_ln161_8

]]></Node>
<StgValue><ssdm name="zext_ln161_10"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:34 %sliding_window_buffer_samples_sample_V_addr_7 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_7"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:35 %or_ln161 = or i10 %sub_ln161, i10 3

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:36 %zext_ln161_11 = zext i10 %or_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_11"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:37 %sliding_window_buffer_samples_sample_V_addr_8 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_8"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:38 %or_ln161_1 = or i10 %sub_ln161, i10 2

]]></Node>
<StgValue><ssdm name="or_ln161_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:39 %zext_ln161_12 = zext i10 %or_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_12"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:40 %sliding_window_buffer_samples_sample_V_addr_9 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_9"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:41 %or_ln161_2 = or i10 %sub_ln161, i10 1

]]></Node>
<StgValue><ssdm name="or_ln161_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:42 %zext_ln161_13 = zext i10 %or_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_13"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:43 %sliding_window_buffer_samples_sample_V_addr_10 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_10"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:44 %sliding_window_buffer_samples_sample_V_addr_11 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_11"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:45 %sliding_window_buffer_samples_timestamp_V_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:46 %sliding_window_buffer_samples_timestamp_V_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:47 %sliding_window_buffer_samples_timestamp_V_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:48 %sliding_window_buffer_samples_timestamp_V_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:49 %sliding_window_buffer_samples_timestamp_V_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:50 %sliding_window_buffer_samples_timestamp_V_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:51 %sliding_window_buffer_samples_timestamp_V_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:52 %sliding_window_buffer_samples_timestamp_V_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:53 %sliding_window_buffer_samples_timestamp_V_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:54 %sliding_window_buffer_samples_timestamp_V_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:55 %sliding_window_buffer_samples_timestamp_V_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:56 %sliding_window_buffer_samples_timestamp_V_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:57 %icmp_ln158 = icmp_eq  i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:58 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:59 %br_ln158 = br i1 %icmp_ln158, void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:11 %sliding_window_buffer_samples_timestamp_V_1_load = load i7 %sliding_window_buffer_samples_timestamp_V_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:12 %sliding_window_buffer_samples_timestamp_V_0_load = load i7 %sliding_window_buffer_samples_timestamp_V_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:13 %sliding_window_buffer_samples_sample_V_load = load i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:14 %sliding_window_buffer_samples_sample_V_load_1 = load i10 %sliding_window_buffer_samples_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln158 = add i10 %idx, i10 96

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %i_1 = add i5 %i, i5 31

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:9 %sliding_window_buffer_samples_timestamp_V_3_load = load i7 %sliding_window_buffer_samples_timestamp_V_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:10 %sliding_window_buffer_samples_timestamp_V_2_load = load i7 %sliding_window_buffer_samples_timestamp_V_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:11 %sliding_window_buffer_samples_timestamp_V_1_load = load i7 %sliding_window_buffer_samples_timestamp_V_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:12 %sliding_window_buffer_samples_timestamp_V_0_load = load i7 %sliding_window_buffer_samples_timestamp_V_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:13 %sliding_window_buffer_samples_sample_V_load = load i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:14 %sliding_window_buffer_samples_sample_V_load_1 = load i10 %sliding_window_buffer_samples_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:15 %sliding_window_buffer_samples_sample_V_load_2 = load i10 %sliding_window_buffer_samples_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:16 %sliding_window_buffer_samples_sample_V_load_3 = load i10 %sliding_window_buffer_samples_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:35 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_1, i4 %sample_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:36 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load, i4 %sample_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:37 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_0_load, i4 %sample_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:38 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_1_load, i4 %sample_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:7 %sliding_window_buffer_samples_timestamp_V_5_load = load i7 %sliding_window_buffer_samples_timestamp_V_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:8 %sliding_window_buffer_samples_timestamp_V_4_load = load i7 %sliding_window_buffer_samples_timestamp_V_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:9 %sliding_window_buffer_samples_timestamp_V_3_load = load i7 %sliding_window_buffer_samples_timestamp_V_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:10 %sliding_window_buffer_samples_timestamp_V_2_load = load i7 %sliding_window_buffer_samples_timestamp_V_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:15 %sliding_window_buffer_samples_sample_V_load_2 = load i10 %sliding_window_buffer_samples_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:16 %sliding_window_buffer_samples_sample_V_load_3 = load i10 %sliding_window_buffer_samples_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:17 %sliding_window_buffer_samples_sample_V_load_4 = load i10 %sliding_window_buffer_samples_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_4"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:18 %sliding_window_buffer_samples_sample_V_load_5 = load i10 %sliding_window_buffer_samples_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:33 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_3, i4 %sample_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:34 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_2, i4 %sample_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:39 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_2_load, i4 %sample_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:40 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_3_load, i4 %sample_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:5 %sliding_window_buffer_samples_timestamp_V_7_load = load i7 %sliding_window_buffer_samples_timestamp_V_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:6 %sliding_window_buffer_samples_timestamp_V_6_load = load i7 %sliding_window_buffer_samples_timestamp_V_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:7 %sliding_window_buffer_samples_timestamp_V_5_load = load i7 %sliding_window_buffer_samples_timestamp_V_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:8 %sliding_window_buffer_samples_timestamp_V_4_load = load i7 %sliding_window_buffer_samples_timestamp_V_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:17 %sliding_window_buffer_samples_sample_V_load_4 = load i10 %sliding_window_buffer_samples_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_4"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:18 %sliding_window_buffer_samples_sample_V_load_5 = load i10 %sliding_window_buffer_samples_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_5"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:19 %sliding_window_buffer_samples_sample_V_load_6 = load i10 %sliding_window_buffer_samples_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_6"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:20 %sliding_window_buffer_samples_sample_V_load_7 = load i10 %sliding_window_buffer_samples_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_7"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:31 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_5, i4 %sample_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:32 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_4, i4 %sample_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:41 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_4_load, i4 %sample_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:42 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_5_load, i4 %sample_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:3 %sliding_window_buffer_samples_timestamp_V_9_load = load i7 %sliding_window_buffer_samples_timestamp_V_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_load"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:4 %sliding_window_buffer_samples_timestamp_V_8_load = load i7 %sliding_window_buffer_samples_timestamp_V_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_load"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:5 %sliding_window_buffer_samples_timestamp_V_7_load = load i7 %sliding_window_buffer_samples_timestamp_V_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_load"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:6 %sliding_window_buffer_samples_timestamp_V_6_load = load i7 %sliding_window_buffer_samples_timestamp_V_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_load"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:19 %sliding_window_buffer_samples_sample_V_load_6 = load i10 %sliding_window_buffer_samples_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_6"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:20 %sliding_window_buffer_samples_sample_V_load_7 = load i10 %sliding_window_buffer_samples_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_7"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:21 %sliding_window_buffer_samples_sample_V_load_8 = load i10 %sliding_window_buffer_samples_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_8"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:22 %sliding_window_buffer_samples_sample_V_load_9 = load i10 %sliding_window_buffer_samples_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_9"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:29 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_7, i4 %sample_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:30 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_6, i4 %sample_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:43 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_6_load, i4 %sample_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:44 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_7_load, i4 %sample_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:1 %sliding_window_buffer_samples_timestamp_V_11_load = load i7 %sliding_window_buffer_samples_timestamp_V_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_load"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:2 %sliding_window_buffer_samples_timestamp_V_10_load = load i7 %sliding_window_buffer_samples_timestamp_V_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_load"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:3 %sliding_window_buffer_samples_timestamp_V_9_load = load i7 %sliding_window_buffer_samples_timestamp_V_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_load"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:4 %sliding_window_buffer_samples_timestamp_V_8_load = load i7 %sliding_window_buffer_samples_timestamp_V_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_load"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:21 %sliding_window_buffer_samples_sample_V_load_8 = load i10 %sliding_window_buffer_samples_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_8"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:22 %sliding_window_buffer_samples_sample_V_load_9 = load i10 %sliding_window_buffer_samples_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_9"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:23 %sliding_window_buffer_samples_sample_V_load_10 = load i10 %sliding_window_buffer_samples_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_10"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:24 %sliding_window_buffer_samples_sample_V_load_11 = load i10 %sliding_window_buffer_samples_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_11"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:27 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_9, i4 %sample_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:28 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_8, i4 %sample_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:45 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_8_load, i4 %sample_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:46 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_9_load, i4 %sample_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:0 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:1 %sliding_window_buffer_samples_timestamp_V_11_load = load i7 %sliding_window_buffer_samples_timestamp_V_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_load"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:2 %sliding_window_buffer_samples_timestamp_V_10_load = load i7 %sliding_window_buffer_samples_timestamp_V_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_load"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:23 %sliding_window_buffer_samples_sample_V_load_10 = load i10 %sliding_window_buffer_samples_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_10"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:24 %sliding_window_buffer_samples_sample_V_load_11 = load i10 %sliding_window_buffer_samples_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_11"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:25 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_11, i4 %sample_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:26 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_10, i4 %sample_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:47 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_10_load, i4 %sample_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:48 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_11_load, i4 %sample_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:49 %br_ln164 = br void

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %idx_2 = phi i10 %add_ln172, void %.split, i10 %idx_1, void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %k = phi i4 %add_ln164, void %.split, i4 0, void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln164 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="4">
<![CDATA[
:3 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln164 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln164 = br i1 %icmp_ln164, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %sample_timestamp_V_addr = getelementptr i20 %sample_timestamp_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %sample_sample_V_addr = getelementptr i12 %sample_sample_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.split:5 %item = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %timestamp_V, i12 %data_V

]]></Node>
<StgValue><ssdm name="item"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:6 %add_ln172 = add i10 %idx_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="10">
<![CDATA[
.split:7 %zext_ln172 = zext i10 %add_ln172

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %samples_buffer_out_addr = getelementptr i32 %samples_buffer_out, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="samples_buffer_out_addr"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:9 %store_ln172 = store i32 %item, i10 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.split:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln158_2 = add i10 %idx_1, i10 12

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
