Warning (10268): Verilog HDL information at FIFO.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v Line: 22
Warning (10268): Verilog HDL information at transmitter.v(60): always construct contains both blocking and non-blocking assignments File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v Line: 60
Warning (10268): Verilog HDL information at reciever.v(65): always construct contains both blocking and non-blocking assignments File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v Line: 65
