INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Thu Apr 20 09:44:41 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.06 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.27 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/heapsort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/heapsort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_parallel -name=merge_sort_parallel 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/merge_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/merge_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_parallel -name=merge_sort_parallel 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/merge_sort.c:121:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.12 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:75:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (sort_seperate_bucket/merge_sort.c:119:68)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/merge_sort.c:130:26)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:121:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 4 sort_seperate_bucket/merge_sort.c 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file sort_seperate_bucket/merge_sort.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_parallel -name=merge_sort_parallel 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_2.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_2.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_parallel -name=merge_sort_parallel 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_separate_bucket_parallel.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_separate_bucket_parallel.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_parallel -name=merge_sort_parallel 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/sort_top.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/sort_top.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_parallel -name=merge_sort_parallel 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.err.log 
Command       ap_eval done; 0.18 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.7 seconds. CPU system time: 3.34 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.076 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.57 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.57 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=merge_sort_parallel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=merge_sort_parallel -reflow-float-conversion -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.96 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.97 sec.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=merge_sort_parallel 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=merge_sort_parallel -mllvm -hls-db-dir -mllvm /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.19 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (sort_seperate_bucket/merge_sort.c:83:19) in function 'merge_sort_parallel' completely with a factor of 22 (sort_seperate_bucket/merge_sort.c:74:0)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (sort_seperate_bucket/merge_sort.c:77:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.97 seconds. CPU system time: 1.1 seconds. Elapsed time: 5.08 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top merge_sort_parallel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.0.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.081 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc to /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'merge_sort_parallel' (sort_seperate_bucket/merge_sort.c:74:1), detected/extracted 24 process function(s): 
	 'merge_arrays.1.1'
	 'merge_arrays.2'
	 'merge_arrays.3'
	 'merge_arrays.4'
	 'merge_arrays.5'
	 'merge_arrays.6'
	 'merge_arrays.7'
	 'merge_arrays.8'
	 'merge_arrays.9'
	 'merge_arrays.10'
	 'merge_arrays.11'
	 'merge_arrays.12'
	 'merge_arrays.13'
	 'merge_arrays.14'
	 'merge_arrays.15'
	 'merge_arrays.16'
	 'merge_arrays.17'
	 'merge_arrays.18'
	 'merge_arrays.19'
	 'merge_arrays.20'
	 'merge_arrays.21'
	 'merge_arrays.22'
	 'merge_arrays.23'
	 'merge_arrays.1.2'.
Command         transform done; 0.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.23'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.22'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.21'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.20'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.19'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.18'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.17'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.16'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.15'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.14'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.13'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.12'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.1'... converting 3 basic blocks.
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.105 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.326 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.99 sec.
Command     elaborate done; 12.12 sec.
Execute     ap_eval exec zip -j /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_parallel' ...
Execute       ap_set_top_model merge_sort_parallel 
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.1' to 'merge_arrays_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.2' to 'merge_arrays_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.3' to 'merge_arrays_3'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.4' to 'merge_arrays_4'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.5' to 'merge_arrays_5'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.6' to 'merge_arrays_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.7' to 'merge_arrays_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.8' to 'merge_arrays_8'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.9' to 'merge_arrays_9'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.10' to 'merge_arrays_10'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.11' to 'merge_arrays_11'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.12' to 'merge_arrays_12'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.13' to 'merge_arrays_13'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.14' to 'merge_arrays_14'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.15' to 'merge_arrays_15'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.16' to 'merge_arrays_16'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.17' to 'merge_arrays_17'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.18' to 'merge_arrays_18'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.19' to 'merge_arrays_19'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.20' to 'merge_arrays_20'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.21' to 'merge_arrays_21'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.22' to 'merge_arrays_22'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.23' to 'merge_arrays_23'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.2' to 'merge_arrays_1_2'.
Execute       get_model_list merge_sort_parallel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model merge_sort_parallel 
Execute       preproc_iomode -model merge_arrays.1.2 
Execute       preproc_iomode -model merge_arrays.23 
Execute       preproc_iomode -model merge_arrays.22 
Execute       preproc_iomode -model merge_arrays.21 
Execute       preproc_iomode -model merge_arrays.20 
Execute       preproc_iomode -model merge_arrays.19 
Execute       preproc_iomode -model merge_arrays.18 
Execute       preproc_iomode -model merge_arrays.17 
Execute       preproc_iomode -model merge_arrays.16 
Execute       preproc_iomode -model merge_arrays.15 
Execute       preproc_iomode -model merge_arrays.14 
Execute       preproc_iomode -model merge_arrays.13 
Execute       preproc_iomode -model merge_arrays.12 
Execute       preproc_iomode -model merge_arrays.11 
Execute       preproc_iomode -model merge_arrays.10 
Execute       preproc_iomode -model merge_arrays.9 
Execute       preproc_iomode -model merge_arrays.8 
Execute       preproc_iomode -model merge_arrays.7 
Execute       preproc_iomode -model merge_arrays.6 
Execute       preproc_iomode -model merge_arrays.5 
Execute       preproc_iomode -model merge_arrays.4 
Execute       preproc_iomode -model merge_arrays.3 
Execute       preproc_iomode -model merge_arrays.2 
Execute       preproc_iomode -model merge_arrays.1.1 
Execute       get_model_list merge_sort_parallel -filter all-wo-channel 
INFO-FLOW: Model list for configure: merge_arrays.1.1 merge_arrays.2 merge_arrays.3 merge_arrays.4 merge_arrays.5 merge_arrays.6 merge_arrays.7 merge_arrays.8 merge_arrays.9 merge_arrays.10 merge_arrays.11 merge_arrays.12 merge_arrays.13 merge_arrays.14 merge_arrays.15 merge_arrays.16 merge_arrays.17 merge_arrays.18 merge_arrays.19 merge_arrays.20 merge_arrays.21 merge_arrays.22 merge_arrays.23 merge_arrays.1.2 merge_sort_parallel
INFO-FLOW: Configuring Module : merge_arrays.1.1 ...
Execute       set_default_model merge_arrays.1.1 
Execute       apply_spec_resource_limit merge_arrays.1.1 
INFO-FLOW: Configuring Module : merge_arrays.2 ...
Execute       set_default_model merge_arrays.2 
Execute       apply_spec_resource_limit merge_arrays.2 
INFO-FLOW: Configuring Module : merge_arrays.3 ...
Execute       set_default_model merge_arrays.3 
Execute       apply_spec_resource_limit merge_arrays.3 
INFO-FLOW: Configuring Module : merge_arrays.4 ...
Execute       set_default_model merge_arrays.4 
Execute       apply_spec_resource_limit merge_arrays.4 
INFO-FLOW: Configuring Module : merge_arrays.5 ...
Execute       set_default_model merge_arrays.5 
Execute       apply_spec_resource_limit merge_arrays.5 
INFO-FLOW: Configuring Module : merge_arrays.6 ...
Execute       set_default_model merge_arrays.6 
Execute       apply_spec_resource_limit merge_arrays.6 
INFO-FLOW: Configuring Module : merge_arrays.7 ...
Execute       set_default_model merge_arrays.7 
Execute       apply_spec_resource_limit merge_arrays.7 
INFO-FLOW: Configuring Module : merge_arrays.8 ...
Execute       set_default_model merge_arrays.8 
Execute       apply_spec_resource_limit merge_arrays.8 
INFO-FLOW: Configuring Module : merge_arrays.9 ...
Execute       set_default_model merge_arrays.9 
Execute       apply_spec_resource_limit merge_arrays.9 
INFO-FLOW: Configuring Module : merge_arrays.10 ...
Execute       set_default_model merge_arrays.10 
Execute       apply_spec_resource_limit merge_arrays.10 
INFO-FLOW: Configuring Module : merge_arrays.11 ...
Execute       set_default_model merge_arrays.11 
Execute       apply_spec_resource_limit merge_arrays.11 
INFO-FLOW: Configuring Module : merge_arrays.12 ...
Execute       set_default_model merge_arrays.12 
Execute       apply_spec_resource_limit merge_arrays.12 
INFO-FLOW: Configuring Module : merge_arrays.13 ...
Execute       set_default_model merge_arrays.13 
Execute       apply_spec_resource_limit merge_arrays.13 
INFO-FLOW: Configuring Module : merge_arrays.14 ...
Execute       set_default_model merge_arrays.14 
Execute       apply_spec_resource_limit merge_arrays.14 
INFO-FLOW: Configuring Module : merge_arrays.15 ...
Execute       set_default_model merge_arrays.15 
Execute       apply_spec_resource_limit merge_arrays.15 
INFO-FLOW: Configuring Module : merge_arrays.16 ...
Execute       set_default_model merge_arrays.16 
Execute       apply_spec_resource_limit merge_arrays.16 
INFO-FLOW: Configuring Module : merge_arrays.17 ...
Execute       set_default_model merge_arrays.17 
Execute       apply_spec_resource_limit merge_arrays.17 
INFO-FLOW: Configuring Module : merge_arrays.18 ...
Execute       set_default_model merge_arrays.18 
Execute       apply_spec_resource_limit merge_arrays.18 
INFO-FLOW: Configuring Module : merge_arrays.19 ...
Execute       set_default_model merge_arrays.19 
Execute       apply_spec_resource_limit merge_arrays.19 
INFO-FLOW: Configuring Module : merge_arrays.20 ...
Execute       set_default_model merge_arrays.20 
Execute       apply_spec_resource_limit merge_arrays.20 
INFO-FLOW: Configuring Module : merge_arrays.21 ...
Execute       set_default_model merge_arrays.21 
Execute       apply_spec_resource_limit merge_arrays.21 
INFO-FLOW: Configuring Module : merge_arrays.22 ...
Execute       set_default_model merge_arrays.22 
Execute       apply_spec_resource_limit merge_arrays.22 
INFO-FLOW: Configuring Module : merge_arrays.23 ...
Execute       set_default_model merge_arrays.23 
Execute       apply_spec_resource_limit merge_arrays.23 
INFO-FLOW: Configuring Module : merge_arrays.1.2 ...
Execute       set_default_model merge_arrays.1.2 
Execute       apply_spec_resource_limit merge_arrays.1.2 
INFO-FLOW: Configuring Module : merge_sort_parallel ...
Execute       set_default_model merge_sort_parallel 
Execute       apply_spec_resource_limit merge_sort_parallel 
INFO-FLOW: Model list for preprocess: merge_arrays.1.1 merge_arrays.2 merge_arrays.3 merge_arrays.4 merge_arrays.5 merge_arrays.6 merge_arrays.7 merge_arrays.8 merge_arrays.9 merge_arrays.10 merge_arrays.11 merge_arrays.12 merge_arrays.13 merge_arrays.14 merge_arrays.15 merge_arrays.16 merge_arrays.17 merge_arrays.18 merge_arrays.19 merge_arrays.20 merge_arrays.21 merge_arrays.22 merge_arrays.23 merge_arrays.1.2 merge_sort_parallel
INFO-FLOW: Preprocessing Module: merge_arrays.1.1 ...
Execute       set_default_model merge_arrays.1.1 
Execute       cdfg_preprocess -model merge_arrays.1.1 
Execute       rtl_gen_preprocess merge_arrays.1.1 
INFO-FLOW: Preprocessing Module: merge_arrays.2 ...
Execute       set_default_model merge_arrays.2 
Execute       cdfg_preprocess -model merge_arrays.2 
Execute       rtl_gen_preprocess merge_arrays.2 
INFO-FLOW: Preprocessing Module: merge_arrays.3 ...
Execute       set_default_model merge_arrays.3 
Execute       cdfg_preprocess -model merge_arrays.3 
Execute       rtl_gen_preprocess merge_arrays.3 
INFO-FLOW: Preprocessing Module: merge_arrays.4 ...
Execute       set_default_model merge_arrays.4 
Execute       cdfg_preprocess -model merge_arrays.4 
Execute       rtl_gen_preprocess merge_arrays.4 
INFO-FLOW: Preprocessing Module: merge_arrays.5 ...
Execute       set_default_model merge_arrays.5 
Execute       cdfg_preprocess -model merge_arrays.5 
Execute       rtl_gen_preprocess merge_arrays.5 
INFO-FLOW: Preprocessing Module: merge_arrays.6 ...
Execute       set_default_model merge_arrays.6 
Execute       cdfg_preprocess -model merge_arrays.6 
Execute       rtl_gen_preprocess merge_arrays.6 
INFO-FLOW: Preprocessing Module: merge_arrays.7 ...
Execute       set_default_model merge_arrays.7 
Execute       cdfg_preprocess -model merge_arrays.7 
Execute       rtl_gen_preprocess merge_arrays.7 
INFO-FLOW: Preprocessing Module: merge_arrays.8 ...
Execute       set_default_model merge_arrays.8 
Execute       cdfg_preprocess -model merge_arrays.8 
Execute       rtl_gen_preprocess merge_arrays.8 
INFO-FLOW: Preprocessing Module: merge_arrays.9 ...
Execute       set_default_model merge_arrays.9 
Execute       cdfg_preprocess -model merge_arrays.9 
Execute       rtl_gen_preprocess merge_arrays.9 
INFO-FLOW: Preprocessing Module: merge_arrays.10 ...
Execute       set_default_model merge_arrays.10 
Execute       cdfg_preprocess -model merge_arrays.10 
Execute       rtl_gen_preprocess merge_arrays.10 
INFO-FLOW: Preprocessing Module: merge_arrays.11 ...
Execute       set_default_model merge_arrays.11 
Execute       cdfg_preprocess -model merge_arrays.11 
Execute       rtl_gen_preprocess merge_arrays.11 
INFO-FLOW: Preprocessing Module: merge_arrays.12 ...
Execute       set_default_model merge_arrays.12 
Execute       cdfg_preprocess -model merge_arrays.12 
Execute       rtl_gen_preprocess merge_arrays.12 
INFO-FLOW: Preprocessing Module: merge_arrays.13 ...
Execute       set_default_model merge_arrays.13 
Execute       cdfg_preprocess -model merge_arrays.13 
Execute       rtl_gen_preprocess merge_arrays.13 
INFO-FLOW: Preprocessing Module: merge_arrays.14 ...
Execute       set_default_model merge_arrays.14 
Execute       cdfg_preprocess -model merge_arrays.14 
Execute       rtl_gen_preprocess merge_arrays.14 
INFO-FLOW: Preprocessing Module: merge_arrays.15 ...
Execute       set_default_model merge_arrays.15 
Execute       cdfg_preprocess -model merge_arrays.15 
Execute       rtl_gen_preprocess merge_arrays.15 
INFO-FLOW: Preprocessing Module: merge_arrays.16 ...
Execute       set_default_model merge_arrays.16 
Execute       cdfg_preprocess -model merge_arrays.16 
Execute       rtl_gen_preprocess merge_arrays.16 
INFO-FLOW: Preprocessing Module: merge_arrays.17 ...
Execute       set_default_model merge_arrays.17 
Execute       cdfg_preprocess -model merge_arrays.17 
Execute       rtl_gen_preprocess merge_arrays.17 
INFO-FLOW: Preprocessing Module: merge_arrays.18 ...
Execute       set_default_model merge_arrays.18 
Execute       cdfg_preprocess -model merge_arrays.18 
Execute       rtl_gen_preprocess merge_arrays.18 
INFO-FLOW: Preprocessing Module: merge_arrays.19 ...
Execute       set_default_model merge_arrays.19 
Execute       cdfg_preprocess -model merge_arrays.19 
Execute       rtl_gen_preprocess merge_arrays.19 
INFO-FLOW: Preprocessing Module: merge_arrays.20 ...
Execute       set_default_model merge_arrays.20 
Execute       cdfg_preprocess -model merge_arrays.20 
Execute       rtl_gen_preprocess merge_arrays.20 
INFO-FLOW: Preprocessing Module: merge_arrays.21 ...
Execute       set_default_model merge_arrays.21 
Execute       cdfg_preprocess -model merge_arrays.21 
Execute       rtl_gen_preprocess merge_arrays.21 
INFO-FLOW: Preprocessing Module: merge_arrays.22 ...
Execute       set_default_model merge_arrays.22 
Execute       cdfg_preprocess -model merge_arrays.22 
Execute       rtl_gen_preprocess merge_arrays.22 
INFO-FLOW: Preprocessing Module: merge_arrays.23 ...
Execute       set_default_model merge_arrays.23 
Execute       cdfg_preprocess -model merge_arrays.23 
Execute       rtl_gen_preprocess merge_arrays.23 
INFO-FLOW: Preprocessing Module: merge_arrays.1.2 ...
Execute       set_default_model merge_arrays.1.2 
Execute       cdfg_preprocess -model merge_arrays.1.2 
Execute       rtl_gen_preprocess merge_arrays.1.2 
INFO-FLOW: Preprocessing Module: merge_sort_parallel ...
Execute       set_default_model merge_sort_parallel 
Execute       cdfg_preprocess -model merge_sort_parallel 
Execute       rtl_gen_preprocess merge_sort_parallel 
INFO-FLOW: Model list for synthesis: merge_arrays.1.1 merge_arrays.2 merge_arrays.3 merge_arrays.4 merge_arrays.5 merge_arrays.6 merge_arrays.7 merge_arrays.8 merge_arrays.9 merge_arrays.10 merge_arrays.11 merge_arrays.12 merge_arrays.13 merge_arrays.14 merge_arrays.15 merge_arrays.16 merge_arrays.17 merge_arrays.18 merge_arrays.19 merge_arrays.20 merge_arrays.21 merge_arrays.22 merge_arrays.23 merge_arrays.1.2 merge_sort_parallel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.1.1 
Execute       schedule -model merge_arrays.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.328 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.1.1.
Execute       set_default_model merge_arrays.1.1 
Execute       bind -model merge_arrays.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.328 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.2 
Execute       schedule -model merge_arrays.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.2.
Execute       set_default_model merge_arrays.2 
Execute       bind -model merge_arrays.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.3 
Execute       schedule -model merge_arrays.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.3.
Execute       set_default_model merge_arrays.3 
Execute       bind -model merge_arrays.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.4 
Execute       schedule -model merge_arrays.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.4.
Execute       set_default_model merge_arrays.4 
Execute       bind -model merge_arrays.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.5 
Execute       schedule -model merge_arrays.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.5.
Execute       set_default_model merge_arrays.5 
Execute       bind -model merge_arrays.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.6 
Execute       schedule -model merge_arrays.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.6.
Execute       set_default_model merge_arrays.6 
Execute       bind -model merge_arrays.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.7 
Execute       schedule -model merge_arrays.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.332 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.7.
Execute       set_default_model merge_arrays.7 
Execute       bind -model merge_arrays.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.332 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.8 
Execute       schedule -model merge_arrays.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.332 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.8.
Execute       set_default_model merge_arrays.8 
Execute       bind -model merge_arrays.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.332 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.9 
Execute       schedule -model merge_arrays.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.9.
Execute       set_default_model merge_arrays.9 
Execute       bind -model merge_arrays.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.10 
Execute       schedule -model merge_arrays.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.10.
Execute       set_default_model merge_arrays.10 
Execute       bind -model merge_arrays.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.11 
Execute       schedule -model merge_arrays.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.11.
Execute       set_default_model merge_arrays.11 
Execute       bind -model merge_arrays.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.12 
Execute       schedule -model merge_arrays.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.12.
Execute       set_default_model merge_arrays.12 
Execute       bind -model merge_arrays.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.13 
Execute       schedule -model merge_arrays.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.13.
Execute       set_default_model merge_arrays.13 
Execute       bind -model merge_arrays.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.14 
Execute       schedule -model merge_arrays.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.14.
Execute       set_default_model merge_arrays.14 
Execute       bind -model merge_arrays.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.15 
Execute       schedule -model merge_arrays.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.15.
Execute       set_default_model merge_arrays.15 
Execute       bind -model merge_arrays.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.16 
Execute       schedule -model merge_arrays.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.16.
Execute       set_default_model merge_arrays.16 
Execute       bind -model merge_arrays.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.17 
Execute       schedule -model merge_arrays.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.17.
Execute       set_default_model merge_arrays.17 
Execute       bind -model merge_arrays.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.18 
Execute       schedule -model merge_arrays.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.18.
Execute       set_default_model merge_arrays.18 
Execute       bind -model merge_arrays.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.19 
Execute       schedule -model merge_arrays.19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.19.
Execute       set_default_model merge_arrays.19 
Execute       bind -model merge_arrays.19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.20 
Execute       schedule -model merge_arrays.20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.20.
Execute       set_default_model merge_arrays.20 
Execute       bind -model merge_arrays.20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.21 
Execute       schedule -model merge_arrays.21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.21.
Execute       set_default_model merge_arrays.21 
Execute       bind -model merge_arrays.21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.22 
Execute       schedule -model merge_arrays.22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.340 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.22.
Execute       set_default_model merge_arrays.22 
Execute       bind -model merge_arrays.22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.340 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.23 
Execute       schedule -model merge_arrays.23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.23.
Execute       set_default_model merge_arrays.23 
Execute       bind -model merge_arrays.23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_arrays.1.2 
Execute       schedule -model merge_arrays.1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling merge_arrays.1.2.
Execute       set_default_model merge_arrays.1.2 
Execute       bind -model merge_arrays.1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.bind.adb -f 
INFO-FLOW: Finish binding merge_arrays.1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_parallel 
Execute       schedule -model merge_sort_parallel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_parallel.
Execute       set_default_model merge_sort_parallel 
Execute       bind -model merge_sort_parallel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.43 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_parallel.
Execute       get_model_list merge_sort_parallel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess merge_arrays.1.1 
Execute       rtl_gen_preprocess merge_arrays.2 
Execute       rtl_gen_preprocess merge_arrays.3 
Execute       rtl_gen_preprocess merge_arrays.4 
Execute       rtl_gen_preprocess merge_arrays.5 
Execute       rtl_gen_preprocess merge_arrays.6 
Execute       rtl_gen_preprocess merge_arrays.7 
Execute       rtl_gen_preprocess merge_arrays.8 
Execute       rtl_gen_preprocess merge_arrays.9 
Execute       rtl_gen_preprocess merge_arrays.10 
Execute       rtl_gen_preprocess merge_arrays.11 
Execute       rtl_gen_preprocess merge_arrays.12 
Execute       rtl_gen_preprocess merge_arrays.13 
Execute       rtl_gen_preprocess merge_arrays.14 
Execute       rtl_gen_preprocess merge_arrays.15 
Execute       rtl_gen_preprocess merge_arrays.16 
Execute       rtl_gen_preprocess merge_arrays.17 
Execute       rtl_gen_preprocess merge_arrays.18 
Execute       rtl_gen_preprocess merge_arrays.19 
Execute       rtl_gen_preprocess merge_arrays.20 
Execute       rtl_gen_preprocess merge_arrays.21 
Execute       rtl_gen_preprocess merge_arrays.22 
Execute       rtl_gen_preprocess merge_arrays.23 
Execute       rtl_gen_preprocess merge_arrays.1.2 
Execute       rtl_gen_preprocess merge_sort_parallel 
INFO-FLOW: Model list for RTL generation: merge_arrays.1.1 merge_arrays.2 merge_arrays.3 merge_arrays.4 merge_arrays.5 merge_arrays.6 merge_arrays.7 merge_arrays.8 merge_arrays.9 merge_arrays.10 merge_arrays.11 merge_arrays.12 merge_arrays.13 merge_arrays.14 merge_arrays.15 merge_arrays.16 merge_arrays.17 merge_arrays.18 merge_arrays.19 merge_arrays.20 merge_arrays.21 merge_arrays.22 merge_arrays.23 merge_arrays.1.2 merge_sort_parallel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.1.1 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1_1' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.342 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.1.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_1_1 
Execute       gen_rtl merge_arrays.1.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_1_1 
Execute       syn_report -csynth -model merge_arrays.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_1_1_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.1.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.adb 
Execute       db_write -model merge_arrays.1.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.1.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.2 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.344 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_2 
Execute       gen_rtl merge_arrays.2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_2 
Execute       syn_report -csynth -model merge_arrays.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_2_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.adb 
Execute       db_write -model merge_arrays.2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.3 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_3' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.345 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_3 
Execute       gen_rtl merge_arrays.3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_3 
Execute       syn_report -csynth -model merge_arrays.3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_3_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.adb 
Execute       db_write -model merge_arrays.3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.4 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_4' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.347 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.4 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_4 
Execute       gen_rtl merge_arrays.4 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_4 
Execute       syn_report -csynth -model merge_arrays.4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_4_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.4 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.4 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.adb 
Execute       db_write -model merge_arrays.4 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.4 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.5 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_5' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.349 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.5 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_5 
Execute       gen_rtl merge_arrays.5 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_5 
Execute       syn_report -csynth -model merge_arrays.5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_5_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_arrays.5 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.adb 
Execute       db_write -model merge_arrays.5 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.5 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.6 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_6' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.351 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.6 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_6 
Execute       gen_rtl merge_arrays.6 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_6 
Execute       syn_report -csynth -model merge_arrays.6 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.6 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_6_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.6 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.6 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.adb 
Execute       db_write -model merge_arrays.6 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.6 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.7 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_7' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.353 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.7 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_7 
Execute       gen_rtl merge_arrays.7 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_7 
Execute       syn_report -csynth -model merge_arrays.7 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.7 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_7_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.7 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.7 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.adb 
Execute       db_write -model merge_arrays.7 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.7 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.8 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_8' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.354 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.8 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_8 
Execute       gen_rtl merge_arrays.8 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_8 
Execute       syn_report -csynth -model merge_arrays.8 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.8 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_8_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.8 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_arrays.8 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.adb 
Execute       db_write -model merge_arrays.8 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.8 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.9 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_9' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.356 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.9 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_9 
Execute       gen_rtl merge_arrays.9 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_9 
Execute       syn_report -csynth -model merge_arrays.9 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.9 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_9_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.9 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model merge_arrays.9 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.adb 
Execute       db_write -model merge_arrays.9 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.9 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.10 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_10' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.358 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.10 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_10 
Execute       gen_rtl merge_arrays.10 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_10 
Execute       syn_report -csynth -model merge_arrays.10 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.10 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_10_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.10 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.10 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.adb 
Execute       db_write -model merge_arrays.10 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.10 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.11 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_11' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.360 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.11 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_11 
Execute       gen_rtl merge_arrays.11 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_11 
Execute       syn_report -csynth -model merge_arrays.11 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.11 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_11_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.11 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_arrays.11 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.adb 
Execute       db_write -model merge_arrays.11 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.11 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.12 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_12' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.362 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.12 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_12 
Execute       gen_rtl merge_arrays.12 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_12 
Execute       syn_report -csynth -model merge_arrays.12 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.12 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_12_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.12 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.12 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.adb 
Execute       db_write -model merge_arrays.12 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.12 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.13 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_13' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.364 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.13 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_13 
Execute       gen_rtl merge_arrays.13 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_13 
Execute       syn_report -csynth -model merge_arrays.13 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.13 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_13_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.13 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.13 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.adb 
Execute       db_write -model merge_arrays.13 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.13 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.14 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_14' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.365 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.14 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_14 
Execute       gen_rtl merge_arrays.14 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_14 
Execute       syn_report -csynth -model merge_arrays.14 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.14 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_14_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.14 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.14 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.adb 
Execute       db_write -model merge_arrays.14 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.14 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.15 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_15' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.367 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.15 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_15 
Execute       gen_rtl merge_arrays.15 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_15 
Execute       syn_report -csynth -model merge_arrays.15 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.15 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_15_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.15 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.15 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.adb 
Execute       db_write -model merge_arrays.15 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.15 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.16 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_16' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.369 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.16 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_16 
Execute       gen_rtl merge_arrays.16 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_16 
Execute       syn_report -csynth -model merge_arrays.16 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.16 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_16_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.16 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model merge_arrays.16 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.adb 
Execute       db_write -model merge_arrays.16 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.16 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.17 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_17' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.371 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.17 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_17 
Execute       gen_rtl merge_arrays.17 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_17 
Execute       syn_report -csynth -model merge_arrays.17 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.17 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_17_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.17 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.17 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.adb 
Execute       db_write -model merge_arrays.17 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.17 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.18 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_18' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.373 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.18 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_18 
Execute       gen_rtl merge_arrays.18 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_18 
Execute       syn_report -csynth -model merge_arrays.18 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.18 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_18_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.18 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model merge_arrays.18 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.adb 
Execute       db_write -model merge_arrays.18 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.18 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.19 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_19' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.374 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.19 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_19 
Execute       gen_rtl merge_arrays.19 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_19 
Execute       syn_report -csynth -model merge_arrays.19 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.19 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_19_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.19 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.19 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.adb 
Execute       db_write -model merge_arrays.19 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.19 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.20 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_20' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.376 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.20 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_20 
Execute       gen_rtl merge_arrays.20 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_20 
Execute       syn_report -csynth -model merge_arrays.20 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.20 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_20_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.20 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.20 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.adb 
Execute       db_write -model merge_arrays.20 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.20 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.21 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_21' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.378 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.21 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_21 
Execute       gen_rtl merge_arrays.21 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_21 
Execute       syn_report -csynth -model merge_arrays.21 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.21 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_21_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.21 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.21 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.adb 
Execute       db_write -model merge_arrays.21 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.21 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.22 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_22' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.380 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.22 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_22 
Execute       gen_rtl merge_arrays.22 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_22 
Execute       syn_report -csynth -model merge_arrays.22 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.22 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_22_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.22 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model merge_arrays.22 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.adb 
Execute       db_write -model merge_arrays.22 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.22 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.23 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_23' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.382 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.23 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_23 
Execute       gen_rtl merge_arrays.23 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_23 
Execute       syn_report -csynth -model merge_arrays.23 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.23 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_23_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.23 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.23 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.adb 
Execute       db_write -model merge_arrays.23 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.23 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_arrays.1.2 -top_prefix merge_sort_parallel_ -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.383 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_arrays.1.2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel_merge_arrays_1_2 
Execute       gen_rtl merge_arrays.1.2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel_merge_arrays_1_2 
Execute       syn_report -csynth -model merge_arrays.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_1_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_arrays.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_arrays_1_2_csynth.xml 
Execute       syn_report -verbosereport -model merge_arrays.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model merge_arrays.1.2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.adb 
Execute       db_write -model merge_arrays.1.2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_arrays.1.2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_parallel -top_prefix  -sub_prefix merge_sort_parallel_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_parallel/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_parallel/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'merge_sort_parallel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_parallel'.
INFO: [HLS 200-740] Implementing PIPO merge_sort_parallel_temp_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore' using auto RAMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.388 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_parallel -istop -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_parallel 
Command       gen_rtl done; 0.27 sec.
Execute       gen_rtl merge_sort_parallel -istop -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_parallel 
Command       gen_rtl done; 0.13 sec.
Execute       syn_report -csynth -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_parallel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_parallel_csynth.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.6 sec.
Execute       db_write -model merge_sort_parallel -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model merge_sort_parallel -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info merge_sort_parallel -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel 
Execute       export_constraint_db -f -tool general -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.constraint.tcl 
Execute       syn_report -designview -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.design.xml 
Command       syn_report done; 1.57 sec.
Execute       syn_report -csynthDesign -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model merge_sort_parallel -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.protoinst 
Execute       sc_get_clocks merge_sort_parallel 
Execute       sc_get_portdomain merge_sort_parallel 
INFO-FLOW: Model list for RTL component generation: merge_arrays.1.1 merge_arrays.2 merge_arrays.3 merge_arrays.4 merge_arrays.5 merge_arrays.6 merge_arrays.7 merge_arrays.8 merge_arrays.9 merge_arrays.10 merge_arrays.11 merge_arrays.12 merge_arrays.13 merge_arrays.14 merge_arrays.15 merge_arrays.16 merge_arrays.17 merge_arrays.18 merge_arrays.19 merge_arrays.20 merge_arrays.21 merge_arrays.22 merge_arrays.23 merge_arrays.1.2 merge_sort_parallel
INFO-FLOW: Handling components in module [merge_arrays_1_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_4] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_5] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_6] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_7] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_8] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_9] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_10] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_11] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_12] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_13] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_14] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_15] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_16] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_17] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_18] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_19] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_20] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_21] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_22] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_23] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_arrays_1_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_flow_control_loop_pipe.
INFO-FLOW: Append model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_parallel] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.compgen.tcl 
INFO-FLOW: Found component merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component merge_sort_parallel_temp_RAM_AUTO_1R1W.
INFO-FLOW: Append model merge_sort_parallel_temp_RAM_AUTO_1R1W
INFO-FLOW: Append model merge_arrays_1_1
INFO-FLOW: Append model merge_arrays_2
INFO-FLOW: Append model merge_arrays_3
INFO-FLOW: Append model merge_arrays_4
INFO-FLOW: Append model merge_arrays_5
INFO-FLOW: Append model merge_arrays_6
INFO-FLOW: Append model merge_arrays_7
INFO-FLOW: Append model merge_arrays_8
INFO-FLOW: Append model merge_arrays_9
INFO-FLOW: Append model merge_arrays_10
INFO-FLOW: Append model merge_arrays_11
INFO-FLOW: Append model merge_arrays_12
INFO-FLOW: Append model merge_arrays_13
INFO-FLOW: Append model merge_arrays_14
INFO-FLOW: Append model merge_arrays_15
INFO-FLOW: Append model merge_arrays_16
INFO-FLOW: Append model merge_arrays_17
INFO-FLOW: Append model merge_arrays_18
INFO-FLOW: Append model merge_arrays_19
INFO-FLOW: Append model merge_arrays_20
INFO-FLOW: Append model merge_arrays_21
INFO-FLOW: Append model merge_arrays_22
INFO-FLOW: Append model merge_arrays_23
INFO-FLOW: Append model merge_arrays_1_2
INFO-FLOW: Append model merge_sort_parallel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_flow_control_loop_pipe merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore merge_sort_parallel_temp_RAM_AUTO_1R1W merge_arrays_1_1 merge_arrays_2 merge_arrays_3 merge_arrays_4 merge_arrays_5 merge_arrays_6 merge_arrays_7 merge_arrays_8 merge_arrays_9 merge_arrays_10 merge_arrays_11 merge_arrays_12 merge_arrays_13 merge_arrays_14 merge_arrays_15 merge_arrays_16 merge_arrays_17 merge_arrays_18 merge_arrays_19 merge_arrays_20 merge_arrays_21 merge_arrays_22 merge_arrays_23 merge_arrays_1_2 merge_sort_parallel
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_flow_control_loop_pipe
INFO-FLOW: To file: write model merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model merge_sort_parallel_temp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model merge_arrays_1_1
INFO-FLOW: To file: write model merge_arrays_2
INFO-FLOW: To file: write model merge_arrays_3
INFO-FLOW: To file: write model merge_arrays_4
INFO-FLOW: To file: write model merge_arrays_5
INFO-FLOW: To file: write model merge_arrays_6
INFO-FLOW: To file: write model merge_arrays_7
INFO-FLOW: To file: write model merge_arrays_8
INFO-FLOW: To file: write model merge_arrays_9
INFO-FLOW: To file: write model merge_arrays_10
INFO-FLOW: To file: write model merge_arrays_11
INFO-FLOW: To file: write model merge_arrays_12
INFO-FLOW: To file: write model merge_arrays_13
INFO-FLOW: To file: write model merge_arrays_14
INFO-FLOW: To file: write model merge_arrays_15
INFO-FLOW: To file: write model merge_arrays_16
INFO-FLOW: To file: write model merge_arrays_17
INFO-FLOW: To file: write model merge_arrays_18
INFO-FLOW: To file: write model merge_arrays_19
INFO-FLOW: To file: write model merge_arrays_20
INFO-FLOW: To file: write model merge_arrays_21
INFO-FLOW: To file: write model merge_arrays_22
INFO-FLOW: To file: write model merge_arrays_23
INFO-FLOW: To file: write model merge_arrays_1_2
INFO-FLOW: To file: write model merge_sort_parallel
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vhdl' dstVlogDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vlog' tclDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db' modelList='merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore
merge_sort_parallel_temp_RAM_AUTO_1R1W
merge_arrays_1_1
merge_arrays_2
merge_arrays_3
merge_arrays_4
merge_arrays_5
merge_arrays_6
merge_arrays_7
merge_arrays_8
merge_arrays_9
merge_arrays_10
merge_arrays_11
merge_arrays_12
merge_arrays_13
merge_arrays_14
merge_arrays_15
merge_arrays_16
merge_arrays_17
merge_arrays_18
merge_arrays_19
merge_arrays_20
merge_arrays_21
merge_arrays_22
merge_arrays_23
merge_arrays_1_2
merge_sort_parallel
' expOnly='0'
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.37 seconds; current allocated memory: 1.392 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='merge_sort_parallel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_flow_control_loop_pipe
merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore
merge_sort_parallel_temp_RAM_AUTO_1R1W
merge_arrays_1_1
merge_arrays_2
merge_arrays_3
merge_arrays_4
merge_arrays_5
merge_arrays_6
merge_arrays_7
merge_arrays_8
merge_arrays_9
merge_arrays_10
merge_arrays_11
merge_arrays_12
merge_arrays_13
merge_arrays_14
merge_arrays_15
merge_arrays_16
merge_arrays_17
merge_arrays_18
merge_arrays_19
merge_arrays_20
merge_arrays_21
merge_arrays_22
merge_arrays_23
merge_arrays_1_2
merge_sort_parallel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.rtl_wrap.cfg.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.compgen.dataonly.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_4.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_5.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_6.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_7.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_8.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_9.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_10.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_11.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_12.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_13.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_14.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_15.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_16.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_17.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_18.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_19.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_20.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_21.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_22.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_23.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_arrays_1_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_parallel.constraint.tcl 
Execute       sc_get_clocks merge_sort_parallel 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST merge_sort_parallel MODULE2INSTS {merge_sort_parallel merge_sort_parallel merge_arrays_1_1 merge_arrays_1_1_U0 merge_arrays_2 merge_arrays_2_U0 merge_arrays_3 merge_arrays_3_U0 merge_arrays_4 merge_arrays_4_U0 merge_arrays_5 merge_arrays_5_U0 merge_arrays_6 merge_arrays_6_U0 merge_arrays_7 merge_arrays_7_U0 merge_arrays_8 merge_arrays_8_U0 merge_arrays_9 merge_arrays_9_U0 merge_arrays_10 merge_arrays_10_U0 merge_arrays_11 merge_arrays_11_U0 merge_arrays_12 merge_arrays_12_U0 merge_arrays_13 merge_arrays_13_U0 merge_arrays_14 merge_arrays_14_U0 merge_arrays_15 merge_arrays_15_U0 merge_arrays_16 merge_arrays_16_U0 merge_arrays_17 merge_arrays_17_U0 merge_arrays_18 merge_arrays_18_U0 merge_arrays_19 merge_arrays_19_U0 merge_arrays_20 merge_arrays_20_U0 merge_arrays_21 merge_arrays_21_U0 merge_arrays_22 merge_arrays_22_U0 merge_arrays_23 merge_arrays_23_U0 merge_arrays_1_2 merge_arrays_1_2_U0} INST2MODULE {merge_sort_parallel merge_sort_parallel merge_arrays_1_1_U0 merge_arrays_1_1 merge_arrays_2_U0 merge_arrays_2 merge_arrays_3_U0 merge_arrays_3 merge_arrays_4_U0 merge_arrays_4 merge_arrays_5_U0 merge_arrays_5 merge_arrays_6_U0 merge_arrays_6 merge_arrays_7_U0 merge_arrays_7 merge_arrays_8_U0 merge_arrays_8 merge_arrays_9_U0 merge_arrays_9 merge_arrays_10_U0 merge_arrays_10 merge_arrays_11_U0 merge_arrays_11 merge_arrays_12_U0 merge_arrays_12 merge_arrays_13_U0 merge_arrays_13 merge_arrays_14_U0 merge_arrays_14 merge_arrays_15_U0 merge_arrays_15 merge_arrays_16_U0 merge_arrays_16 merge_arrays_17_U0 merge_arrays_17 merge_arrays_18_U0 merge_arrays_18 merge_arrays_19_U0 merge_arrays_19 merge_arrays_20_U0 merge_arrays_20 merge_arrays_21_U0 merge_arrays_21 merge_arrays_22_U0 merge_arrays_22 merge_arrays_23_U0 merge_arrays_23 merge_arrays_1_2_U0 merge_arrays_1_2} INSTDATA {merge_sort_parallel {DEPTH 1 CHILDREN {merge_arrays_1_1_U0 merge_arrays_2_U0 merge_arrays_3_U0 merge_arrays_4_U0 merge_arrays_5_U0 merge_arrays_6_U0 merge_arrays_7_U0 merge_arrays_8_U0 merge_arrays_9_U0 merge_arrays_10_U0 merge_arrays_11_U0 merge_arrays_12_U0 merge_arrays_13_U0 merge_arrays_14_U0 merge_arrays_15_U0 merge_arrays_16_U0 merge_arrays_17_U0 merge_arrays_18_U0 merge_arrays_19_U0 merge_arrays_20_U0 merge_arrays_21_U0 merge_arrays_22_U0 merge_arrays_23_U0 merge_arrays_1_2_U0}} merge_arrays_1_1_U0 {DEPTH 2 CHILDREN {}} merge_arrays_2_U0 {DEPTH 2 CHILDREN {}} merge_arrays_3_U0 {DEPTH 2 CHILDREN {}} merge_arrays_4_U0 {DEPTH 2 CHILDREN {}} merge_arrays_5_U0 {DEPTH 2 CHILDREN {}} merge_arrays_6_U0 {DEPTH 2 CHILDREN {}} merge_arrays_7_U0 {DEPTH 2 CHILDREN {}} merge_arrays_8_U0 {DEPTH 2 CHILDREN {}} merge_arrays_9_U0 {DEPTH 2 CHILDREN {}} merge_arrays_10_U0 {DEPTH 2 CHILDREN {}} merge_arrays_11_U0 {DEPTH 2 CHILDREN {}} merge_arrays_12_U0 {DEPTH 2 CHILDREN {}} merge_arrays_13_U0 {DEPTH 2 CHILDREN {}} merge_arrays_14_U0 {DEPTH 2 CHILDREN {}} merge_arrays_15_U0 {DEPTH 2 CHILDREN {}} merge_arrays_16_U0 {DEPTH 2 CHILDREN {}} merge_arrays_17_U0 {DEPTH 2 CHILDREN {}} merge_arrays_18_U0 {DEPTH 2 CHILDREN {}} merge_arrays_19_U0 {DEPTH 2 CHILDREN {}} merge_arrays_20_U0 {DEPTH 2 CHILDREN {}} merge_arrays_21_U0 {DEPTH 2 CHILDREN {}} merge_arrays_22_U0 {DEPTH 2 CHILDREN {}} merge_arrays_23_U0 {DEPTH 2 CHILDREN {}} merge_arrays_1_2_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {merge_arrays_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_169_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_227_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_233_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_256_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_262_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_20_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2_20 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_15_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2_15 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_10_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2_10 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_5_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2_5 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_6_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1_6 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_5_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2_5 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_165_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_223_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_252_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_arrays_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_171_p2 SOURCE sort_seperate_bucket/merge_sort.c:47 VARIABLE add_ln47 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f2_fu_229_p2 SOURCE sort_seperate_bucket/merge_sort.c:58 VARIABLE f2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f1_fu_235_p2 SOURCE sort_seperate_bucket/merge_sort.c:53 VARIABLE f1 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i2_fu_258_p2 SOURCE sort_seperate_bucket/merge_sort.c:62 VARIABLE i2 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i3_fu_264_p2 SOURCE sort_seperate_bucket/merge_sort.c:63 VARIABLE i3 LOOP merge_arrays BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_parallel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_1_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_2_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_3_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_4_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_5_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_6_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_7_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_8_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_9_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_10_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_11_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_12_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_13_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_14_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_15_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_16_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_17_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_18_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_19_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_20_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_21_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME temp_22_U SOURCE sort_seperate_bucket/merge_sort.c:77 VARIABLE temp_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 736 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.403 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for merge_sort_parallel.
INFO: [VLOG 209-307] Generating Verilog RTL for merge_sort_parallel.
Execute       syn_report -model merge_sort_parallel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 287.60 MHz
Command     autosyn done; 20.59 sec.
Command   csynth_design done; 32.78 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.6 seconds. CPU system time: 4.87 seconds. Elapsed time: 32.78 seconds; current allocated memory: 337.902 MB.
Command ap_source done; 46.28 sec.
Execute cleanup_all 
