INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:36:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.635ns period=7.270ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.635ns period=7.270ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.270ns  (clk rise@7.270ns - clk rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 2.558ns (36.516%)  route 4.447ns (63.484%))
  Logic Levels:           26  (CARRY4=15 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.753 - 7.270 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2080, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X33Y60         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.347     1.053    mulf0/operator/sticky_c2
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.120     1.173 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.329     1.502    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I3_O)        0.043     1.545 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.192     1.737    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X30Y60         LUT5 (Prop_lut5_I1_O)        0.043     1.780 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.780    mulf0/operator/RoundingAdder/S[0]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.031 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.031    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.080 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.080    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.129 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.129    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.178 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.178    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.227 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.227    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.276 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.276    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.325 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.325    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.470 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[3]
                         net (fo=26, routed)          0.419     2.889    mulf0/operator/RoundingAdder/p_0_in[31]
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.120     3.009 f  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[8]_srl4_i_3/O
                         net (fo=5, routed)           0.628     3.637    mulf0/operator/RoundingAdder/exc_c2_reg[1]_7[7]
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.043     3.680 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_8/O
                         net (fo=4, routed)           0.221     3.900    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X29Y65         LUT4 (Prop_lut4_I0_O)        0.043     3.943 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.285     4.229    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.043     4.272 r  mulf0/operator/RoundingAdder/level5_c1[7]_i_4/O
                         net (fo=4, routed)           0.420     4.691    control_merge1/tehb/control/excExpFracY_c0[4]
    SLICE_X22Y66         LUT6 (Prop_lut6_I5_O)        0.043     4.734 r  control_merge1/tehb/control/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.323     5.058    addf0/operator/DI[2]
    SLICE_X25Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.249 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.249    addf0/operator/ltOp_carry_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.298 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.298    addf0/operator/ltOp_carry__0_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.347 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.347    addf0/operator/ltOp_carry__1_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.396 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.396    addf0/operator/ltOp_carry__2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.523 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.202     5.725    control_merge1/tehb/control/CO[0]
    SLICE_X25Y71         LUT2 (Prop_lut2_I0_O)        0.130     5.855 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.185     6.040    addf0/operator/p_1_in[0]
    SLICE_X24Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.302 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.302    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.455 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.411     6.866    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X25Y71         LUT6 (Prop_lut6_I4_O)        0.119     6.985 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.184     7.169    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X26Y71         LUT4 (Prop_lut4_I0_O)        0.043     7.212 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.301     7.513    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X25Y72         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.270     7.270 r  
                                                      0.000     7.270 r  clk (IN)
                         net (fo=2080, unset)         0.483     7.753    addf0/operator/RightShifterComponent/clk
    SLICE_X25Y72         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     7.753    
                         clock uncertainty           -0.035     7.717    
    SLICE_X25Y72         FDRE (Setup_fdre_C_R)       -0.295     7.422    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 -0.091    




