<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>hc08kernel: /home/kugel/daten/work/vhdl/uc68hc08/sw/inc/peripherals.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">hc08kernel
   &#160;<span id="projectnumber">1.00</span>
   </div>
   <div id="projectbrief">Minimal Embedded-Kernel</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">peripherals.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="peripherals_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">More...</a><br /></td></tr>
<tr class="separator:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad52d5a2e8e20d36a49892c5c063bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga4ad52d5a2e8e20d36a49892c5c063bee">GPIO_DATA_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 0)</td></tr>
<tr class="memdesc:ga4ad52d5a2e8e20d36a49892c5c063bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RW, data register, from input on read, to output on write.  <a href="group___g_p_i_o.html#ga4ad52d5a2e8e20d36a49892c5c063bee">More...</a><br /></td></tr>
<tr class="separator:ga4ad52d5a2e8e20d36a49892c5c063bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff02fe74d9c8e727868299e2a4b22e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaff02fe74d9c8e727868299e2a4b22e7f">GPIO_IEN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 1)</td></tr>
<tr class="memdesc:gaff02fe74d9c8e727868299e2a4b22e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, interrupt enable/disable control register.  <a href="group___g_p_i_o.html#gaff02fe74d9c8e727868299e2a4b22e7f">More...</a><br /></td></tr>
<tr class="separator:gaff02fe74d9c8e727868299e2a4b22e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf422d52e16664a550278ed718b832fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaf422d52e16664a550278ed718b832fac">GPIO_CLR_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 2)</td></tr>
<tr class="memdesc:gaf422d52e16664a550278ed718b832fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, clear interrupt register. data is don't care.  <a href="group___g_p_i_o.html#gaf422d52e16664a550278ed718b832fac">More...</a><br /></td></tr>
<tr class="separator:gaf422d52e16664a550278ed718b832fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57614c46187ded9b63b417823bab7701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga57614c46187ded9b63b417823bab7701">GPIO_STAT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga57614c46187ded9b63b417823bab7701"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, status register.  <a href="group___g_p_i_o.html#ga57614c46187ded9b63b417823bab7701">More...</a><br /></td></tr>
<tr class="separator:ga57614c46187ded9b63b417823bab7701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb3ff85f0033104ce5454d5b869f215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8bb3ff85f0033104ce5454d5b869f215">GPIO_CFG0_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 2)</td></tr>
<tr class="memdesc:ga8bb3ff85f0033104ce5454d5b869f215"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, configuration register 0: mode and peripherals.  <a href="group___g_p_i_o.html#ga8bb3ff85f0033104ce5454d5b869f215">More...</a><br /></td></tr>
<tr class="separator:ga8bb3ff85f0033104ce5454d5b869f215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6d2037235ac4497c06c9c79d7efa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1a6d2037235ac4497c06c9c79d7efa4f">GPIO_CFG1_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 3)</td></tr>
<tr class="memdesc:ga1a6d2037235ac4497c06c9c79d7efa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, configuration register 1: processor frequency in mhz.  <a href="group___g_p_i_o.html#ga1a6d2037235ac4497c06c9c79d7efa4f">More...</a><br /></td></tr>
<tr class="separator:ga1a6d2037235ac4497c06c9c79d7efa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe1cbaa5790e4109fc5d4897ce49de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1fe1cbaa5790e4109fc5d4897ce49de5">GPIO_CFG2_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 4)</td></tr>
<tr class="memdesc:ga1fe1cbaa5790e4109fc5d4897ce49de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, configuration register 2: vga mode.  <a href="group___g_p_i_o.html#ga1fe1cbaa5790e4109fc5d4897ce49de5">More...</a><br /></td></tr>
<tr class="separator:ga1fe1cbaa5790e4109fc5d4897ce49de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb700f96cd296db2fb3fb019063f9d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gadb700f96cd296db2fb3fb019063f9d14">GPIO_VGALO_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 5)</td></tr>
<tr class="memdesc:gadb700f96cd296db2fb3fb019063f9d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, VGA framebuffer base address in SRAM, low.  <a href="group___g_p_i_o.html#gadb700f96cd296db2fb3fb019063f9d14">More...</a><br /></td></tr>
<tr class="separator:gadb700f96cd296db2fb3fb019063f9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5233b0ac886dd5d7bfad54301efe2525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga5233b0ac886dd5d7bfad54301efe2525">GPIO_VGAHI_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 6)</td></tr>
<tr class="memdesc:ga5233b0ac886dd5d7bfad54301efe2525"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, VGA framebuffer base address in SRAM, high.  <a href="group___g_p_i_o.html#ga5233b0ac886dd5d7bfad54301efe2525">More...</a><br /></td></tr>
<tr class="separator:ga5233b0ac886dd5d7bfad54301efe2525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8561c86e263ad20447200ec80b7c278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gab8561c86e263ad20447200ec80b7c278">GPIO_STATBIT_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab8561c86e263ad20447200ec80b7c278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register: interrupt status (1: IRQ active)  <a href="group___g_p_i_o.html#gab8561c86e263ad20447200ec80b7c278">More...</a><br /></td></tr>
<tr class="separator:gab8561c86e263ad20447200ec80b7c278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5884ed0b09da5f06e9761bf37ffe4441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga5884ed0b09da5f06e9761bf37ffe4441">GPIO_CFG0BIT_SIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5884ed0b09da5f06e9761bf37ffe4441"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: simulation mode.  <a href="group___g_p_i_o.html#ga5884ed0b09da5f06e9761bf37ffe4441">More...</a><br /></td></tr>
<tr class="separator:ga5884ed0b09da5f06e9761bf37ffe4441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77acb741ee10070d38f017fd730af9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaa77acb741ee10070d38f017fd730af9b">GPIO_CFG0BIT_TIMER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa77acb741ee10070d38f017fd730af9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: timer present.  <a href="group___g_p_i_o.html#gaa77acb741ee10070d38f017fd730af9b">More...</a><br /></td></tr>
<tr class="separator:gaa77acb741ee10070d38f017fd730af9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834b92f0cf885f8dd994a2705144379a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga834b92f0cf885f8dd994a2705144379a">GPIO_CFG0BIT_UART</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga834b92f0cf885f8dd994a2705144379a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: uart present.  <a href="group___g_p_i_o.html#ga834b92f0cf885f8dd994a2705144379a">More...</a><br /></td></tr>
<tr class="separator:ga834b92f0cf885f8dd994a2705144379a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3521a76c9840138876692ea3c940ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gafb3521a76c9840138876692ea3c940ea">GPIO_CFG0BIT_PWM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafb3521a76c9840138876692ea3c940ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: pwm present.  <a href="group___g_p_i_o.html#gafb3521a76c9840138876692ea3c940ea">More...</a><br /></td></tr>
<tr class="separator:gafb3521a76c9840138876692ea3c940ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961553d8125d468faeeac007595a5d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga961553d8125d468faeeac007595a5d4d">GPIO_CFG0BIT_I2C</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga961553d8125d468faeeac007595a5d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: i2c present.  <a href="group___g_p_i_o.html#ga961553d8125d468faeeac007595a5d4d">More...</a><br /></td></tr>
<tr class="separator:ga961553d8125d468faeeac007595a5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc53bd76569d13486a9adb865e3bf56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gafc53bd76569d13486a9adb865e3bf56e">GPIO_CFG0BIT_SPI</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafc53bd76569d13486a9adb865e3bf56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: spi present.  <a href="group___g_p_i_o.html#gafc53bd76569d13486a9adb865e3bf56e">More...</a><br /></td></tr>
<tr class="separator:gafc53bd76569d13486a9adb865e3bf56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ac0fe87ae16504d52a4c067c9be4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gae2ac0fe87ae16504d52a4c067c9be4c5">GPIO_CFG0BIT_SDRAM</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae2ac0fe87ae16504d52a4c067c9be4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: sdram present.  <a href="group___g_p_i_o.html#gae2ac0fe87ae16504d52a4c067c9be4c5">More...</a><br /></td></tr>
<tr class="separator:gae2ac0fe87ae16504d52a4c067c9be4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7f8261e67e8c282334aba7d046c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga9c7f8261e67e8c282334aba7d046c024">GPIO_CFG2BIT_VGA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9c7f8261e67e8c282334aba7d046c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 2: vga present.  <a href="group___g_p_i_o.html#ga9c7f8261e67e8c282334aba7d046c024">More...</a><br /></td></tr>
<tr class="separator:ga9c7f8261e67e8c282334aba7d046c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b897b1b557b907364b97ee3a0362b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a>&#160;&#160;&#160;0x90</td></tr>
<tr class="memdesc:ga1b897b1b557b907364b97ee3a0362b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">More...</a><br /></td></tr>
<tr class="separator:ga1b897b1b557b907364b97ee3a0362b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab509a679cffac47740a4834f9c95312c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#gab509a679cffac47740a4834f9c95312c">TMR_SET_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 0)</td></tr>
<tr class="memdesc:gab509a679cffac47740a4834f9c95312c"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, set register 0, lower 8 bits of set value. followed by 3 subsequent registers. Set occurs when writing 3. register.  <a href="group___t_i_m_e_r.html#gab509a679cffac47740a4834f9c95312c">More...</a><br /></td></tr>
<tr class="separator:gab509a679cffac47740a4834f9c95312c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa490a4186e360b4c8e29b455071125b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#gaaa490a4186e360b4c8e29b455071125b">TMR_GET_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 0)</td></tr>
<tr class="memdesc:gaaa490a4186e360b4c8e29b455071125b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, get register 0, lower 8 bits of current value, followed by 3 subsequent registers. Capture occurs when reading 1. register.  <a href="group___t_i_m_e_r.html#gaaa490a4186e360b4c8e29b455071125b">More...</a><br /></td></tr>
<tr class="separator:gaaa490a4186e360b4c8e29b455071125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc15c71123455a8b97daab0afbebb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#ga4dc15c71123455a8b97daab0afbebb14">TMR_RUN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 4)</td></tr>
<tr class="memdesc:ga4dc15c71123455a8b97daab0afbebb14"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, run control register.  <a href="group___t_i_m_e_r.html#ga4dc15c71123455a8b97daab0afbebb14">More...</a><br /></td></tr>
<tr class="separator:ga4dc15c71123455a8b97daab0afbebb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1125ad583346b5e202c79f805869fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#gaf1125ad583346b5e202c79f805869fd4">TMR_REP_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 5)</td></tr>
<tr class="memdesc:gaf1125ad583346b5e202c79f805869fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO repeat control register.  <a href="group___t_i_m_e_r.html#gaf1125ad583346b5e202c79f805869fd4">More...</a><br /></td></tr>
<tr class="separator:gaf1125ad583346b5e202c79f805869fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef55d2996faaf9ae951bb9ee0c1bae25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#gaef55d2996faaf9ae951bb9ee0c1bae25">TMR_IEN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 6)</td></tr>
<tr class="memdesc:gaef55d2996faaf9ae951bb9ee0c1bae25"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO interrupt enable/disable register.  <a href="group___t_i_m_e_r.html#gaef55d2996faaf9ae951bb9ee0c1bae25">More...</a><br /></td></tr>
<tr class="separator:gaef55d2996faaf9ae951bb9ee0c1bae25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e7872a4ba705e00a5558daf684a3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#gac7e7872a4ba705e00a5558daf684a3dc">TMR_CLR_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 7)</td></tr>
<tr class="memdesc:gac7e7872a4ba705e00a5558daf684a3dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO clear interrupt register. data is don't care.  <a href="group___t_i_m_e_r.html#gac7e7872a4ba705e00a5558daf684a3dc">More...</a><br /></td></tr>
<tr class="separator:gac7e7872a4ba705e00a5558daf684a3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418c6ba497ff2d97bb264adf8e141c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#ga418c6ba497ff2d97bb264adf8e141c17">TMR_STAT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___t_i_m_e_r.html#ga1b897b1b557b907364b97ee3a0362b98">TMR_BASE</a> + 4)</td></tr>
<tr class="memdesc:ga418c6ba497ff2d97bb264adf8e141c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, status register.  <a href="group___t_i_m_e_r.html#ga418c6ba497ff2d97bb264adf8e141c17">More...</a><br /></td></tr>
<tr class="separator:ga418c6ba497ff2d97bb264adf8e141c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbf5fd838a9b1369281db50d41a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_e_r.html#ga0dbf5fd838a9b1369281db50d41a82fa">TMR_STATBIT_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0dbf5fd838a9b1369281db50d41a82fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt status (1: active)  <a href="group___t_i_m_e_r.html#ga0dbf5fd838a9b1369281db50d41a82fa">More...</a><br /></td></tr>
<tr class="separator:ga0dbf5fd838a9b1369281db50d41a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa501d94aad5260161a3f0b89ec827e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a>&#160;&#160;&#160;0xa0</td></tr>
<tr class="memdesc:gaa501d94aad5260161a3f0b89ec827e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="group___u_a_r_t.html#gaa501d94aad5260161a3f0b89ec827e92">More...</a><br /></td></tr>
<tr class="separator:gaa501d94aad5260161a3f0b89ec827e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0330c9699ffcec8024f35f5c0c135842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0330c9699ffcec8024f35f5c0c135842">UART_DATA_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a> + 0)</td></tr>
<tr class="memdesc:ga0330c9699ffcec8024f35f5c0c135842"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, data address, from RX on read, to TX on write.  <a href="group___u_a_r_t.html#ga0330c9699ffcec8024f35f5c0c135842">More...</a><br /></td></tr>
<tr class="separator:ga0330c9699ffcec8024f35f5c0c135842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c17a8ef034e667bff3b4dd4bcfae1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6c17a8ef034e667bff3b4dd4bcfae1e4">UART_IEN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga6c17a8ef034e667bff3b4dd4bcfae1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, interrupt enable/disable register.  <a href="group___u_a_r_t.html#ga6c17a8ef034e667bff3b4dd4bcfae1e4">More...</a><br /></td></tr>
<tr class="separator:ga6c17a8ef034e667bff3b4dd4bcfae1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a55723b35d3bed66d22ab51dca1fa99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6a55723b35d3bed66d22ab51dca1fa99">UART_STAT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga6a55723b35d3bed66d22ab51dca1fa99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, status register.  <a href="group___u_a_r_t.html#ga6a55723b35d3bed66d22ab51dca1fa99">More...</a><br /></td></tr>
<tr class="separator:ga6a55723b35d3bed66d22ab51dca1fa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0302db51d74987cf952dc6fb923e9ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0302db51d74987cf952dc6fb923e9ae9">UART_IRQEN_RXD_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0302db51d74987cf952dc6fb923e9ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX data interrupt (acitve if RX fifo not empty)  <a href="group___u_a_r_t.html#ga0302db51d74987cf952dc6fb923e9ae9">More...</a><br /></td></tr>
<tr class="separator:ga0302db51d74987cf952dc6fb923e9ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17a66d4265f2872ce86607b66a84e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad17a66d4265f2872ce86607b66a84e65">UART_IRQEN_RXF_BIT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad17a66d4265f2872ce86607b66a84e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX full interrupt (acitve if RX fifo full)  <a href="group___u_a_r_t.html#gad17a66d4265f2872ce86607b66a84e65">More...</a><br /></td></tr>
<tr class="separator:gad17a66d4265f2872ce86607b66a84e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c79b9551fcecd243d6514823ce97cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3c79b9551fcecd243d6514823ce97cbf">UART_IRQEN_TXE_BIT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3c79b9551fcecd243d6514823ce97cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX data interrupt (acitve if TX fifo empty: ALL data sent)  <a href="group___u_a_r_t.html#ga3c79b9551fcecd243d6514823ce97cbf">More...</a><br /></td></tr>
<tr class="separator:ga3c79b9551fcecd243d6514823ce97cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b4825c009cc3a62ac10972f4559949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga25b4825c009cc3a62ac10972f4559949">UART_STATBIT_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga25b4825c009cc3a62ac10972f4559949"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt status (1: active). Interrupt is cleared on data access  <a href="group___u_a_r_t.html#ga25b4825c009cc3a62ac10972f4559949">More...</a><br /></td></tr>
<tr class="separator:ga25b4825c009cc3a62ac10972f4559949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94db0c79e29c50e2af35764d649ea8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga94db0c79e29c50e2af35764d649ea8ed">UART_STATBIT_RXE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga94db0c79e29c50e2af35764d649ea8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX fifo empty.  <a href="group___u_a_r_t.html#ga94db0c79e29c50e2af35764d649ea8ed">More...</a><br /></td></tr>
<tr class="separator:ga94db0c79e29c50e2af35764d649ea8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90352eb8bb91a4f5a87999987bc016a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga90352eb8bb91a4f5a87999987bc016a3">UART_STATBIT_RXF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga90352eb8bb91a4f5a87999987bc016a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX fifo full.  <a href="group___u_a_r_t.html#ga90352eb8bb91a4f5a87999987bc016a3">More...</a><br /></td></tr>
<tr class="separator:ga90352eb8bb91a4f5a87999987bc016a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe824294a3ee1f31a6efcc92b7bc9459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gafe824294a3ee1f31a6efcc92b7bc9459">UART_STATBIT_TXE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafe824294a3ee1f31a6efcc92b7bc9459"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX empty.  <a href="group___u_a_r_t.html#gafe824294a3ee1f31a6efcc92b7bc9459">More...</a><br /></td></tr>
<tr class="separator:gafe824294a3ee1f31a6efcc92b7bc9459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b87ff0cc27d9926d42d07b16fdfdec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae7b87ff0cc27d9926d42d07b16fdfdec">UART_STATBIT_TXF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae7b87ff0cc27d9926d42d07b16fdfdec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX full.  <a href="group___u_a_r_t.html#gae7b87ff0cc27d9926d42d07b16fdfdec">More...</a><br /></td></tr>
<tr class="separator:gae7b87ff0cc27d9926d42d07b16fdfdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf172d973c15b32c647a80557010e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>&#160;&#160;&#160;0xb0</td></tr>
<tr class="memdesc:ga1cf172d973c15b32c647a80557010e0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">More...</a><br /></td></tr>
<tr class="separator:ga1cf172d973c15b32c647a80557010e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698331b60e4ac971e3ae7d19c4e71b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga698331b60e4ac971e3ae7d19c4e71b91">PWM_CHAN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 0)</td></tr>
<tr class="memdesc:ga698331b60e4ac971e3ae7d19c4e71b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#ga698331b60e4ac971e3ae7d19c4e71b91">More...</a><br /></td></tr>
<tr class="separator:ga698331b60e4ac971e3ae7d19c4e71b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf074bc3077bc59cac42ceb8046b3bb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf074bc3077bc59cac42ceb8046b3bb90">PWM_IEN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 1)</td></tr>
<tr class="memdesc:gaf074bc3077bc59cac42ceb8046b3bb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, interrupt enable/disable register.  <a href="group___p_w_m.html#gaf074bc3077bc59cac42ceb8046b3bb90">More...</a><br /></td></tr>
<tr class="separator:gaf074bc3077bc59cac42ceb8046b3bb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6542808e379cf11328cd181f4007a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5f6542808e379cf11328cd181f4007a6">PWM_RST_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 2)</td></tr>
<tr class="memdesc:ga5f6542808e379cf11328cd181f4007a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#ga5f6542808e379cf11328cd181f4007a6">More...</a><br /></td></tr>
<tr class="separator:ga5f6542808e379cf11328cd181f4007a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d5d36d3d19cfaed43cd50cafd0d7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gad1d5d36d3d19cfaed43cd50cafd0d7a3">PWM_CLR_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 3)</td></tr>
<tr class="memdesc:gad1d5d36d3d19cfaed43cd50cafd0d7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#gad1d5d36d3d19cfaed43cd50cafd0d7a3">More...</a><br /></td></tr>
<tr class="separator:gad1d5d36d3d19cfaed43cd50cafd0d7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0cc32b1d8cfc2f1d51aca234a34cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga6c0cc32b1d8cfc2f1d51aca234a34cdf">PWM_STEPLO_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 4)</td></tr>
<tr class="memdesc:ga6c0cc32b1d8cfc2f1d51aca234a34cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#ga6c0cc32b1d8cfc2f1d51aca234a34cdf">More...</a><br /></td></tr>
<tr class="separator:ga6c0cc32b1d8cfc2f1d51aca234a34cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f4ee745f1289e30a3dfec3a147995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gacc6f4ee745f1289e30a3dfec3a147995">PWM_STEPHI_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 5)</td></tr>
<tr class="memdesc:gacc6f4ee745f1289e30a3dfec3a147995"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#gacc6f4ee745f1289e30a3dfec3a147995">More...</a><br /></td></tr>
<tr class="separator:gacc6f4ee745f1289e30a3dfec3a147995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff58ee8b4d1d4c1c765d444363d18447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaff58ee8b4d1d4c1c765d444363d18447">PWM_VALLO_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 6)</td></tr>
<tr class="memdesc:gaff58ee8b4d1d4c1c765d444363d18447"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#gaff58ee8b4d1d4c1c765d444363d18447">More...</a><br /></td></tr>
<tr class="separator:gaff58ee8b4d1d4c1c765d444363d18447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae768c4eb1ad96814db5662639cc36d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae768c4eb1ad96814db5662639cc36d20">PWM_VALHI_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 7)</td></tr>
<tr class="memdesc:gae768c4eb1ad96814db5662639cc36d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___p_w_m.html#gae768c4eb1ad96814db5662639cc36d20">More...</a><br /></td></tr>
<tr class="separator:gae768c4eb1ad96814db5662639cc36d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2c9c85ca6d988cadd466bd8538b7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafe2c9c85ca6d988cadd466bd8538b7d7">PWM_IRQ_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 0)</td></tr>
<tr class="memdesc:gafe2c9c85ca6d988cadd466bd8538b7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO.  <a href="group___p_w_m.html#gafe2c9c85ca6d988cadd466bd8538b7d7">More...</a><br /></td></tr>
<tr class="separator:gafe2c9c85ca6d988cadd466bd8538b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20295954622897db9e5be5990b15c655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga20295954622897db9e5be5990b15c655">PWM_DONE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga20295954622897db9e5be5990b15c655"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO.  <a href="group___p_w_m.html#ga20295954622897db9e5be5990b15c655">More...</a><br /></td></tr>
<tr class="separator:ga20295954622897db9e5be5990b15c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0f3b424eccbdbae27b31a4089141e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5a0f3b424eccbdbae27b31a4089141e6">PWM_CFG_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___p_w_m.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 2)</td></tr>
<tr class="memdesc:ga5a0f3b424eccbdbae27b31a4089141e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO.  <a href="group___p_w_m.html#ga5a0f3b424eccbdbae27b31a4089141e6">More...</a><br /></td></tr>
<tr class="separator:ga5a0f3b424eccbdbae27b31a4089141e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a>&#160;&#160;&#160;0xc0</td></tr>
<tr class="memdesc:ga7ee5d64af207612578a7c77b58f1dd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="group___i2_c.html#ga7ee5d64af207612578a7c77b58f1dd33">More...</a><br /></td></tr>
<tr class="separator:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910714e87caf586a9ba317406577776f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga910714e87caf586a9ba317406577776f">I2C_DATA_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___i2_c.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a> + 0)</td></tr>
<tr class="memdesc:ga910714e87caf586a9ba317406577776f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___i2_c.html#ga910714e87caf586a9ba317406577776f">More...</a><br /></td></tr>
<tr class="separator:ga910714e87caf586a9ba317406577776f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57397052b19bed3ec47e6b54617d26bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga57397052b19bed3ec47e6b54617d26bb">I2C_ADDR_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___i2_c.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga57397052b19bed3ec47e6b54617d26bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___i2_c.html#ga57397052b19bed3ec47e6b54617d26bb">More...</a><br /></td></tr>
<tr class="separator:ga57397052b19bed3ec47e6b54617d26bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d0c7385260365f3ca8b314d9e8bd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga69d0c7385260365f3ca8b314d9e8bd91">I2C_CTL_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___i2_c.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a> + 2)</td></tr>
<tr class="memdesc:ga69d0c7385260365f3ca8b314d9e8bd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___i2_c.html#ga69d0c7385260365f3ca8b314d9e8bd91">More...</a><br /></td></tr>
<tr class="separator:ga69d0c7385260365f3ca8b314d9e8bd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514f7471f159d76230f12ad18d43622d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga514f7471f159d76230f12ad18d43622d">I2C_STAT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___i2_c.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga514f7471f159d76230f12ad18d43622d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO.  <a href="group___i2_c.html#ga514f7471f159d76230f12ad18d43622d">More...</a><br /></td></tr>
<tr class="separator:ga514f7471f159d76230f12ad18d43622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452c5c80ecd185164aeae6907c53a591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga452c5c80ecd185164aeae6907c53a591">I2C_CTLBIT_IEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga452c5c80ecd185164aeae6907c53a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4647615f157a0c65ba3efb3284039e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga4647615f157a0c65ba3efb3284039e6e">I2C_CTLBIT_RW</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4647615f157a0c65ba3efb3284039e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afe0328b2504b3e93ce413897696435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga2afe0328b2504b3e93ce413897696435">I2C_CTLBIT_MORE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2afe0328b2504b3e93ce413897696435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02920b3ec7d38d6d74d9fa99d17fa7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga02920b3ec7d38d6d74d9fa99d17fa7db">I2C_STATBIT_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02920b3ec7d38d6d74d9fa99d17fa7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6d15a5122db44a1db926d54a0249d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#gafd6d15a5122db44a1db926d54a0249d3">I2C_STATBIT_ACK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafd6d15a5122db44a1db926d54a0249d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ad07e1d83e3ee1c7af789f7cfd1d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c.html#ga87ad07e1d83e3ee1c7af789f7cfd1d0b">I2C_STATBIT_BUSY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga87ad07e1d83e3ee1c7af789f7cfd1d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff627861c307ea5417c4d162fec771a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a>&#160;&#160;&#160;0xe0</td></tr>
<tr class="memdesc:gaff627861c307ea5417c4d162fec771a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">More...</a><br /></td></tr>
<tr class="separator:gaff627861c307ea5417c4d162fec771a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a58e63ec9c0fca5553aef4baaa3aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga42a58e63ec9c0fca5553aef4baaa3aaf">SDR_DATA_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 0)</td></tr>
<tr class="memdesc:ga42a58e63ec9c0fca5553aef4baaa3aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RW.  <a href="group___s_d_r_a_m.html#ga42a58e63ec9c0fca5553aef4baaa3aaf">More...</a><br /></td></tr>
<tr class="separator:ga42a58e63ec9c0fca5553aef4baaa3aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c0cb6fd4bda567348ab4ee90d2dca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga41c0cb6fd4bda567348ab4ee90d2dca8">SDR_DATAINC_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga41c0cb6fd4bda567348ab4ee90d2dca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RW.  <a href="group___s_d_r_a_m.html#ga41c0cb6fd4bda567348ab4ee90d2dca8">More...</a><br /></td></tr>
<tr class="separator:ga41c0cb6fd4bda567348ab4ee90d2dca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45ec2c8f7fbd073a56f74fee14757f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#gaa45ec2c8f7fbd073a56f74fee14757f5">SDR_CAPT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 2)</td></tr>
<tr class="memdesc:gaa45ec2c8f7fbd073a56f74fee14757f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO.  <a href="group___s_d_r_a_m.html#gaa45ec2c8f7fbd073a56f74fee14757f5">More...</a><br /></td></tr>
<tr class="separator:gaa45ec2c8f7fbd073a56f74fee14757f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9c08a5ff1c78f1519fab4fd1942314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#gafb9c08a5ff1c78f1519fab4fd1942314">SDR_STAT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 3)</td></tr>
<tr class="memdesc:gafb9c08a5ff1c78f1519fab4fd1942314"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO.  <a href="group___s_d_r_a_m.html#gafb9c08a5ff1c78f1519fab4fd1942314">More...</a><br /></td></tr>
<tr class="separator:gafb9c08a5ff1c78f1519fab4fd1942314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913474bb3a2c46039037487bfcfb4e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga913474bb3a2c46039037487bfcfb4e56">SDR_A0_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 4)</td></tr>
<tr class="memdesc:ga913474bb3a2c46039037487bfcfb4e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___s_d_r_a_m.html#ga913474bb3a2c46039037487bfcfb4e56">More...</a><br /></td></tr>
<tr class="separator:ga913474bb3a2c46039037487bfcfb4e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc0f6de124535bea7f45975608c9519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga2cc0f6de124535bea7f45975608c9519">SDR_A1_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 5)</td></tr>
<tr class="memdesc:ga2cc0f6de124535bea7f45975608c9519"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___s_d_r_a_m.html#ga2cc0f6de124535bea7f45975608c9519">More...</a><br /></td></tr>
<tr class="separator:ga2cc0f6de124535bea7f45975608c9519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52941c2390b63bd0038e3407ad9d34ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga52941c2390b63bd0038e3407ad9d34ad">SDR_A2_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 6)</td></tr>
<tr class="memdesc:ga52941c2390b63bd0038e3407ad9d34ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___s_d_r_a_m.html#ga52941c2390b63bd0038e3407ad9d34ad">More...</a><br /></td></tr>
<tr class="separator:ga52941c2390b63bd0038e3407ad9d34ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711c20447b82a3c5e79afc58bbb8c2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga711c20447b82a3c5e79afc58bbb8c2f1">SDR_CTL_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">SDR_BASE</a> + 7)</td></tr>
<tr class="memdesc:ga711c20447b82a3c5e79afc58bbb8c2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO.  <a href="group___s_d_r_a_m.html#ga711c20447b82a3c5e79afc58bbb8c2f1">More...</a><br /></td></tr>
<tr class="separator:ga711c20447b82a3c5e79afc58bbb8c2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecce755cdd16a253c21461c22854ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#gadecce755cdd16a253c21461c22854ef1">SDR_STATBIT_WAIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadecce755cdd16a253c21461c22854ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4937710af0cbd7a187e041513a9e72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#gad4937710af0cbd7a187e041513a9e72f">SDR_STATBIT_VALID</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad4937710af0cbd7a187e041513a9e72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f777364c6e31c4561106ed200e1557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga54f777364c6e31c4561106ed200e1557">SDR_STATBIT_INIT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga54f777364c6e31c4561106ed200e1557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade965a8e5382da3c3d291c65bf94683b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#gade965a8e5382da3c3d291c65bf94683b">SDR_CTLBIT_RST</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gade965a8e5382da3c3d291c65bf94683b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ccdf387326f3f16d6524a40512c78f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_r_a_m.html#ga28ccdf387326f3f16d6524a40512c78f">SDR_CTLBIT_INV</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga28ccdf387326f3f16d6524a40512c78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
