#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b384eee010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b384eee1a0 .scope module, "TestPulseWiden" "TestPulseWiden" 3 3;
 .timescale -9 -9;
v000001b3851e2360_0 .var "clk", 0 0;
v000001b3851e2860_0 .var "in", 0 0;
v000001b3851e2220_0 .net "out", 0 0, L_000001b3851e2400;  1 drivers
v000001b3851e2ae0_0 .net "out2", 0 0, L_000001b3851e2540;  1 drivers
v000001b3851e2b80_0 .net "out3", 0 0, L_000001b3851e2d60;  1 drivers
S_000001b384ee6860 .scope module, "pw1" "PulseWiden" 3 24, 4 2 0, S_000001b384eee1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
P_000001b38518afe0 .param/l "RATIO" 0 4 2, +C4<00000000000000000000000000000100>;
v000001b38518aaa0_0 .net *"_ivl_0", 31 0, L_000001b3851e2ea0;  1 drivers
L_000001b3851e4018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b385188e00_0 .net *"_ivl_3", 28 0, L_000001b3851e4018;  1 drivers
L_000001b3851e4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b384eee330_0 .net/2u *"_ivl_4", 31 0, L_000001b3851e4060;  1 drivers
v000001b384eee3d0_0 .net "clk", 0 0, v000001b3851e2360_0;  1 drivers
v000001b384ee69f0_0 .var "cnt", 2 0;
v000001b384ee6a90_0 .net "in", 0 0, v000001b3851e2860_0;  1 drivers
v000001b384ee6b30_0 .net "out", 0 0, L_000001b3851e2400;  alias, 1 drivers
E_000001b38518b8e0 .event posedge, v000001b384eee3d0_0;
L_000001b3851e2ea0 .concat [ 3 29 0 0], v000001b384ee69f0_0, L_000001b3851e4018;
L_000001b3851e2400 .cmp/gt 32, L_000001b3851e2ea0, L_000001b3851e4060;
S_000001b3851938e0 .scope module, "pw2" "PulseWiden" 3 25, 4 2 0, S_000001b384eee1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
P_000001b38518af60 .param/l "RATIO" 0 4 2, +C4<00000000000000000000000000000010>;
v000001b384ee6bd0_0 .net *"_ivl_0", 31 0, L_000001b3851e24a0;  1 drivers
L_000001b3851e40a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b384ee6c70_0 .net *"_ivl_3", 29 0, L_000001b3851e40a8;  1 drivers
L_000001b3851e40f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b385193a70_0 .net/2u *"_ivl_4", 31 0, L_000001b3851e40f0;  1 drivers
v000001b3851e2040_0 .net "clk", 0 0, v000001b3851e2360_0;  alias, 1 drivers
v000001b3851e2e00_0 .var "cnt", 1 0;
v000001b3851e2900_0 .net "in", 0 0, v000001b3851e2860_0;  alias, 1 drivers
v000001b3851e27c0_0 .net "out", 0 0, L_000001b3851e2540;  alias, 1 drivers
L_000001b3851e24a0 .concat [ 2 30 0 0], v000001b3851e2e00_0, L_000001b3851e40a8;
L_000001b3851e2540 .cmp/gt 32, L_000001b3851e24a0, L_000001b3851e40f0;
S_000001b385193b10 .scope module, "pw3" "PulseWiden" 3 26, 4 2 0, S_000001b384eee1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
P_000001b38518b0a0 .param/l "RATIO" 0 4 2, +C4<00000000000000000000000000000011>;
v000001b3851e29a0_0 .net *"_ivl_0", 31 0, L_000001b3851e2a40;  1 drivers
L_000001b3851e4138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3851e2680_0 .net *"_ivl_3", 29 0, L_000001b3851e4138;  1 drivers
L_000001b3851e4180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3851e22c0_0 .net/2u *"_ivl_4", 31 0, L_000001b3851e4180;  1 drivers
v000001b3851e20e0_0 .net "clk", 0 0, v000001b3851e2360_0;  alias, 1 drivers
v000001b3851e25e0_0 .var "cnt", 1 0;
v000001b3851e2720_0 .net "in", 0 0, v000001b3851e2860_0;  alias, 1 drivers
v000001b3851e2180_0 .net "out", 0 0, L_000001b3851e2d60;  alias, 1 drivers
L_000001b3851e2a40 .concat [ 2 30 0 0], v000001b3851e25e0_0, L_000001b3851e4138;
L_000001b3851e2d60 .cmp/gt 32, L_000001b3851e2a40, L_000001b3851e4180;
    .scope S_000001b384ee6860;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b384ee69f0_0, 0, 3;
    %end;
    .thread T_0, $init;
    .scope S_000001b384ee6860;
T_1 ;
    %wait E_000001b38518b8e0;
    %load/vec4 v000001b384ee6a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b384ee69f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b384ee69f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v000001b384ee69f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001b384ee69f0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b3851938e0;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b3851e2e00_0, 0, 2;
    %end;
    .thread T_2, $init;
    .scope S_000001b3851938e0;
T_3 ;
    %wait E_000001b38518b8e0;
    %load/vec4 v000001b3851e2900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3851e2e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b3851e2e00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v000001b3851e2e00_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001b3851e2e00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b385193b10;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b3851e25e0_0, 0, 2;
    %end;
    .thread T_4, $init;
    .scope S_000001b385193b10;
T_5 ;
    %wait E_000001b38518b8e0;
    %load/vec4 v000001b3851e2720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b3851e25e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b3851e25e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v000001b3851e25e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001b3851e25e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b384eee1a0;
T_6 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3851e2360_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001b3851e2360_0;
    %inv;
    %store/vec4 v000001b3851e2360_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001b384eee1a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3851e2860_0, 0, 1;
    %delay 44, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3851e2860_0, 0, 1;
    %delay 56, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3851e2860_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3851e2860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3851e2860_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001b384eee1a0;
T_8 ;
    %vpi_call/w 3 19 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b384eee1a0 {0 0 0};
    %delay 400, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_pulse_widen.sv";
    "pulse_widen.sv";
