
*** Running vivado
    with args -log system_axi_ip_demo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ip_demo_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_ip_demo_0_0.tcl -notrace
Command: synth_design -top system_axi_ip_demo_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17425 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.633 ; gain = 54.996 ; free physical = 490 ; free virtual = 11814
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_ip_demo_0_0' [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/synth/system_axi_ip_demo_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0' declared at '/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0.vhd:5' bound to instance 'U0' of component 'axi_ip_demo_v1_0' [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/synth/system_axi_ip_demo_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_S00_AXI' declared at '/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:5' bound to instance 'axi_ip_demo_v1_0_S00_AXI_inst' of component 'axi_ip_demo_v1_0_S00_AXI' [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_S00_AXI' [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:267]
INFO: [Synth 8-226] default block is never used [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:505]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_S00_AXI' (1#1) [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/5fbe/hdl/axi_ip_demo_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ip_demo_0_0' (3#1) [/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/synth/system_axi_ip_demo_0_0.vhd:82]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.133 ; gain = 95.496 ; free physical = 471 ; free virtual = 11798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.133 ; gain = 95.496 ; free physical = 470 ; free virtual = 11798
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1526.156 ; gain = 0.000 ; free physical = 126 ; free virtual = 11323
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 229 ; free virtual = 11371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 229 ; free virtual = 11371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 231 ; free virtual = 11373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 223 ; free virtual = 11365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/axi_ip_demo_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_axi_ip_demo_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 214 ; free virtual = 11356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 145 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1526.156 ; gain = 427.520 ; free physical = 145 ; free virtual = 11162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 142 ; free virtual = 11159
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     2|
|5     |LUT6  |   193|
|6     |MUXF7 |    64|
|7     |MUXF8 |    32|
|8     |FDRE  |   553|
|9     |FDSE  |     4|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   853|
|2     |  U0                              |axi_ip_demo_v1_0         |   853|
|3     |    axi_ip_demo_v1_0_S00_AXI_inst |axi_ip_demo_v1_0_S00_AXI |   850|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.164 ; gain = 435.527 ; free physical = 139 ; free virtual = 11156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1534.164 ; gain = 103.504 ; free physical = 196 ; free virtual = 11213
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.172 ; gain = 435.527 ; free physical = 196 ; free virtual = 11213
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

30 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1534.172 ; gain = 448.121 ; free physical = 178 ; free virtual = 11115
INFO: [Common 17-1381] The checkpoint '/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/system_axi_ip_demo_0_0.dcp' has been generated.
