# Loading project tb
vsim work.tb
# vsim work.tb 
# Start time: 16:57:29 on Feb 23,2019
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb/RAM_DELAY_0/*
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_N_16
# 0.) Clock through the 16 cycles of zeros
# 
# 1.) 20 writes with 1 cycle delay
# 
# 2.) 20 writes with 2 cycles of delay
# 
# 3.) 20 writes with 3 cycles of delay
# 
# 4.) 20 writes with 4 cycles of delay
# 
# 5.) write-delay, 10 cycles
# 
# 6.) 20 final cycles of write
# 
# ERR
# 
add wave -position insertpoint  \
sim:/tb/ok
restart
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_N_16
# 0.) Clock through the 16 cycles of zeros
# 
# 1.) 20 writes with 1 cycle delay
# 
# 2.) 20 writes with 2 cycles of delay
# 
# 3.) 20 writes with 3 cycles of delay
# 
# 4.) 20 writes with 4 cycles of delay
# 
# 5.) write-delay, 10 cycles
# 
# 6.) 20 final cycles of write
# 
# ERR
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_N_16
# 0.) Clock through the 16 cycles of zeros
# 
# 1.) 20 writes with 1 cycle delay
# 
# 2.) 20 writes with 2 cycles of delay
# 
# 3.) 20 writes with 3 cycles of delay
# 
# 4.) 20 writes with 4 cycles of delay
# 
# 5.) write-delay, 10 cycles
# 
# 6.) 20 final cycles of write
# 
# ERR
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_N_16
# 0.) Clock through the 16 cycles of zeros
# 
# 1.) 20 writes with 1 cycle delay
# 
# 2.) 20 writes with 2 cycles of delay
# 
# 3.) 20 writes with 3 cycles of delay
# 
# 4.) 20 writes with 4 cycles of delay
# 
# 5.) write-delay, 10 cycles
# 
# 6.) 20 final cycles of write
# 
# OK
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_N_16
# 0.) Clock through the 16 cycles of zeros
# 
# 1.) 20 writes with 1 cycle delay
# 
# 2.) 20 writes with 2 cycles of delay
# 
# 3.) 20 writes with 3 cycles of delay
# 
# 4.) 20 writes with 4 cycles of delay
# 
# 5.) write-delay, 10 cycles
# 
# 6.) 20 final cycles of write
# 
# OK
# 
restart
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_N_16
# 0.) Clock through the 16 cycles of zeros
# 
# 1.) 20 writes with 1 cycle delay
# 
# 2.) 20 writes with 2 cycles of delay
# 
# 3.) 20 writes with 3 cycles of delay
# 
# 4.) 20 writes with 4 cycles of delay
# 
# 5.) write-delay, 10 cycles
# 
# 6.) 20 final cycles of write
# 
# OK
# 
# End time: 07:29:11 on Feb 25,2019, Elapsed time: 38:31:42
# Errors: 0, Warnings: 1
