$date
	Sat Oct 22 22:44:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#668089
b1 !
1"
#668090
b1 &
b1 %
1$
#668091
0"
#668094
1#
#668098
b0 &
b0 %
0#
0$
#1675690
b1111 &
b1111 %
1$
b1111 !
1"
#1675691
0"
#1675694
b101110 &
b101110 %
#1675698
b10111 &
b10111 %
#1675702
b1000110 &
b1000110 %
#1675706
b100011 &
b100011 %
#1675710
b1101010 &
b1101010 %
#1675714
b110101 &
b110101 %
#1675718
b10100000 &
b10100000 %
#1675722
b1010000 &
b1010000 %
#1675726
b101000 &
b101000 %
#1675730
b10100 &
b10100 %
#1675734
b1010 &
b1010 %
#1675738
b101 &
b101 %
#1675742
b10000 &
b10000 %
#1675746
b1000 &
b1000 %
#1675750
b100 &
b100 %
#1675754
b10 &
b10 %
#1675758
b1 &
1#
b1 %
#1675762
b0 &
b0 %
0#
0$
#2687668
b1011 !
1"
#2687670
b1011 &
b1011 %
1$
#2687671
0"
#2687674
b100010 &
b100010 %
#2687678
b10001 &
b10001 %
#2687682
b110100 &
b110100 %
#2687686
b11010 &
b11010 %
#2687690
b1101 &
b1101 %
#2687694
b101000 &
b101000 %
#2687698
b10100 &
b10100 %
#2687702
b1010 &
b1010 %
#2687706
b101 &
b101 %
#2687710
b10000 &
b10000 %
#2687714
b1000 &
b1000 %
#2687718
b100 &
b100 %
#2687722
b10 &
b10 %
#2687726
b1 &
1#
b1 %
#2687730
b0 &
b0 %
0#
0$
#4500012
