Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 21 15:55:17 2019
| Host         : is2751zv181 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file implement_clocks_timing_summary_routed.rpt -pb implement_clocks_timing_summary_routed.pb -rpx implement_clocks_timing_summary_routed.rpx -warn_on_violation
| Design       : implement_clocks
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line18/outgoing_CLK1MHZ_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line19/outgoing_CLK1MHZ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.539        0.000                      0                   37        0.170        0.000                      0                   37        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.539        0.000                      0                   37        0.170        0.000                      0                   37        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 2.264ns (50.772%)  route 2.195ns (49.228%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  nolabel_line23/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    nolabel_line23/ctr_reg[20]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.783 r  nolabel_line23/ctr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.783    nolabel_line23/ctr_reg[24]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  nolabel_line23/ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.598    15.021    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y66          FDRE                                         r  nolabel_line23/ctr_reg[25]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    nolabel_line23/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 2.169ns (49.700%)  route 2.195ns (50.300%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  nolabel_line23/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    nolabel_line23/ctr_reg[20]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.688 r  nolabel_line23/ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.688    nolabel_line23/ctr_reg[24]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  nolabel_line23/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.598    15.021    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y66          FDRE                                         r  nolabel_line23/ctr_reg[26]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    nolabel_line23/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.153ns (49.515%)  route 2.195ns (50.485%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  nolabel_line23/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    nolabel_line23/ctr_reg[20]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.672 r  nolabel_line23/ctr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.672    nolabel_line23/ctr_reg[24]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  nolabel_line23/ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.598    15.021    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y66          FDRE                                         r  nolabel_line23/ctr_reg[24]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    nolabel_line23/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.150ns (49.480%)  route 2.195ns (50.519%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  nolabel_line23/ctr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.669    nolabel_line23/ctr_reg[20]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[21]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    nolabel_line23/ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 2.129ns (49.235%)  route 2.195ns (50.765%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.648 r  nolabel_line23/ctr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.648    nolabel_line23/ctr_reg[20]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[23]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    nolabel_line23/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.055ns (48.351%)  route 2.195ns (51.649%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.574 r  nolabel_line23/ctr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.574    nolabel_line23/ctr_reg[20]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[22]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    nolabel_line23/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 2.039ns (48.156%)  route 2.195ns (51.844%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  nolabel_line23/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    nolabel_line23/ctr_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.558 r  nolabel_line23/ctr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.558    nolabel_line23/ctr_reg[20]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[20]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    nolabel_line23/ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 2.036ns (48.119%)  route 2.195ns (51.881%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  nolabel_line23/ctr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.555    nolabel_line23/ctr_reg[16]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  nolabel_line23/ctr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y64          FDRE                                         r  nolabel_line23/ctr_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    nolabel_line23/ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 2.015ns (47.861%)  route 2.195ns (52.139%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.534 r  nolabel_line23/ctr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.534    nolabel_line23/ctr_reg[16]_i_1_n_4
    SLICE_X0Y64          FDRE                                         r  nolabel_line23/ctr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y64          FDRE                                         r  nolabel_line23/ctr_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    nolabel_line23/ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line23/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.941ns (46.928%)  route 2.195ns (53.072%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y62          FDRE                                         r  nolabel_line23/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line23/ctr_reg[10]/Q
                         net (fo=2, routed)           0.841     6.621    nolabel_line23/ctr_reg[10]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.745 r  nolabel_line23/outgoing_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.560    nolabel_line23/outgoing_CLK_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  nolabel_line23/outgoing_CLK_i_2/O
                         net (fo=28, routed)          0.539     8.223    nolabel_line23/load
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.347 r  nolabel_line23/ctr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.347    nolabel_line23/ctr[0]_i_5_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.879 r  nolabel_line23/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    nolabel_line23/ctr_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  nolabel_line23/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    nolabel_line23/ctr_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  nolabel_line23/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    nolabel_line23/ctr_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  nolabel_line23/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    nolabel_line23/ctr_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.460 r  nolabel_line23/ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.460    nolabel_line23/ctr_reg[16]_i_1_n_5
    SLICE_X0Y64          FDRE                                         r  nolabel_line23/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y64          FDRE                                         r  nolabel_line23/ctr_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    nolabel_line23/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line18/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X3Y96          FDRE                                         r  nolabel_line18/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line18/ctr_reg[2]/Q
                         net (fo=7, routed)           0.125     1.790    nolabel_line18/ctr_reg[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.048     1.838 r  nolabel_line18/ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.838    nolabel_line18/p_0_in[4]
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[4]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.131     1.667    nolabel_line18/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line18/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X3Y96          FDRE                                         r  nolabel_line18/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line18/ctr_reg[2]/Q
                         net (fo=7, routed)           0.125     1.790    nolabel_line18/ctr_reg[2]
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.045     1.835 r  nolabel_line18/ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line18/p_0_in[3]
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121     1.657    nolabel_line18/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line18/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/outgoing_CLK1MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.595%)  route 0.130ns (38.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  nolabel_line18/ctr_reg[6]/Q
                         net (fo=3, routed)           0.130     1.818    nolabel_line18/ctr_reg[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  nolabel_line18/outgoing_CLK1MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.863    nolabel_line18/outgoing_CLK1MHZ_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  nolabel_line18/outgoing_CLK1MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.878     2.043    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y97          FDRE                                         r  nolabel_line18/outgoing_CLK1MHZ_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     1.661    nolabel_line18/outgoing_CLK1MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line18/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.144%)  route 0.127ns (37.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  nolabel_line18/ctr_reg[6]/Q
                         net (fo=3, routed)           0.127     1.815    nolabel_line18/ctr_reg[6]
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  nolabel_line18/ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.860    nolabel_line18/p_0_in[7]
    SLICE_X3Y97          FDRE                                         r  nolabel_line18/ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.878     2.043    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X3Y97          FDRE                                         r  nolabel_line18/ctr_reg[7]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.091     1.631    nolabel_line18/ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line18/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.897%)  route 0.194ns (51.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X3Y96          FDRE                                         r  nolabel_line18/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line18/ctr_reg[2]/Q
                         net (fo=7, routed)           0.194     1.859    nolabel_line18/ctr_reg[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  nolabel_line18/ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.904    nolabel_line18/p_0_in[5]
    SLICE_X2Y97          FDRE                                         r  nolabel_line18/ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.878     2.043    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y97          FDRE                                         r  nolabel_line18/ctr_reg[5]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120     1.660    nolabel_line18/ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line18/ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.933%)  route 0.122ns (33.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  nolabel_line18/ctr_reg[4]/Q
                         net (fo=5, routed)           0.122     1.793    nolabel_line18/ctr_reg[4]
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.099     1.892 r  nolabel_line18/ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.892    nolabel_line18/p_0_in[6]
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    nolabel_line18/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X2Y96          FDRE                                         r  nolabel_line18/ctr_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121     1.644    nolabel_line18/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line23/outgoing_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/outgoing_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X1Y63          FDRE                                         r  nolabel_line23/outgoing_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line23/outgoing_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.829    nolabel_line23/outgoing_CLK_reg_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  nolabel_line23/outgoing_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.874    nolabel_line23/outgoing_CLK_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  nolabel_line23/outgoing_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X1Y63          FDRE                                         r  nolabel_line23/outgoing_CLK_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.091     1.610    nolabel_line23/outgoing_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 nolabel_line23/ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line23/ctr_reg[23]/Q
                         net (fo=2, routed)           0.172     1.832    nolabel_line23/ctr_reg[23]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  nolabel_line23/ctr[20]_i_2/O
                         net (fo=1, routed)           0.000     1.877    nolabel_line23/ctr[20]_i_2_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.940 r  nolabel_line23/ctr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    nolabel_line23/ctr_reg[20]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.871     2.036    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line23/ctr_reg[23]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    nolabel_line23/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 nolabel_line23/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y61          FDRE                                         r  nolabel_line23/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line23/ctr_reg[7]/Q
                         net (fo=2, routed)           0.172     1.834    nolabel_line23/ctr_reg[7]
    SLICE_X0Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  nolabel_line23/ctr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.879    nolabel_line23/ctr[4]_i_2_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  nolabel_line23/ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line23/ctr_reg[4]_i_1_n_4
    SLICE_X0Y61          FDRE                                         r  nolabel_line23/ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y61          FDRE                                         r  nolabel_line23/ctr_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    nolabel_line23/ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 nolabel_line23/ctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y63          FDRE                                         r  nolabel_line23/ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line23/ctr_reg[15]/Q
                         net (fo=2, routed)           0.172     1.832    nolabel_line23/ctr_reg[15]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  nolabel_line23/ctr[12]_i_2/O
                         net (fo=1, routed)           0.000     1.877    nolabel_line23/ctr[12]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.940 r  nolabel_line23/ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    nolabel_line23/ctr_reg[12]_i_1_n_4
    SLICE_X0Y63          FDRE                                         r  nolabel_line23/ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF_inst_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    nolabel_line23/CLK100MHZ_IBUF_inst_n_0_BUFG
    SLICE_X0Y63          FDRE                                         r  nolabel_line23/ctr_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    nolabel_line23/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_inst_n_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     nolabel_line18/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     nolabel_line18/ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     nolabel_line18/ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     nolabel_line18/ctr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     nolabel_line18/ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     nolabel_line18/ctr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     nolabel_line18/ctr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     nolabel_line18/ctr_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     nolabel_line18/outgoing_CLK1MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     nolabel_line18/ctr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line23/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line23/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line23/ctr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line23/ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line23/ctr_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line23/ctr_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line23/ctr_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line23/ctr_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line23/ctr_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line23/ctr_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line23/ctr_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     nolabel_line18/ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     nolabel_line18/ctr_reg[2]/C



