<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pmap.h source code [netbsd/sys/arch/i386/include/pmap.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="vm_page_md "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/i386/include/pmap.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>i386</a>/<a href='./'>include</a>/<a href='pmap.h.html'>pmap.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pmap.h,v 1.123 2019/03/09 09:09:56 maxv Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997 Charles D. Cranor and Washington University.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="18">18</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="20">20</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="21">21</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="22">22</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="23">23</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="24">24</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Copyright (c) 2001 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="30">30</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * Written by Frank van der Linden for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="35">35</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="36">36</th><td><i> * are met:</i></td></tr>
<tr><th id="37">37</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="38">38</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="39">39</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="40">40</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="41">41</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="42">42</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="43">43</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="44">44</th><td><i> *      This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="45">45</th><td><i> *      Wasabi Systems, Inc.</i></td></tr>
<tr><th id="46">46</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="47">47</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="48">48</th><td><i> *    written permission.</i></td></tr>
<tr><th id="49">49</th><td><i> *</i></td></tr>
<tr><th id="50">50</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="51">51</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="52">52</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="53">53</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="54">54</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="55">55</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="56">56</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="57">57</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="58">58</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="59">59</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="60">60</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="61">61</th><td><i> */</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#<span data-ppcond="63">ifndef</span>	<span class="macro" data-ref="_M/_I386_PMAP_H_">_I386_PMAP_H_</span></u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/_I386_PMAP_H_" data-ref="_M/_I386_PMAP_H_">_I386_PMAP_H_</dfn></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="66">if</span> defined(<span class="macro" data-ref="_M/_KERNEL_OPT">_KERNEL_OPT</span>)</u></td></tr>
<tr><th id="67">67</th><td><u>#include "opt_user_ldt.h"</u></td></tr>
<tr><th id="68">68</th><td><u>#include "opt_xen.h"</u></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="66">endif</span></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../sys/atomic.h.html">&lt;sys/atomic.h&gt;</a></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="pte.h.html">&lt;i386/pte.h&gt;</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../amd64/include/segments.h.html">&lt;machine/segments.h&gt;</a></u></td></tr>
<tr><th id="75">75</th><td><u>#<span data-ppcond="75">if</span> defined(<a class="macro" href="../../../rump/include/opt/opt_rumpkernel.h.html#7" data-ref="_M/_KERNEL">_KERNEL</a>)</u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../amd64/include/cpufunc.h.html">&lt;machine/cpufunc.h&gt;</a></u></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="75">endif</span></u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../uvm/uvm_object.h.html">&lt;uvm/uvm_object.h&gt;</a></u></td></tr>
<tr><th id="80">80</th><td><u>#<span data-ppcond="80">ifdef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="81">81</th><td><u>#include &lt;xen/xenfunc.h&gt;</u></td></tr>
<tr><th id="82">82</th><td><u>#include &lt;xen/xenpmap.h&gt;</u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="80">endif</span> /* XENPV */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/*</i></td></tr>
<tr><th id="86">86</th><td><i> * see pte.h for a description of i386 MMU terminology and hardware</i></td></tr>
<tr><th id="87">87</th><td><i> * interface.</i></td></tr>
<tr><th id="88">88</th><td><i> *</i></td></tr>
<tr><th id="89">89</th><td><i> * a pmap describes a processes' 4GB virtual address space.  when PAE</i></td></tr>
<tr><th id="90">90</th><td><i> * is not in use, this virtual address space can be broken up into 1024 4MB</i></td></tr>
<tr><th id="91">91</th><td><i> * regions which are described by PDEs in the PDP.  the PDEs are defined as</i></td></tr>
<tr><th id="92">92</th><td><i> * follows:</i></td></tr>
<tr><th id="93">93</th><td><i> *</i></td></tr>
<tr><th id="94">94</th><td><i> * (ranges are inclusive -&gt; exclusive, just like vm_map_entry start/end)</i></td></tr>
<tr><th id="95">95</th><td><i> * (the following assumes that KERNBASE is 0xc0000000)</i></td></tr>
<tr><th id="96">96</th><td><i> *</i></td></tr>
<tr><th id="97">97</th><td><i> * PDE#s	VA range		usage</i></td></tr>
<tr><th id="98">98</th><td><i> * 0-&gt;766	0x0 -&gt; 0xbfc00000	user address space</i></td></tr>
<tr><th id="99">99</th><td><i> * 767		0xbfc00000-&gt;		recursive mapping of PDP (used for</i></td></tr>
<tr><th id="100">100</th><td><i> *			0xc0000000	linear mapping of PTPs)</i></td></tr>
<tr><th id="101">101</th><td><i> * 768-&gt;1023	0xc0000000-&gt;		kernel address space (constant</i></td></tr>
<tr><th id="102">102</th><td><i> *			0xffc00000	across all pmap's/processes)</i></td></tr>
<tr><th id="103">103</th><td><i> *			&lt;end&gt;</i></td></tr>
<tr><th id="104">104</th><td><i> *</i></td></tr>
<tr><th id="105">105</th><td><i> *</i></td></tr>
<tr><th id="106">106</th><td><i> * note: a recursive PDP mapping provides a way to map all the PTEs for</i></td></tr>
<tr><th id="107">107</th><td><i> * a 4GB address space into a linear chunk of virtual memory.  in other</i></td></tr>
<tr><th id="108">108</th><td><i> * words, the PTE for page 0 is the first int mapped into the 4MB recursive</i></td></tr>
<tr><th id="109">109</th><td><i> * area.  the PTE for page 1 is the second int.  the very last int in the</i></td></tr>
<tr><th id="110">110</th><td><i> * 4MB range is the PTE that maps VA 0xfffff000 (the last page in a 4GB</i></td></tr>
<tr><th id="111">111</th><td><i> * address).</i></td></tr>
<tr><th id="112">112</th><td><i> *</i></td></tr>
<tr><th id="113">113</th><td><i> * all pmap's PD's must have the same values in slots 768-&gt;1023 so that</i></td></tr>
<tr><th id="114">114</th><td><i> * the kernel is always mapped in every process.  these values are loaded</i></td></tr>
<tr><th id="115">115</th><td><i> * into the PD at pmap creation time.</i></td></tr>
<tr><th id="116">116</th><td><i> *</i></td></tr>
<tr><th id="117">117</th><td><i> * at any one time only one pmap can be active on a processor.  this is</i></td></tr>
<tr><th id="118">118</th><td><i> * the pmap whose PDP is pointed to by processor register %cr3.  this pmap</i></td></tr>
<tr><th id="119">119</th><td><i> * will have all its PTEs mapped into memory at the recursive mapping</i></td></tr>
<tr><th id="120">120</th><td><i> * point (slot #767 as show above).  when the pmap code wants to find the</i></td></tr>
<tr><th id="121">121</th><td><i> * PTE for a virtual address, all it has to do is the following:</i></td></tr>
<tr><th id="122">122</th><td><i> *</i></td></tr>
<tr><th id="123">123</th><td><i> * address of PTE = (767 * 4MB) + (VA / PAGE_SIZE) * sizeof(pt_entry_t)</i></td></tr>
<tr><th id="124">124</th><td><i> *                = 0xbfc00000 + (VA / 4096) * 4</i></td></tr>
<tr><th id="125">125</th><td><i> *</i></td></tr>
<tr><th id="126">126</th><td><i> * what happens if the pmap layer is asked to perform an operation</i></td></tr>
<tr><th id="127">127</th><td><i> * on a pmap that is not the one which is currently active?  in that</i></td></tr>
<tr><th id="128">128</th><td><i> * case we temporarily load this pmap, perform the operation, and mark</i></td></tr>
<tr><th id="129">129</th><td><i> * the currently active one as pending lazy reload.</i></td></tr>
<tr><th id="130">130</th><td><i> *</i></td></tr>
<tr><th id="131">131</th><td><i> * the following figure shows the effects of the recursive PDP mapping:</i></td></tr>
<tr><th id="132">132</th><td><i> *</i></td></tr>
<tr><th id="133">133</th><td><i> *   PDP (%cr3)</i></td></tr>
<tr><th id="134">134</th><td><i> *   +----+</i></td></tr>
<tr><th id="135">135</th><td><i> *   |   0| -&gt; PTP#0 that maps VA 0x0 -&gt; 0x400000</i></td></tr>
<tr><th id="136">136</th><td><i> *   |    |</i></td></tr>
<tr><th id="137">137</th><td><i> *   |    |</i></td></tr>
<tr><th id="138">138</th><td><i> *   | 767| -&gt; points back to PDP (%cr3) mapping VA 0xbfc00000 -&gt; 0xc0000000</i></td></tr>
<tr><th id="139">139</th><td><i> *   | 768| -&gt; first kernel PTP (maps 0xc0000000 -&gt; 0xc0400000)</i></td></tr>
<tr><th id="140">140</th><td><i> *   |    |</i></td></tr>
<tr><th id="141">141</th><td><i> *   +----+</i></td></tr>
<tr><th id="142">142</th><td><i> *</i></td></tr>
<tr><th id="143">143</th><td><i> * note that the PDE#767 VA (0xbfc00000) is defined as "PTE_BASE"</i></td></tr>
<tr><th id="144">144</th><td><i> *</i></td></tr>
<tr><th id="145">145</th><td><i> * starting at VA 0xbfc00000 the current active PDP (%cr3) acts as a</i></td></tr>
<tr><th id="146">146</th><td><i> * PTP:</i></td></tr>
<tr><th id="147">147</th><td><i> *</i></td></tr>
<tr><th id="148">148</th><td><i> * PTP#767 == PDP(%cr3) =&gt; maps VA 0xbfc00000 -&gt; 0xc0000000</i></td></tr>
<tr><th id="149">149</th><td><i> *   +----+</i></td></tr>
<tr><th id="150">150</th><td><i> *   |   0| -&gt; maps the contents of PTP#0 at VA 0xbfc00000-&gt;0xbfc01000</i></td></tr>
<tr><th id="151">151</th><td><i> *   |    |</i></td></tr>
<tr><th id="152">152</th><td><i> *   |    |</i></td></tr>
<tr><th id="153">153</th><td><i> *   | 767| -&gt; maps contents of PTP#767 (the PDP) at VA 0xbfeff000</i></td></tr>
<tr><th id="154">154</th><td><i> *   | 768| -&gt; maps contents of first kernel PTP</i></td></tr>
<tr><th id="155">155</th><td><i> *   |    |</i></td></tr>
<tr><th id="156">156</th><td><i> *   |1023|</i></td></tr>
<tr><th id="157">157</th><td><i> *   +----+</i></td></tr>
<tr><th id="158">158</th><td><i> *</i></td></tr>
<tr><th id="159">159</th><td><i> * note that mapping of the PDP at PTP#767's VA (0xbfeff000) is</i></td></tr>
<tr><th id="160">160</th><td><i> * defined as "PDP_BASE".... within that mapping there are two</i></td></tr>
<tr><th id="161">161</th><td><i> * defines:</i></td></tr>
<tr><th id="162">162</th><td><i> *   "PDP_PDE" (0xbfeffbfc) is the VA of the PDE in the PDP</i></td></tr>
<tr><th id="163">163</th><td><i> *      which points back to itself.</i></td></tr>
<tr><th id="164">164</th><td><i> *</i></td></tr>
<tr><th id="165">165</th><td><i> * - PAE support -</i></td></tr>
<tr><th id="166">166</th><td><i> * ---------------</i></td></tr>
<tr><th id="167">167</th><td><i> *</i></td></tr>
<tr><th id="168">168</th><td><i> * PAE adds another layer of indirection during address translation, breaking</i></td></tr>
<tr><th id="169">169</th><td><i> * up the translation process in 3 different levels:</i></td></tr>
<tr><th id="170">170</th><td><i> * - L3 page directory, containing 4 * 64-bits addresses (index determined by</i></td></tr>
<tr><th id="171">171</th><td><i> * bits [31:30] from the virtual address). This breaks up the address space</i></td></tr>
<tr><th id="172">172</th><td><i> * in 4 1GB regions.</i></td></tr>
<tr><th id="173">173</th><td><i> * - the PD (L2), containing 512 64-bits addresses, breaking each L3 region</i></td></tr>
<tr><th id="174">174</th><td><i> * in 512 * 2MB regions.</i></td></tr>
<tr><th id="175">175</th><td><i> * - the PT (L1), also containing 512 64-bits addresses (at L1, the size of</i></td></tr>
<tr><th id="176">176</th><td><i> * the pages is still 4K).</i></td></tr>
<tr><th id="177">177</th><td><i> *</i></td></tr>
<tr><th id="178">178</th><td><i> * The kernel virtual space is mapped by the last entry in the L3 page,</i></td></tr>
<tr><th id="179">179</th><td><i> * the first 3 entries mapping the user VA space.</i></td></tr>
<tr><th id="180">180</th><td><i> *</i></td></tr>
<tr><th id="181">181</th><td><i> * Because the L3 has only 4 entries of 1GB each, we can't use recursive</i></td></tr>
<tr><th id="182">182</th><td><i> * mappings at this level for PDP_PDE (this would eat up 2 of the 4GB</i></td></tr>
<tr><th id="183">183</th><td><i> * virtual space). There are also restrictions imposed by Xen on the</i></td></tr>
<tr><th id="184">184</th><td><i> * last entry of the L3 PD (reference count to this page cannot be</i></td></tr>
<tr><th id="185">185</th><td><i> * bigger than 1), which makes it hard to use one L3 page per pmap to</i></td></tr>
<tr><th id="186">186</th><td><i> * switch between pmaps using %cr3.</i></td></tr>
<tr><th id="187">187</th><td><i> *</i></td></tr>
<tr><th id="188">188</th><td><i> * As such, each CPU gets its own L3 page that is always loaded into its %cr3</i></td></tr>
<tr><th id="189">189</th><td><i> * (ci_pae_l3_pd in the associated cpu_info struct). We claim that the VM has</i></td></tr>
<tr><th id="190">190</th><td><i> * only a 2-level PTP (similar to the non-PAE case). L2 PD is now 4 contiguous</i></td></tr>
<tr><th id="191">191</th><td><i> * pages long (corresponding to the 4 entries of the L3), and the different</i></td></tr>
<tr><th id="192">192</th><td><i> * index/slots (like PDP_PDE) are adapted accordingly.</i></td></tr>
<tr><th id="193">193</th><td><i> * </i></td></tr>
<tr><th id="194">194</th><td><i> * Kernel space remains in L3[3], L3[0-2] maps the user VA space. Switching</i></td></tr>
<tr><th id="195">195</th><td><i> * between pmaps consists in modifying the first 3 entries of the CPU's L3 page.</i></td></tr>
<tr><th id="196">196</th><td><i> *</i></td></tr>
<tr><th id="197">197</th><td><i> * PTE_BASE will need 4 entries in the L2 PD pages to map the L2 pages</i></td></tr>
<tr><th id="198">198</th><td><i> * recursively.</i></td></tr>
<tr><th id="199">199</th><td><i> *</i></td></tr>
<tr><th id="200">200</th><td><i> * In addition, for Xen, we can't recursively map L3[3] (Xen wants the ref</i></td></tr>
<tr><th id="201">201</th><td><i> * count on this page to be exactly one), so we use a shadow PD page for</i></td></tr>
<tr><th id="202">202</th><td><i> * the last L2 PD. The shadow page could be static too, but to make pm_pdir[]</i></td></tr>
<tr><th id="203">203</th><td><i> * contiguous we'll allocate/copy one page per pmap.</i></td></tr>
<tr><th id="204">204</th><td><i> */</i></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/*</i></td></tr>
<tr><th id="207">207</th><td><i> * Mask to get rid of the sign-extended part of addresses.</i></td></tr>
<tr><th id="208">208</th><td><i> */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/VA_SIGN_MASK" data-ref="_M/VA_SIGN_MASK">VA_SIGN_MASK</dfn>		0</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/VA_SIGN_NEG" data-ref="_M/VA_SIGN_NEG">VA_SIGN_NEG</dfn>(va)		((va) | VA_SIGN_MASK)</u></td></tr>
<tr><th id="211">211</th><td><i>/*</i></td></tr>
<tr><th id="212">212</th><td><i> * XXXfvdl this one's not right.</i></td></tr>
<tr><th id="213">213</th><td><i> */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/VA_SIGN_POS" data-ref="_M/VA_SIGN_POS">VA_SIGN_POS</dfn>(va)		((va) &amp; ~VA_SIGN_MASK)</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/*</i></td></tr>
<tr><th id="217">217</th><td><i> * the following defines identify the slots used as described above.</i></td></tr>
<tr><th id="218">218</th><td><i> */</i></td></tr>
<tr><th id="219">219</th><td><u>#<span data-ppcond="219">ifdef</span> <span class="macro" data-ref="_M/PAE">PAE</span></u></td></tr>
<tr><th id="220">220</th><td><u>#define L2_SLOT_PTE	(KERNBASE/NBPD_L2-4) /* 1532: for recursive PDP map */</u></td></tr>
<tr><th id="221">221</th><td><u>#define L2_SLOT_KERN	(KERNBASE/NBPD_L2)   /* 1536: start of kernel space */</u></td></tr>
<tr><th id="222">222</th><td><u>#<span data-ppcond="219">else</span> /* PAE */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/L2_SLOT_PTE" data-ref="_M/L2_SLOT_PTE">L2_SLOT_PTE</dfn>	(KERNBASE/NBPD_L2-1) /* 767: for recursive PDP map */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/L2_SLOT_KERN" data-ref="_M/L2_SLOT_KERN">L2_SLOT_KERN</dfn>	(KERNBASE/NBPD_L2)   /* 768: start of kernel space */</u></td></tr>
<tr><th id="225">225</th><td><u>#<span data-ppcond="219">endif</span> /* PAE */</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/L2_SLOT_KERNBASE" data-ref="_M/L2_SLOT_KERNBASE">L2_SLOT_KERNBASE</dfn> L2_SLOT_KERN</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/PDIR_SLOT_KERN" data-ref="_M/PDIR_SLOT_KERN">PDIR_SLOT_KERN</dfn>	L2_SLOT_KERN</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/PDIR_SLOT_PTE" data-ref="_M/PDIR_SLOT_PTE">PDIR_SLOT_PTE</dfn>	L2_SLOT_PTE</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/*</i></td></tr>
<tr><th id="233">233</th><td><i> * the following defines give the virtual addresses of various MMU</i></td></tr>
<tr><th id="234">234</th><td><i> * data structures:</i></td></tr>
<tr><th id="235">235</th><td><i> * PTE_BASE: the base VA of the linear PTE mappings</i></td></tr>
<tr><th id="236">236</th><td><i> * PDP_BASE: the base VA of the recursive mapping of the PDP</i></td></tr>
<tr><th id="237">237</th><td><i> * PDP_PDE: the VA of the PDE that points back to the PDP</i></td></tr>
<tr><th id="238">238</th><td><i> */</i></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/PTE_BASE" data-ref="_M/PTE_BASE">PTE_BASE</dfn>  ((pt_entry_t *) (PDIR_SLOT_PTE * NBPD_L2))</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/L1_BASE" data-ref="_M/L1_BASE">L1_BASE</dfn>		PTE_BASE</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/L2_BASE" data-ref="_M/L2_BASE">L2_BASE</dfn> ((pd_entry_t *)((char *)L1_BASE + L2_SLOT_PTE * NBPD_L1))</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/PDP_PDE" data-ref="_M/PDP_PDE">PDP_PDE</dfn>		(L2_BASE + PDIR_SLOT_PTE)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/PDP_BASE" data-ref="_M/PDP_BASE">PDP_BASE</dfn>	L2_BASE</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>/* largest value (-1 for APTP space) */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/NKL2_MAX_ENTRIES" data-ref="_M/NKL2_MAX_ENTRIES">NKL2_MAX_ENTRIES</dfn>	(NTOPLEVEL_PDES - (KERNBASE/NBPD_L2) - 1)</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/NKL1_MAX_ENTRIES" data-ref="_M/NKL1_MAX_ENTRIES">NKL1_MAX_ENTRIES</dfn>	(unsigned long)(NKL2_MAX_ENTRIES * NPDPG)</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/NKL2_KIMG_ENTRIES" data-ref="_M/NKL2_KIMG_ENTRIES">NKL2_KIMG_ENTRIES</dfn>	0	/* XXX unused */</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/NKL2_START_ENTRIES" data-ref="_M/NKL2_START_ENTRIES">NKL2_START_ENTRIES</dfn>	0	/* XXX computed on runtime */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/NKL1_START_ENTRIES" data-ref="_M/NKL1_START_ENTRIES">NKL1_START_ENTRIES</dfn>	0	/* XXX unused */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#<span data-ppcond="259">ifndef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/NTOPLEVEL_PDES" data-ref="_M/NTOPLEVEL_PDES">NTOPLEVEL_PDES</dfn>		(PAGE_SIZE * PDP_SIZE / (sizeof (pd_entry_t)))</u></td></tr>
<tr><th id="261">261</th><td><u>#<span data-ppcond="259">else</span>	/* !XENPV */</u></td></tr>
<tr><th id="262">262</th><td><u>#ifdef  PAE</u></td></tr>
<tr><th id="263">263</th><td><u>#define NTOPLEVEL_PDES		1964	/* 1964-2047 reserved by Xen */</u></td></tr>
<tr><th id="264">264</th><td><u>#else	/* PAE */</u></td></tr>
<tr><th id="265">265</th><td><u>#define NTOPLEVEL_PDES		1008	/* 1008-1023 reserved by Xen */</u></td></tr>
<tr><th id="266">266</th><td><u>#endif	/* PAE */</u></td></tr>
<tr><th id="267">267</th><td><u>#<span data-ppcond="259">endif</span>  /* !XENPV */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/NPDPG" data-ref="_M/NPDPG">NPDPG</dfn>			(PAGE_SIZE / sizeof (pd_entry_t))</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/PTP_MASK_INITIALIZER" data-ref="_M/PTP_MASK_INITIALIZER">PTP_MASK_INITIALIZER</dfn>	{ L1_MASK, L2_MASK }</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/PTP_FRAME_INITIALIZER" data-ref="_M/PTP_FRAME_INITIALIZER">PTP_FRAME_INITIALIZER</dfn>	{ L1_FRAME, L2_FRAME }</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/PTP_SHIFT_INITIALIZER" data-ref="_M/PTP_SHIFT_INITIALIZER">PTP_SHIFT_INITIALIZER</dfn>	{ L1_SHIFT, L2_SHIFT }</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/NKPTP_INITIALIZER" data-ref="_M/NKPTP_INITIALIZER">NKPTP_INITIALIZER</dfn>	{ NKL1_START_ENTRIES, NKL2_START_ENTRIES }</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/NKPTPMAX_INITIALIZER" data-ref="_M/NKPTPMAX_INITIALIZER">NKPTPMAX_INITIALIZER</dfn>	{ NKL1_MAX_ENTRIES, NKL2_MAX_ENTRIES }</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/NBPD_INITIALIZER" data-ref="_M/NBPD_INITIALIZER">NBPD_INITIALIZER</dfn>	{ NBPD_L1, NBPD_L2 }</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/PDES_INITIALIZER" data-ref="_M/PDES_INITIALIZER">PDES_INITIALIZER</dfn>	{ L2_BASE }</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/PTP_LEVELS" data-ref="_M/PTP_LEVELS">PTP_LEVELS</dfn>	2</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/*</i></td></tr>
<tr><th id="281">281</th><td><i> * PTE_AVL usage: we make use of the ignored bits of the PTE</i></td></tr>
<tr><th id="282">282</th><td><i> */</i></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/PTE_WIRED" data-ref="_M/PTE_WIRED">PTE_WIRED</dfn>	PTE_AVL1	/* Wired Mapping */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/PTE_PVLIST" data-ref="_M/PTE_PVLIST">PTE_PVLIST</dfn>	PTE_AVL2	/* Mapping has entry on pvlist */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/PTE_X" data-ref="_M/PTE_X">PTE_X</dfn>		PTE_AVL3	/* Executable */</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* XXX To be deleted. */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/PG_W" data-ref="_M/PG_W">PG_W</dfn>		PTE_WIRED</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/PG_PVLIST" data-ref="_M/PG_PVLIST">PG_PVLIST</dfn>	PTE_PVLIST</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/PG_X" data-ref="_M/PG_X">PG_X</dfn>		PTE_X</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#include <a href="../../x86/include/pmap.h.html">&lt;x86/pmap.h&gt;</a></u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#<span data-ppcond="294">ifndef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/pmap_pa2pte" data-ref="_M/pmap_pa2pte">pmap_pa2pte</dfn>(a)			(a)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/pmap_pte2pa" data-ref="_M/pmap_pte2pa">pmap_pte2pa</dfn>(a)			((a) &amp; PTE_FRAME)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/pmap_pte_set" data-ref="_M/pmap_pte_set">pmap_pte_set</dfn>(p, n)		do { *(p) = (n); } while (0)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/pmap_pte_flush" data-ref="_M/pmap_pte_flush">pmap_pte_flush</dfn>()		/* nothing */</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#<span data-ppcond="300">ifdef</span> <span class="macro" data-ref="_M/PAE">PAE</span></u></td></tr>
<tr><th id="301">301</th><td><u>#define pmap_pte_cas(p, o, n)		atomic_cas_64((p), (o), (n))</u></td></tr>
<tr><th id="302">302</th><td><u>#define pmap_pte_testset(p, n)		\</u></td></tr>
<tr><th id="303">303</th><td><u>    atomic_swap_64((volatile uint64_t *)p, n)</u></td></tr>
<tr><th id="304">304</th><td><u>#define pmap_pte_setbits(p, b)		\</u></td></tr>
<tr><th id="305">305</th><td><u>    atomic_or_64((volatile uint64_t *)p, b)</u></td></tr>
<tr><th id="306">306</th><td><u>#define pmap_pte_clearbits(p, b)	\</u></td></tr>
<tr><th id="307">307</th><td><u>    atomic_and_64((volatile uint64_t *)p, ~(b))</u></td></tr>
<tr><th id="308">308</th><td><u>#<span data-ppcond="300">else</span> /* PAE */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/pmap_pte_cas" data-ref="_M/pmap_pte_cas">pmap_pte_cas</dfn>(p, o, n)		atomic_cas_32((p), (o), (n))</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/pmap_pte_testset" data-ref="_M/pmap_pte_testset">pmap_pte_testset</dfn>(p, n)		\</u></td></tr>
<tr><th id="311">311</th><td><u>    atomic_swap_ulong((volatile unsigned long *)p, n)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/pmap_pte_setbits" data-ref="_M/pmap_pte_setbits">pmap_pte_setbits</dfn>(p, b)		\</u></td></tr>
<tr><th id="313">313</th><td><u>    atomic_or_ulong((volatile unsigned long *)p, b)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/pmap_pte_clearbits" data-ref="_M/pmap_pte_clearbits">pmap_pte_clearbits</dfn>(p, b)	\</u></td></tr>
<tr><th id="315">315</th><td><u>    atomic_and_ulong((volatile unsigned long *)p, ~(b))</u></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="300">endif</span> /* PAE */</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="294">else</span> /* XENPV */</u></td></tr>
<tr><th id="319">319</th><td><b>extern</b> kmutex_t pte_lock;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><em>static</em> <b>__inline</b> pt_entry_t</td></tr>
<tr><th id="322">322</th><td>pmap_pa2pte(paddr_t pa)</td></tr>
<tr><th id="323">323</th><td>{</td></tr>
<tr><th id="324">324</th><td>	<b>return</b> (pt_entry_t)xpmap_ptom_masked(pa);</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><em>static</em> <b>__inline</b> paddr_t</td></tr>
<tr><th id="328">328</th><td>pmap_pte2pa(pt_entry_t pte)</td></tr>
<tr><th id="329">329</th><td>{</td></tr>
<tr><th id="330">330</th><td>	<b>return</b> xpmap_mtop_masked(pte &amp; PTE_FRAME);</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td><em>static</em> <b>__inline</b> <em>void</em></td></tr>
<tr><th id="333">333</th><td>pmap_pte_set(pt_entry_t *pte, pt_entry_t npte)</td></tr>
<tr><th id="334">334</th><td>{</td></tr>
<tr><th id="335">335</th><td>	<em>int</em> s = splvm();</td></tr>
<tr><th id="336">336</th><td>	xpq_queue_pte_update(xpmap_ptetomach(pte), npte);</td></tr>
<tr><th id="337">337</th><td>	splx(s);</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><em>static</em> <b>__inline</b> pt_entry_t</td></tr>
<tr><th id="341">341</th><td>pmap_pte_cas(<em>volatile</em> pt_entry_t *ptep, pt_entry_t o, pt_entry_t n)</td></tr>
<tr><th id="342">342</th><td>{</td></tr>
<tr><th id="343">343</th><td>	pt_entry_t opte;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>	mutex_enter(&amp;pte_lock);</td></tr>
<tr><th id="346">346</th><td>	opte = *ptep;</td></tr>
<tr><th id="347">347</th><td>	<b>if</b> (opte == o) {</td></tr>
<tr><th id="348">348</th><td>		xpq_queue_pte_update(xpmap_ptetomach(__UNVOLATILE(ptep)), n);</td></tr>
<tr><th id="349">349</th><td>		xpq_flush_queue();</td></tr>
<tr><th id="350">350</th><td>	}</td></tr>
<tr><th id="351">351</th><td>	mutex_exit(&amp;pte_lock);</td></tr>
<tr><th id="352">352</th><td>	<b>return</b> opte;</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><em>static</em> <b>__inline</b> pt_entry_t</td></tr>
<tr><th id="356">356</th><td>pmap_pte_testset(<em>volatile</em> pt_entry_t *pte, pt_entry_t npte)</td></tr>
<tr><th id="357">357</th><td>{</td></tr>
<tr><th id="358">358</th><td>	pt_entry_t opte;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	mutex_enter(&amp;pte_lock);</td></tr>
<tr><th id="361">361</th><td>	opte = *pte;</td></tr>
<tr><th id="362">362</th><td>	xpq_queue_pte_update(xpmap_ptetomach(__UNVOLATILE(pte)),</td></tr>
<tr><th id="363">363</th><td>	    npte);</td></tr>
<tr><th id="364">364</th><td>	xpq_flush_queue();</td></tr>
<tr><th id="365">365</th><td>	mutex_exit(&amp;pte_lock);</td></tr>
<tr><th id="366">366</th><td>	<b>return</b> opte;</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>static</em> <b>__inline</b> <em>void</em></td></tr>
<tr><th id="370">370</th><td>pmap_pte_setbits(<em>volatile</em> pt_entry_t *pte, pt_entry_t bits)</td></tr>
<tr><th id="371">371</th><td>{</td></tr>
<tr><th id="372">372</th><td>	mutex_enter(&amp;pte_lock);</td></tr>
<tr><th id="373">373</th><td>	xpq_queue_pte_update(xpmap_ptetomach(__UNVOLATILE(pte)), (*pte) | bits);</td></tr>
<tr><th id="374">374</th><td>	xpq_flush_queue();</td></tr>
<tr><th id="375">375</th><td>	mutex_exit(&amp;pte_lock);</td></tr>
<tr><th id="376">376</th><td>}</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><em>static</em> <b>__inline</b> <em>void</em></td></tr>
<tr><th id="379">379</th><td>pmap_pte_clearbits(<em>volatile</em> pt_entry_t *pte, pt_entry_t bits)</td></tr>
<tr><th id="380">380</th><td>{	</td></tr>
<tr><th id="381">381</th><td>	mutex_enter(&amp;pte_lock);</td></tr>
<tr><th id="382">382</th><td>	xpq_queue_pte_update(xpmap_ptetomach(__UNVOLATILE(pte)),</td></tr>
<tr><th id="383">383</th><td>	    (*pte) &amp; ~bits);</td></tr>
<tr><th id="384">384</th><td>	xpq_flush_queue();</td></tr>
<tr><th id="385">385</th><td>	mutex_exit(&amp;pte_lock);</td></tr>
<tr><th id="386">386</th><td>}</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><em>static</em> <b>__inline</b> <em>void</em></td></tr>
<tr><th id="389">389</th><td>pmap_pte_flush(<em>void</em>)</td></tr>
<tr><th id="390">390</th><td>{</td></tr>
<tr><th id="391">391</th><td>	<em>int</em> s = splvm();</td></tr>
<tr><th id="392">392</th><td>	xpq_flush_queue();</td></tr>
<tr><th id="393">393</th><td>	splx(s);</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#<span data-ppcond="294">endif</span></u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><b>struct</b> <a class="type" href="../../../uvm/uvm_map.h.html#vm_map" title='vm_map' data-ref="vm_map" data-ref-filename="vm_map" id="vm_map">vm_map</a>;</td></tr>
<tr><th id="399">399</th><td><b>struct</b> <a class="type" href="frame.h.html#trapframe" title='trapframe' data-ref="trapframe" data-ref-filename="trapframe" id="trapframe">trapframe</a>;</td></tr>
<tr><th id="400">400</th><td><b>struct</b> <a class="type" href="pcb.h.html#pcb" title='pcb' data-ref="pcb" data-ref-filename="pcb" id="pcb">pcb</a>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>int</em>	<dfn class="decl fn" id="pmap_exec_fixup" title='pmap_exec_fixup' data-ref="pmap_exec_fixup" data-ref-filename="pmap_exec_fixup">pmap_exec_fixup</dfn>(<b>struct</b> <a class="type" href="../../../uvm/uvm_map.h.html#vm_map" title='vm_map' data-ref="vm_map" data-ref-filename="vm_map">vm_map</a> *, <b>struct</b> <a class="type" href="frame.h.html#trapframe" title='trapframe' data-ref="trapframe" data-ref-filename="trapframe">trapframe</a> *, <b>struct</b> <a class="type" href="pcb.h.html#pcb" title='pcb' data-ref="pcb" data-ref-filename="pcb">pcb</a> *);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#include <a href="../../x86/include/pmap_pv.h.html">&lt;x86/pmap_pv.h&gt;</a></u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/__HAVE_VM_PAGE_MD" data-ref="_M/__HAVE_VM_PAGE_MD">__HAVE_VM_PAGE_MD</dfn></u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/VM_MDPAGE_INIT" data-ref="_M/VM_MDPAGE_INIT">VM_MDPAGE_INIT</dfn>(pg) \</u></td></tr>
<tr><th id="408">408</th><td><u>	memset(&amp;(pg)-&gt;mdpage, 0, sizeof((pg)-&gt;mdpage)); \</u></td></tr>
<tr><th id="409">409</th><td><u>	PMAP_PAGE_INIT(&amp;(pg)-&gt;mdpage.mp_pp)</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><b>struct</b> <dfn class="type def" id="vm_page_md" title='vm_page_md' data-ref="vm_page_md" data-ref-filename="vm_page_md">vm_page_md</dfn> {</td></tr>
<tr><th id="412">412</th><td>	<b>struct</b> <a class="type" href="../../x86/include/pmap_pv.h.html#pmap_page" title='pmap_page' data-ref="pmap_page" data-ref-filename="pmap_page">pmap_page</a> <dfn class="decl field" id="vm_page_md::mp_pp" title='vm_page_md::mp_pp' data-ref="vm_page_md::mp_pp" data-ref-filename="vm_page_md..mp_pp">mp_pp</dfn>;</td></tr>
<tr><th id="413">413</th><td>};</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#<span data-ppcond="63">endif</span>	/* _I386_PMAP_H_ */</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../compat/common/kern_time_50.c.html'>netbsd/sys/compat/common/kern_time_50.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
