#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb6cd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb3a320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb41a90 .functor NOT 1, L_0xb99070, C4<0>, C4<0>, C4<0>;
L_0xb98e50 .functor XOR 2, L_0xb98cf0, L_0xb98db0, C4<00>, C4<00>;
L_0xb98f60 .functor XOR 2, L_0xb98e50, L_0xb98ec0, C4<00>, C4<00>;
v0xb95470_0 .net *"_ivl_10", 1 0, L_0xb98ec0;  1 drivers
v0xb95570_0 .net *"_ivl_12", 1 0, L_0xb98f60;  1 drivers
v0xb95650_0 .net *"_ivl_2", 1 0, L_0xb98c30;  1 drivers
v0xb95710_0 .net *"_ivl_4", 1 0, L_0xb98cf0;  1 drivers
v0xb957f0_0 .net *"_ivl_6", 1 0, L_0xb98db0;  1 drivers
v0xb95920_0 .net *"_ivl_8", 1 0, L_0xb98e50;  1 drivers
v0xb95a00_0 .net "a", 0 0, v0xb93110_0;  1 drivers
v0xb95aa0_0 .net "b", 0 0, v0xb931b0_0;  1 drivers
v0xb95b40_0 .net "c", 0 0, v0xb93250_0;  1 drivers
v0xb95be0_0 .var "clk", 0 0;
v0xb95c80_0 .net "d", 0 0, v0xb93390_0;  1 drivers
v0xb95d20_0 .net "out_pos_dut", 0 0, L_0xb98aa0;  1 drivers
v0xb95dc0_0 .net "out_pos_ref", 0 0, L_0xb97400;  1 drivers
v0xb95e60_0 .net "out_sop_dut", 0 0, L_0xb97c70;  1 drivers
v0xb95f00_0 .net "out_sop_ref", 0 0, L_0xb6e280;  1 drivers
v0xb95fa0_0 .var/2u "stats1", 223 0;
v0xb96040_0 .var/2u "strobe", 0 0;
v0xb961f0_0 .net "tb_match", 0 0, L_0xb99070;  1 drivers
v0xb962c0_0 .net "tb_mismatch", 0 0, L_0xb41a90;  1 drivers
v0xb96360_0 .net "wavedrom_enable", 0 0, v0xb93660_0;  1 drivers
v0xb96430_0 .net "wavedrom_title", 511 0, v0xb93700_0;  1 drivers
L_0xb98c30 .concat [ 1 1 0 0], L_0xb97400, L_0xb6e280;
L_0xb98cf0 .concat [ 1 1 0 0], L_0xb97400, L_0xb6e280;
L_0xb98db0 .concat [ 1 1 0 0], L_0xb98aa0, L_0xb97c70;
L_0xb98ec0 .concat [ 1 1 0 0], L_0xb97400, L_0xb6e280;
L_0xb99070 .cmp/eeq 2, L_0xb98c30, L_0xb98f60;
S_0xb3e7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb3a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb41e70 .functor AND 1, v0xb93250_0, v0xb93390_0, C4<1>, C4<1>;
L_0xb42250 .functor NOT 1, v0xb93110_0, C4<0>, C4<0>, C4<0>;
L_0xb42630 .functor NOT 1, v0xb931b0_0, C4<0>, C4<0>, C4<0>;
L_0xb428b0 .functor AND 1, L_0xb42250, L_0xb42630, C4<1>, C4<1>;
L_0xb59cf0 .functor AND 1, L_0xb428b0, v0xb93250_0, C4<1>, C4<1>;
L_0xb6e280 .functor OR 1, L_0xb41e70, L_0xb59cf0, C4<0>, C4<0>;
L_0xb96880 .functor NOT 1, v0xb931b0_0, C4<0>, C4<0>, C4<0>;
L_0xb968f0 .functor OR 1, L_0xb96880, v0xb93390_0, C4<0>, C4<0>;
L_0xb96a00 .functor AND 1, v0xb93250_0, L_0xb968f0, C4<1>, C4<1>;
L_0xb96ac0 .functor NOT 1, v0xb93110_0, C4<0>, C4<0>, C4<0>;
L_0xb96b90 .functor OR 1, L_0xb96ac0, v0xb931b0_0, C4<0>, C4<0>;
L_0xb96c00 .functor AND 1, L_0xb96a00, L_0xb96b90, C4<1>, C4<1>;
L_0xb96d80 .functor NOT 1, v0xb931b0_0, C4<0>, C4<0>, C4<0>;
L_0xb96df0 .functor OR 1, L_0xb96d80, v0xb93390_0, C4<0>, C4<0>;
L_0xb96d10 .functor AND 1, v0xb93250_0, L_0xb96df0, C4<1>, C4<1>;
L_0xb96f80 .functor NOT 1, v0xb93110_0, C4<0>, C4<0>, C4<0>;
L_0xb97080 .functor OR 1, L_0xb96f80, v0xb93390_0, C4<0>, C4<0>;
L_0xb97140 .functor AND 1, L_0xb96d10, L_0xb97080, C4<1>, C4<1>;
L_0xb972f0 .functor XNOR 1, L_0xb96c00, L_0xb97140, C4<0>, C4<0>;
v0xb413c0_0 .net *"_ivl_0", 0 0, L_0xb41e70;  1 drivers
v0xb417c0_0 .net *"_ivl_12", 0 0, L_0xb96880;  1 drivers
v0xb41ba0_0 .net *"_ivl_14", 0 0, L_0xb968f0;  1 drivers
v0xb41f80_0 .net *"_ivl_16", 0 0, L_0xb96a00;  1 drivers
v0xb42360_0 .net *"_ivl_18", 0 0, L_0xb96ac0;  1 drivers
v0xb42740_0 .net *"_ivl_2", 0 0, L_0xb42250;  1 drivers
v0xb429c0_0 .net *"_ivl_20", 0 0, L_0xb96b90;  1 drivers
v0xb91680_0 .net *"_ivl_24", 0 0, L_0xb96d80;  1 drivers
v0xb91760_0 .net *"_ivl_26", 0 0, L_0xb96df0;  1 drivers
v0xb91840_0 .net *"_ivl_28", 0 0, L_0xb96d10;  1 drivers
v0xb91920_0 .net *"_ivl_30", 0 0, L_0xb96f80;  1 drivers
v0xb91a00_0 .net *"_ivl_32", 0 0, L_0xb97080;  1 drivers
v0xb91ae0_0 .net *"_ivl_36", 0 0, L_0xb972f0;  1 drivers
L_0x7fc9f0ae7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb91ba0_0 .net *"_ivl_38", 0 0, L_0x7fc9f0ae7018;  1 drivers
v0xb91c80_0 .net *"_ivl_4", 0 0, L_0xb42630;  1 drivers
v0xb91d60_0 .net *"_ivl_6", 0 0, L_0xb428b0;  1 drivers
v0xb91e40_0 .net *"_ivl_8", 0 0, L_0xb59cf0;  1 drivers
v0xb91f20_0 .net "a", 0 0, v0xb93110_0;  alias, 1 drivers
v0xb91fe0_0 .net "b", 0 0, v0xb931b0_0;  alias, 1 drivers
v0xb920a0_0 .net "c", 0 0, v0xb93250_0;  alias, 1 drivers
v0xb92160_0 .net "d", 0 0, v0xb93390_0;  alias, 1 drivers
v0xb92220_0 .net "out_pos", 0 0, L_0xb97400;  alias, 1 drivers
v0xb922e0_0 .net "out_sop", 0 0, L_0xb6e280;  alias, 1 drivers
v0xb923a0_0 .net "pos0", 0 0, L_0xb96c00;  1 drivers
v0xb92460_0 .net "pos1", 0 0, L_0xb97140;  1 drivers
L_0xb97400 .functor MUXZ 1, L_0x7fc9f0ae7018, L_0xb96c00, L_0xb972f0, C4<>;
S_0xb925e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb3a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb93110_0 .var "a", 0 0;
v0xb931b0_0 .var "b", 0 0;
v0xb93250_0 .var "c", 0 0;
v0xb932f0_0 .net "clk", 0 0, v0xb95be0_0;  1 drivers
v0xb93390_0 .var "d", 0 0;
v0xb93480_0 .var/2u "fail", 0 0;
v0xb93520_0 .var/2u "fail1", 0 0;
v0xb935c0_0 .net "tb_match", 0 0, L_0xb99070;  alias, 1 drivers
v0xb93660_0 .var "wavedrom_enable", 0 0;
v0xb93700_0 .var "wavedrom_title", 511 0;
E_0xb4d5b0/0 .event negedge, v0xb932f0_0;
E_0xb4d5b0/1 .event posedge, v0xb932f0_0;
E_0xb4d5b0 .event/or E_0xb4d5b0/0, E_0xb4d5b0/1;
S_0xb92910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb925e0;
 .timescale -12 -12;
v0xb92b50_0 .var/2s "i", 31 0;
E_0xb4d450 .event posedge, v0xb932f0_0;
S_0xb92c50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb925e0;
 .timescale -12 -12;
v0xb92e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb92f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb925e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb938e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb3a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb975b0 .functor AND 1, v0xb93250_0, v0xb93390_0, C4<1>, C4<1>;
L_0xb97860 .functor NOT 1, v0xb93110_0, C4<0>, C4<0>, C4<0>;
L_0xb978f0 .functor NOT 1, v0xb931b0_0, C4<0>, C4<0>, C4<0>;
L_0xb97a70 .functor AND 1, L_0xb97860, L_0xb978f0, C4<1>, C4<1>;
L_0xb97bb0 .functor AND 1, L_0xb97a70, v0xb93250_0, C4<1>, C4<1>;
L_0xb97c70 .functor OR 1, L_0xb975b0, L_0xb97bb0, C4<0>, C4<0>;
L_0xb97e10 .functor NOT 1, v0xb931b0_0, C4<0>, C4<0>, C4<0>;
L_0xb97e80 .functor OR 1, L_0xb97e10, v0xb93390_0, C4<0>, C4<0>;
L_0xb97f90 .functor NOT 1, v0xb93110_0, C4<0>, C4<0>, C4<0>;
L_0xb98110 .functor OR 1, L_0xb97f90, v0xb931b0_0, C4<0>, C4<0>;
L_0xb98230 .functor AND 1, L_0xb97e80, L_0xb98110, C4<1>, C4<1>;
L_0xb982f0 .functor AND 1, v0xb93250_0, L_0xb98230, C4<1>, C4<1>;
L_0xb98420 .functor NOT 1, v0xb931b0_0, C4<0>, C4<0>, C4<0>;
L_0xb98490 .functor OR 1, L_0xb98420, v0xb93390_0, C4<0>, C4<0>;
L_0xb983b0 .functor NOT 1, v0xb93110_0, C4<0>, C4<0>, C4<0>;
L_0xb985d0 .functor OR 1, L_0xb983b0, v0xb93390_0, C4<0>, C4<0>;
L_0xb98720 .functor AND 1, L_0xb98490, L_0xb985d0, C4<1>, C4<1>;
L_0xb98830 .functor AND 1, v0xb93250_0, L_0xb98720, C4<1>, C4<1>;
L_0xb98990 .functor XNOR 1, L_0xb982f0, L_0xb98830, C4<0>, C4<0>;
v0xb93aa0_0 .net *"_ivl_12", 0 0, L_0xb97e10;  1 drivers
v0xb93b80_0 .net *"_ivl_14", 0 0, L_0xb97e80;  1 drivers
v0xb93c60_0 .net *"_ivl_16", 0 0, L_0xb97f90;  1 drivers
v0xb93d50_0 .net *"_ivl_18", 0 0, L_0xb98110;  1 drivers
v0xb93e30_0 .net *"_ivl_2", 0 0, L_0xb97860;  1 drivers
v0xb93f60_0 .net *"_ivl_20", 0 0, L_0xb98230;  1 drivers
v0xb94040_0 .net *"_ivl_24", 0 0, L_0xb98420;  1 drivers
v0xb94120_0 .net *"_ivl_26", 0 0, L_0xb98490;  1 drivers
v0xb94200_0 .net *"_ivl_28", 0 0, L_0xb983b0;  1 drivers
v0xb94370_0 .net *"_ivl_30", 0 0, L_0xb985d0;  1 drivers
v0xb94450_0 .net *"_ivl_32", 0 0, L_0xb98720;  1 drivers
v0xb94530_0 .net *"_ivl_36", 0 0, L_0xb98990;  1 drivers
L_0x7fc9f0ae7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb945f0_0 .net *"_ivl_38", 0 0, L_0x7fc9f0ae7060;  1 drivers
v0xb946d0_0 .net *"_ivl_4", 0 0, L_0xb978f0;  1 drivers
v0xb947b0_0 .net *"_ivl_6", 0 0, L_0xb97a70;  1 drivers
v0xb94890_0 .net "a", 0 0, v0xb93110_0;  alias, 1 drivers
v0xb94930_0 .net "and_cd", 0 0, L_0xb975b0;  1 drivers
v0xb94b00_0 .net "and_notab_c", 0 0, L_0xb97bb0;  1 drivers
v0xb94bc0_0 .net "b", 0 0, v0xb931b0_0;  alias, 1 drivers
v0xb94cb0_0 .net "c", 0 0, v0xb93250_0;  alias, 1 drivers
v0xb94da0_0 .net "d", 0 0, v0xb93390_0;  alias, 1 drivers
v0xb94e90_0 .net "out_pos", 0 0, L_0xb98aa0;  alias, 1 drivers
v0xb94f50_0 .net "out_sop", 0 0, L_0xb97c70;  alias, 1 drivers
v0xb95010_0 .net "pos0", 0 0, L_0xb982f0;  1 drivers
v0xb950d0_0 .net "pos1", 0 0, L_0xb98830;  1 drivers
L_0xb98aa0 .functor MUXZ 1, L_0x7fc9f0ae7060, L_0xb982f0, L_0xb98990, C4<>;
S_0xb95250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb3a320;
 .timescale -12 -12;
E_0xb369f0 .event anyedge, v0xb96040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb96040_0;
    %nor/r;
    %assign/vec4 v0xb96040_0, 0;
    %wait E_0xb369f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb925e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93520_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb925e0;
T_4 ;
    %wait E_0xb4d5b0;
    %load/vec4 v0xb935c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93480_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb925e0;
T_5 ;
    %wait E_0xb4d450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %wait E_0xb4d450;
    %load/vec4 v0xb93480_0;
    %store/vec4 v0xb93520_0, 0, 1;
    %fork t_1, S_0xb92910;
    %jmp t_0;
    .scope S_0xb92910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb92b50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb92b50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb4d450;
    %load/vec4 v0xb92b50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb92b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb92b50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb925e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb4d5b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb931b0_0, 0;
    %assign/vec4 v0xb93110_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb93480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb93520_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb3a320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb95be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb96040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb3a320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb95be0_0;
    %inv;
    %store/vec4 v0xb95be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb3a320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb932f0_0, v0xb962c0_0, v0xb95a00_0, v0xb95aa0_0, v0xb95b40_0, v0xb95c80_0, v0xb95f00_0, v0xb95e60_0, v0xb95dc0_0, v0xb95d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb3a320;
T_9 ;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb3a320;
T_10 ;
    %wait E_0xb4d5b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb95fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
    %load/vec4 v0xb961f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb95fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb95f00_0;
    %load/vec4 v0xb95f00_0;
    %load/vec4 v0xb95e60_0;
    %xor;
    %load/vec4 v0xb95f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb95dc0_0;
    %load/vec4 v0xb95dc0_0;
    %load/vec4 v0xb95d20_0;
    %xor;
    %load/vec4 v0xb95dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb95fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb95fa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
