
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005476                       # Number of seconds simulated
sim_ticks                                  5476122000                       # Number of ticks simulated
final_tick                                 5476122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296679                       # Simulator instruction rate (inst/s)
host_op_rate                                   296673                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              184541106                       # Simulator tick rate (ticks/s)
host_mem_usage                                 172784                       # Number of bytes of host memory used
host_seconds                                    29.68                       # Real time elapsed on the host
sim_insts                                     8803354                       # Number of instructions simulated
sim_ops                                       8803354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1994688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2056256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1994688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1994688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            31167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            54                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 54                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          364251929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11242993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             375494921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     364251929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        364251929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          631104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               631104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          631104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         364251929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11242993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376126025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       32131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30715                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30715                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1492672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  563712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1846208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2056384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1965760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8808                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1851                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              811                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5476103500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30715                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.337152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.690564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.141436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1631     16.99%     16.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2743     28.57%     45.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1492     15.54%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1118     11.64%     72.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          936      9.75%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          541      5.63%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          352      3.67%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          299      3.11%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          489      5.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.418297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.646329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.773688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     75.09%     75.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           425     24.45%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.597814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.553913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.267791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1359     78.19%     78.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.36%     80.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              173      9.95%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      3.11%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      3.86%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               42      2.42%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1738                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    470663250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               907969500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  116615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20180.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38930.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       272.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       337.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    375.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    358.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      87135.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 61461120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 32644590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               153695640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              138961620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         242782800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            448890960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5976960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       854014470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        54020160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        596001660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2588449980                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            472.679385                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4476204500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4119750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     102754000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2462630500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    140650750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     893043750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1872923250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7175700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3787410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12816300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               11609280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         226187520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            484831170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6053760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       541475490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       206391360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        646299960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2146627950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            391.997832                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4397129250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5795250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      95734000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2672204250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    537435750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     977463500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1187489250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2095540                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1569115                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            124422                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1786010                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1348376                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.496554                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  168151                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           35181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              21685                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13496                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1450805                       # DTB read hits
system.cpu.dtb.read_misses                        297                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1451102                       # DTB read accesses
system.cpu.dtb.write_hits                      803117                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  803129                       # DTB write accesses
system.cpu.dtb.data_hits                      2253922                       # DTB hits
system.cpu.dtb.data_misses                        309                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2254231                       # DTB accesses
system.cpu.itb.fetch_hits                     2249025                       # ITB hits
system.cpu.itb.fetch_misses                      1710                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 2250735                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                  5471                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5476122000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         10952245                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3300689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       15171752                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2095540                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1538212                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5604765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  250332                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  566                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         10496                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2249025                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 48776                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9041714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.677973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.554339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5478666     60.59%     60.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   454741      5.03%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   522966      5.78%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   524577      5.80%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   774811      8.57%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   242285      2.68%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   187550      2.07%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   187565      2.07%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   668553      7.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9041714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191334                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.385264                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1758943                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3962811                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1882848                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1328685                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108427                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1049082                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 16826                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               11620690                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 45825                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108427                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2089242                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1693771                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         537853                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2522308                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2090113                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11321422                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1504869                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                   4923                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  62417                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             8741346                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              16428919                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16294461                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            118472                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6967320                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1774026                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              37335                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12970                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4052745                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1546273                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              959005                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             83529                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18259                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10834742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               19716                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9359838                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            346395                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2051103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2253707                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4352                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9041714                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.035184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.833689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1862848     20.60%     20.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5758260     63.69%     84.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              940798     10.41%     94.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              284058      3.14%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              111059      1.23%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84574      0.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 117      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9041714                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6297763     98.87%     98.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   7698      0.12%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3720      0.06%     99.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    12      0.00%     99.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1435      0.02%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  863      0.01%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   144      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26701      0.42%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 23705      0.37%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                37      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7829      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1153      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6936958     74.11%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                76661      0.82%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               31892      0.34%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4418      0.05%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8844      0.09%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8581      0.09%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1460575     15.60%     91.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              793232      8.47%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17578      0.19%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18226      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9359838                       # Type of FU issued
system.cpu.iq.rate                           0.854605                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6369907                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.680557                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           34281130                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12807332                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9087083                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              196562                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              98403                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        91022                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               15623293                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  105299                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            90298                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       325728                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       193635                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         6118                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108427                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16421                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11041579                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            136940                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1546273                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               959005                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              12900                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16421                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            177                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          64182                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        49703                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               113885                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9226865                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1451102                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            132973                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        187121                       # number of nop insts executed
system.cpu.iew.exec_refs                      2254231                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1186146                       # Number of branches executed
system.cpu.iew.exec_stores                     803129                       # Number of stores executed
system.cpu.iew.exec_rate                     0.842463                       # Inst execution rate
system.cpu.iew.wb_sent                        9179553                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9178105                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6387021                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9521008                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.838011                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.670835                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2087379                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            108215                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8933287                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.002325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.151059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2529004     28.31%     28.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5297145     59.30%     87.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       548794      6.14%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       198978      2.23%     95.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       127439      1.43%     97.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       102140      1.14%     98.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        37141      0.42%     98.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        22077      0.25%     99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        70569      0.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8933287                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              8954060                       # Number of instructions committed
system.cpu.commit.committedOps                8954060                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1985915                       # Number of memory references committed
system.cpu.commit.loads                       1220545                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.branches                    1156178                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      87943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8635183                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90993                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       150718      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693535     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30763      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3934      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8299      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8547      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1209033     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747145      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16458      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954060                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 70569                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     19903351                       # The number of ROB reads
system.cpu.rob.rob_writes                    22191305                       # The number of ROB writes
system.cpu.timesIdled                           22453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1910531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     8803354                       # Number of Instructions Simulated
system.cpu.committedOps                       8803354                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.244099                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.244099                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.803794                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.803794                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13602838                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7230137                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    113736                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61688                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   46735                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               219                       # number of replacements
system.cpu.dcache.tags.tagsinuse           620.629238                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20151                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.013699                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   620.629238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.606083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.606083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          731                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.725586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4240444                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4240444                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1348068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1348068                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       759441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759441                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2107509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2107509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2107509                       # number of overall hits
system.cpu.dcache.overall_hits::total         2107509                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          983                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2340                       # number of overall misses
system.cpu.dcache.overall_misses::total          2340                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     94616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     94616500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     70783500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70783500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       126000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       126000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    165400000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165400000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    165400000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165400000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1349425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1349425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       760424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2109849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2109849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2109849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2109849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001293                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001109                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69724.760501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69724.760501                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72007.629705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72007.629705                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70683.760684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70683.760684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70683.760684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70683.760684                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          749                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.090909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          725                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1379                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          961                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     20731000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20731000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     76193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     76193000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76193000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78893.314367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78893.314367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80352.713178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80352.713178                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        62000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79285.119667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79285.119667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79285.119667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79285.119667                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             30661                       # number of replacements
system.cpu.icache.tags.tagsinuse           497.566579                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              683786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             30661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.301490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   497.566579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.971810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4529217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4529217                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2209924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2209924                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2209924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2209924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2209924                       # number of overall hits
system.cpu.icache.overall_hits::total         2209924                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        39101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39101                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        39101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        39101                       # number of overall misses
system.cpu.icache.overall_misses::total         39101                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2228133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2228133500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2228133500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2228133500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2228133500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2228133500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2249025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2249025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2249025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2249025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2249025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2249025                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.017386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017386                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.017386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.017386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017386                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56984.054116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56984.054116                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56984.054116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56984.054116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56984.054116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56984.054116                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        30661                       # number of writebacks
system.cpu.icache.writebacks::total             30661                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7933                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7933                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7933                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7933                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7933                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7933                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        31168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31168                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        31168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        31168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31168                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1810638500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1810638500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1810638500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1810638500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1810638500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1810638500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.013858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.013858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013858                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.013858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013858                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58092.867685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58092.867685                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58092.867685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58092.867685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58092.867685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58092.867685                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         63011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        30881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5476122000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WritebackClean        30661                       # Transaction distribution
system.membus.trans_dist::CleanEvict              165                       # Transaction distribution
system.membus.trans_dist::ReadExReq               258                       # Transaction distribution
system.membus.trans_dist::ReadExResp              258                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          31168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           705                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        92996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  95140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3956992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4022016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32131                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005579                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32131                       # Request fanout histogram
system.membus.reqLayer0.occupancy           189511500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          162495730                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5176750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
