{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639366816582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639366816582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 11:40:16 2021 " "Processing started: Mon Dec 13 11:40:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639366816582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639366816582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilogClkTest -c verilogClkTest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilogClkTest -c verilogClkTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639366816582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_6_1200mv_85c_slow.vo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_6_1200mv_85c_slow.vo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366816975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_6_1200mv_0c_slow.vo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_6_1200mv_0c_slow.vo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_min_1200mv_0c_fast.vo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_min_1200mv_0c_fast.vo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817024 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest.vo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest.vo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_6_1200mv_85c_v_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_6_1200mv_0c_v_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_min_1200mv_0c_v_fast.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilogClkTest_v.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/ simulation " "Generated file verilogClkTest_v.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/verilogClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639366817145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639366817240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 11:40:17 2021 " "Processing ended: Mon Dec 13 11:40:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639366817240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639366817240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639366817240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639366817240 ""}
