/******************************************************************************
    David.Jia   2007.10.29      share_version_union

    TCC -fpu None -O2 -bi -g+ -apcs /interwork -D__RUN_IN_SDRAM sdram_init.c
SC6600R    -D_BL_NF_SC6600R_
SC6600H    -D_BL_NF_SC6600H_
SC6600I    -D_BL_NF_SC6600I_
SC6800     -gtp -cpu ARM926EJ-S -D_REF_SC6800_ -D_BL_NF_SC6800_
******************************************************************************/

#include <common.h>
#include <asm/arch/sci_types.h>
#include <asm/arch/arm_reg.h>
#include <asm/arch/sdram_cfg.h>
#include <asm/arch/chng_freq.h>
#include <asm/arch/sc_reg.h>
#include <asm/arch/sdram.h>
#include <asm/arch/chip.h>

#include <asm/arch/adi_hal_internal.h>
#include <asm/arch/regs_ana.h>
#include <asm/arch/regs_ahb.h>
EMC_PARAM_T s_emc_config = {0};

/*lint -e760 -e547 ,because pclint error e63 e26 with REG32()*/
#define REG32(x)   (*((volatile uint32 *)(x)))
#define REG8(x)   (*((volatile uint8 *)(x)))
/*lint +e760 +e547 ,because pclint error e63 e26 with REG32()*/

/*lint -e765*/

#define  SDRAM_EXT_INVALID     0xffffffff       //@David.Jia 2008.1.7
#define  ROW_MODE_TO_NUM(_m)	(_m+11)

#if defined(PLATFORM_SC8800G) || defined(CONFIG_SC8810)
uint32 g_emc_clk;
uint32 s_colum;
#endif //defined(PLATFORM_SC8800G) && defined(CHIP_VER_8800G2)

uint32 g_ahb_clk; 
SDRAM_TIMING_PARA_T_PTR sdram_parameters;

#if defined(PLATFORM_SC8800G) || defined(CONFIG_SC8810)
#define SDRAM_AUTODETECT_SUPPORT
#endif
#define _BL_NF_NBL_

#ifdef SDRAM_AUTODETECT_SUPPORT
#define MEM_REF_DATA0       0x12345678
#define MEM_REF_DATA1       0x55AA9889
#ifdef CHIP_VER_8810
#define ZERO_ADDR           0x00000000UL
#else
#ifdef _BL_NF_NBL_
#define ZERO_ADDR           0x00000000UL
#else
#define ZERO_ADDR           0x30000000UL
#endif
#endif
#define STATE_SDRAM_TYPE    0UL
#define STATE_BIT_WIDTH     1UL
#define STATE_COLUM         2UL
#define STATE_ROW           3UL
#define STATE_REINIT        4UL
#define STATE_END           5UL

#define BYTE_OFFSET         3UL   // 1BYTE = 8BIT = 2^3
#define WIDTH16_OFFSET      4UL   // 16BIT = 2^4
#define WIDTH32_OFFSET      5UL   // 32BIT = 2^5
#define BANK_OFFSET         2UL   // 4BANK = 2^2

#define SDRAM_MIN_COLUM     8UL
#define SDRAM_MAX_COLUM     12UL
#define SDRAM_MIN_ROW       11UL
#define SDRAM_MAX_ROW       14UL

SDRAM_CFG_INFO_T s_sdram_raw_cfg;
#endif

#ifdef PLATFORM_SC8800G
#define INTERFACE_CLK_MAX   ARM_CLK_200M
typedef struct ARM_EMC_AHB_CLK_TAG 
{
    uint32 mcu_clk;
    uint32 arm_clk;
    uint32 emc_clk;
    uint32 ahb_clk;
} ARM_EMC_AHB_CLK_T;

typedef enum MCU_CLK_TYPE_TAG
{
    ARM400_EMC200_AHB100 = 0,   //SC8800G2
    ARM256_EMC200_AHB64,        //SC8801G2
    ARM192_EMC200_AHB96,        //SC8802G2
    ARM256_EMC192_AHB64,
    ARM256_EMC128_AHB64,
    ARM192_EMC192_AHB96,

    MCU_CLK_TYPE_MAX   
} MCU_CLK_TYPE_E;

LOCAL CONST ARM_EMC_AHB_CLK_T s_arm_emc_ahb_clk[] = 
{
//     mcu_clk       arm_clk        emc_clk       ahb_clk
    {ARM_CLK_400M, ARM_CLK_400M, ARM_CLK_200M, ARM_CLK_100M},   //SC8800G2
    {ARM_CLK_256M, ARM_CLK_256M, ARM_CLK_200M, ARM_CLK_64M},    //SC8801G2
    {ARM_CLK_192M, ARM_CLK_192M, ARM_CLK_200M, ARM_CLK_96M},    //SC8802G2
    {ARM_CLK_512M, ARM_CLK_256M, ARM_CLK_192M, ARM_CLK_64M},
    {ARM_CLK_512M, ARM_CLK_256M, ARM_CLK_128M, ARM_CLK_64M},
    {ARM_CLK_384M, ARM_CLK_192M, ARM_CLK_192M, ARM_CLK_96M},
};

uint32 __GetMPllClk (void)
{
    return ( ARM_CLK_26M
               / ( (REG32(GR_MPLL_MN) & 0x003F0000) >>16)
               * (REG32(GR_MPLL_MN) & 0x00000FFF) );
}

LOCAL void __SetMPllClk (uint32 clk)
{
    uint32 M, N, tmp_mn;

    M = 13; // M: fix to 13
    N = clk/2/1000000;
    
    tmp_mn  = (REG32(GR_MPLL_MN) & (~0x3FFFFF));
    tmp_mn |= (M << 16) | N;  
              
    REG32(GR_GEN1) |= BIT_9;        // MPLL Write En
    REG32(GR_MPLL_MN) = tmp_mn;
    REG32(GR_GEN1) &= ~BIT_9;       // MPLL Write Dis
}

LOCAL void __ClkConfig(uint32 *emcclk, uint32 *ahbclk)
{
    uint32 tmp_clk, mcuclk, armclk;
    uint32 mcu_div, if_div;
    BOOLEAN is_mpll, is_async;
    MCU_CLK_TYPE_E clk_type = ARM400_EMC200_AHB100;

    ///*
    switch(REG32(GR_GEN3) & 0x3)
    {
    	case 0:
    		clk_type = ARM400_EMC200_AHB100; // 8800G2
    		break;
    	case 1:
    		clk_type = ARM256_EMC200_AHB64;  // 8801G1
    		break;
    	case 2:
    		clk_type = ARM192_EMC200_AHB96;  // 8802G1 
    		break;
    	default:
    		clk_type = 	ARM400_EMC200_AHB100;
    		break;
    }           
    //*/         
    
    mcuclk   = s_arm_emc_ahb_clk[clk_type].mcu_clk;
    armclk   = s_arm_emc_ahb_clk[clk_type].arm_clk;
    *emcclk  = s_arm_emc_ahb_clk[clk_type].emc_clk;
    *ahbclk  = s_arm_emc_ahb_clk[clk_type].ahb_clk;
    
    is_mpll  = (((0 == (REG32(GR_GEN3) & 0x3)) || (3 == (REG32(GR_GEN3) & 0x3))) ? (SCI_TRUE) : (SCI_FALSE));
    is_async = ((0 == (armclk%(*emcclk)))     ? (SCI_FALSE) : (SCI_TRUE));  

    mcu_div = 0;    
    if(is_mpll)
    {
        if(__GetMPllClk() != mcuclk)
        {
            __SetMPllClk(mcuclk);
        }
        if(armclk != mcuclk)
        {
            mcu_div = 1;
        }
    }

    if_div = 0;
    if(armclk > INTERFACE_CLK_MAX)
    {
        if_div = 1;
    }
    
    // step 1: config emc clk in dsp side in async mode
    if(is_async) 
    {
        REG32(AHB_DSP_BOOT_EN)  |= BIT_2;
        REG32(AHB_CTL1)         &= ~BIT_16;
        REG32(0x10130010)       |= BIT_28;

        REG32(0x1013000C)       |= (2<<10); //bit[11:10], DSP SIDE: 1:200M, 2:192M 3:26M
        
        REG32(0x10130010)       &= ~BIT_28;
        REG32(AHB_CTL1)         |= BIT_16;
        REG32(AHB_DSP_BOOT_EN)  &= ~BIT_2;
    }
    
    // step 2: first config divider 
    //         ifdiv / mcudiv /  ahbdiv
    //         MCU_26M / sync_mode / emc-async-sel
    tmp_clk = (BIT_23|BIT_24);
    tmp_clk |= (if_div  << 31)  |   // bit[31],    interface-div
               (mcu_div << 30)  |   // bit[30],    mcu-div
                                    // bit[29:25], read only
                                    // bit[24:23], mcu-sel, should config at step 2
                                    // bit[22:17], reserved
               (0 << 14)        |   // bit[16:14], emc-sync-div: 2^n
               (1 << 12)        |   // bit[13:12], emc-async-sel: 0:reserved, 1:200M, 2:192M 3:26M
               (0 << 8)         |   // bit[11:8],  emc-async-div: (n+1)
                                    // bit[7],     ARM_384M_SEL:0
               (1 << 4)         |   // bit[6:4],   ahb-div: (n+1)
               (1 << 3)  ;          // bit[3],     emc sync:1, async:0
                                    // bit[2:0],   arm-div, only for G1
               
    REG32(AHB_ARM_CLK) = tmp_clk;

    // step 3: config mcu-sel 
    tmp_clk &= ~(BIT_23|BIT_24); // mcu-sel: 26*N/M, this bit must be set after divider
    REG32(AHB_ARM_CLK) = tmp_clk;

    //step 4: switch to async mode at last
    if(is_async)
    {
        tmp_clk &= ~BIT_3;
        REG32(AHB_ARM_CLK) = tmp_clk;  
    }

    return;
}
#endif
#ifndef CONFIG_SC8810
/**---------------------------------------------------------------------------*
 ** FUNCTION                                                                  *
 **     void SDRAM_GenMemCtlCfg(SDRAM_CFG_INFO_T_PTR sdram_cfg_ptr)           *
 **                                                                           *
 ** DESCRIPTION                                                               *
 **     set emc channel parameters                                            *
 **                                                                           *
 ** INPUT                                                                     *
 **     sdram_cfg_ptr                                                         *
 **                                                                           *
 ** OUTPUT                                                                    *
 **     None                                                                  *
 **                                                                           *
 ** RETURN VALUE                                                              *
 **                                                                           *
 ** DEPENDENCIES                                                              *
 **                                                                           *
**---------------------------------------------------------------------------*/
LOCAL void SDRAM_GenMemCtlCfg (SDRAM_CFG_INFO_T_PTR sdram_cfg_ptr)
{
    uint32 burst_length = sdram_cfg_ptr->burst_length;
    uint32 data_width   = sdram_cfg_ptr->data_width;
    uint32 dburst_rlength, dburst_wlength = 0;

    //cal burst length
    if (data_width == DATA_WIDTH_16)
    {
        switch (burst_length)
        {
            case BURST_LEN_1:
            case BURST_LEN_2:
                dburst_rlength = BURST_LEN_1;
                dburst_wlength = BURST_LEN_1;
                break;
            case BURST_LEN_4:
                dburst_rlength = BURST_LEN_2;
                dburst_wlength = BURST_LEN_2;
                break;
            case BURST_LEN_8:
                dburst_rlength = BURST_LEN_4;
                dburst_wlength = BURST_LEN_4;
                break;
            default:
                dburst_rlength = BURST_LEN_1;
                dburst_wlength = BURST_LEN_1;
                break;
        }
    }
    else if (data_width == DATA_WIDTH_32)
    {
        switch (burst_length)
        {
            case BURST_LEN_1:
                dburst_rlength = BURST_LEN_1;
                dburst_wlength = BURST_LEN_1;
                break;
            case BURST_LEN_2:
                dburst_rlength = BURST_LEN_2;
                dburst_wlength = BURST_LEN_2;
                break;
            case BURST_LEN_4:
                dburst_rlength = BURST_LEN_4;
                dburst_wlength = BURST_LEN_4;
                break;
            case BURST_LEN_8:
                dburst_rlength = BURST_LEN_8;
                dburst_wlength = BURST_LEN_8;
                break;
            default:
                dburst_rlength = BURST_LEN_1;
                dburst_wlength = BURST_LEN_1;
                break;
        }
    }
    else
    {
        for (;;){}
    }
    REG32 (EXT_MEM_CFG0) = (BIT_0|BIT_1|BIT_3|BIT_6|BIT_8|BIT_9|BIT_10|BIT_11); //software address mapping

#ifdef CHIP_ENDIAN_BIG
    REG32 (EXT_MEM_CFG0) |= BIT_12; /*lint !e718*/ //big endian
#endif

    //set dmem parameter
    /*lint -save -e506 -e774*/
    if ( (SDR_SDRAM == sdram_cfg_ptr->sdram_type))
    {
        REG32 (EXT_MEM_CFG1) = 0x00000008; //EMC phy set
    }
    else if (DDR_SDRAM == sdram_cfg_ptr->sdram_type)
    {
        REG32 (EXT_MEM_CFG0) |= (BIT_5);   // ddr select
        REG32 (EXT_MEM_CFG1) = 0x01080000; //EMC phy set
    }
    else
    {
        for (;;){}
    }

    REG32 (EXT_MEM_CFG0_CS0) = ( (0x1<<12) | (dburst_wlength<<8) | (dburst_rlength<<4) | (0x3)); 

    //config channel 0-15
    REG32 (EXT_MEM_CFG0_CH0)  = 0x0003c31c;//0x0001c31c;
    REG32 (EXT_MEM_CFG0_CH1)  = 0x0003c31c;
    REG32 (EXT_MEM_CFG0_CH2)  = 0x0003c31c;
    REG32 (EXT_MEM_CFG0_CH3)  = 0x0003c31c;
    REG32 (EXT_MEM_CFG0_CH4)  = 0x0003c31c;
    REG32 (EXT_MEM_CFG0_CH5)  = 0x0003c31c;

#if defined(PLATFORM_SC8800G)
    REG32 (EXT_MEM_CFG0_CH6)  = 0x0001c31c; //for sc8800g emc sleep bug.
    REG32 (EXT_MEM_CFG0_CH7)  = 0x0001c31c;
    REG32 (EXT_MEM_CFG0_CH8)  = 0x0001c31c;
#endif
}

/**---------------------------------------------------------------------------*
 ** FUNCTION                                                                  *
 **     void SDRAM_DMemCtlCfg(uint32 sdram_clk,SDRAM_CFG_INFO_T_PTR sdram_cfg_ptr)  *
 **                                                                           *
 ** DESCRIPTION                                                               *
 **     set emc dmem mode,timing parameters                                   *
 **                                                                           *
 ** INPUT                                                                     *
 **     sdram_clk,sdram_cfg_ptr                                               *
 **                                                                           *
 ** OUTPUT                                                                    *
 **     None                                                                  *
 **                                                                           *
 ** RETURN VALUE                                                              *
 **                                                                           *
 ** DEPENDENCIES                                                              *
 **                                                                           *
**---------------------------------------------------------------------------*/
LOCAL void SDRAM_DMemCtlCfg (uint32 sdram_clk,SDRAM_CFG_INFO_T_PTR sdram_cfg_ptr)
{
    //initialize dmem mode parameters
    uint32 row_mode       = sdram_cfg_ptr->row_mode;
    uint32 col_mode       = sdram_cfg_ptr->col_mode;
    uint32 data_width     = sdram_cfg_ptr->data_width;
    uint32 cas_latency    = sdram_cfg_ptr->cas_latency;
    uint32 sdram_cycle_ns = 1000/ (sdram_clk/1000000);
    uint32 row_num;
    
    uint32 t_ras = (sdram_parameters->ras_min/sdram_cycle_ns+1)>0xF ? 0xF : (sdram_parameters->ras_min/sdram_cycle_ns+1);
    uint32 t_xsr = (sdram_parameters->xsr_min/sdram_cycle_ns)>0xF ? 0xF : (sdram_parameters->xsr_min/sdram_cycle_ns);
    uint32 t_rfc = (sdram_parameters->rfc_min/sdram_cycle_ns)>0xF ? 0xF : (sdram_parameters->rfc_min/sdram_cycle_ns);
    uint32 t_wr  = sdram_parameters->wr_min/sdram_cycle_ns+2; //note: twr should add 2 for ddr
    uint32 t_rcd = (sdram_parameters->rcd_min/sdram_cycle_ns)>3 ? 3:(sdram_parameters->rcd_min/sdram_cycle_ns);
    uint32 t_rp  = (sdram_parameters->row_pre_min/sdram_cycle_ns)>3 ? 3:(sdram_parameters->row_pre_min/sdram_cycle_ns);
    uint32 t_rrd = (sdram_parameters->rrd_min/sdram_cycle_ns) >3 ? 3:(sdram_parameters->rrd_min/sdram_cycle_ns);
    uint32 t_mrd = (sdram_parameters->mrd_min) > 3 ? 3:(sdram_parameters->mrd_min);
    uint32 t_wtr = sdram_parameters->wtr_min;
    uint32 t_ref;
    uint32 t_rtw = sdram_cfg_ptr->cas_latency;

    row_num = ROW_MODE_TO_NUM(row_mode);
    t_ref = ((sdram_parameters->row_ref_max*6500)>>row_num) - 2; // t_ref*(1/6.5MHz)*2^row <= tREF

    //set data width mode
    if (data_width == DATA_WIDTH_32)
    {
        REG32 (EXT_MEM_DCFG0) = 0x0000BF00;
    }
    else
    {
        REG32 (EXT_MEM_DCFG0) = 0x0000BE00;
    }
        
    //set row mode
    REG32 (EXT_MEM_DCFG0) |= row_mode;/*lint !e737*/

    //set column mode
    REG32 (EXT_MEM_DCFG0) |= (col_mode<<4);/*lint !e737*/

    //set precharge bit
    REG32 (EXT_MEM_DCFG0) &= ~ (BIT_2|BIT_3); //A[10]

    //set t_rfc and t_ref
    REG32 (EXT_MEM_DCFG0) |= ( (t_rfc<<16) | (t_ref<<20)); /*lint !e737*/
    
    REG32(EXT_MEM_DCFG1) = (    (t_rp <<0) |       
                                (t_rcd<<2) |        
                                (t_rrd<<4) |        
                                (t_wr <<8) |        
                                (t_xsr<<12)|        
                                (t_ras<<16)|        
                                (t_rtw<<20)|
                                (t_mrd<<30)         
                            );
    
    if (SDR_SDRAM == sdram_cfg_ptr->sdram_type)
    {
        //read data and write data timing
        if (cas_latency == 3)
        {
            REG32 (EXT_MEM_DCFG4) = 0x00600208;
            REG32 (EXT_MEM_DCFG7) = 0x00400001;
        }
        else if (cas_latency == 2)
        {
            REG32 (EXT_MEM_DCFG4) = 0x00400006;
            REG32 (EXT_MEM_DCFG7) = 0x00100001;
        }
        else
        {
            for (;;){}
        }
        
        //config delay lines.
        REG32 (EXT_MEM_DL24) = 0x2;
        REG32 (EXT_MEM_DL25) = 0x2;
        REG32 (EXT_MEM_DL26) = 0x2;
        REG32 (EXT_MEM_DL27) = 0x2;
    }
    else if (DDR_SDRAM == sdram_cfg_ptr->sdram_type)
    {
        // wtr is only for ddr
        REG32(EXT_MEM_DCFG1) |= (t_wtr<<24);
        
        //read data and write data timing
        if (cas_latency == 3)
        {
            REG32 (EXT_MEM_DCFG4) = 0x00622729;
            REG32 (EXT_MEM_DCFG5) = 0x00200010;
            REG32 (EXT_MEM_DCFG6) = 0x00F0000E;
            REG32 (EXT_MEM_DCFG7) = 0x00F0000E;
        }
        else if (cas_latency == 2)
        {
            REG32 (EXT_MEM_DCFG4) = 0x00422726;
            REG32 (EXT_MEM_DCFG5) = 0x00080004;
            REG32 (EXT_MEM_DCFG6) = 0x003C000E;
            REG32 (EXT_MEM_DCFG7) = 0x003C000E;
        }
        else
        {
            for (;;){}
        }

        //config delay lines.
        REG32 (EXT_MEM_DL7)  = 0x6;
        REG32 (EXT_MEM_DL16) = 0x3;
        REG32 (EXT_MEM_DL17) = 0x3;
        REG32 (EXT_MEM_DL18) = 0x3;
        REG32 (EXT_MEM_DL19) = 0x3;
        REG32 (EXT_MEM_DL20) = 0x3;
        REG32 (EXT_MEM_DL21) = 0x3;
        REG32 (EXT_MEM_DL22) = 0x3;
        REG32 (EXT_MEM_DL23) = 0x3;
        REG32 (EXT_MEM_DL24) = 0x7;
        REG32 (EXT_MEM_DL25) = 0x7;
        REG32 (EXT_MEM_DL26) = 0x7;
        REG32 (EXT_MEM_DL27) = 0x7;
    }
    else
    {
        for (;;){}
    }

    return;
}

/**---------------------------------------------------------------------------*
 ** FUNCTION                                                                  *
 **     void SDRAM_Device_Init(SDRAM_CFG_INFO_T_PTR sdram_cfg_ptr)            *
 **                                                                           *
 ** DESCRIPTION                                                               *
 **     set emc dmem mode/ext mode register parameters                        *
 **                                                                           *
 ** INPUT                                                                     *
 **     sdram_cfg_ptr                                                         *
 **                                                                           *
 ** OUTPUT                                                                    *
 **     None                                                                  *
 **                                                                           *
 ** RETURN VALUE                                                              *
 **                                                                           *
 ** DEPENDENCIES                                                              *
 **                                                                           *
**---------------------------------------------------------------------------*/
LOCAL void SDRAM_Device_Init (SDRAM_CFG_INFO_T_PTR sdram_cfg_ptr)
{
    uint8 mode_reg_bl = 0xFF;
    uint8 mode_reg_bt = MODE_REG_BT_SEQ;
    uint8 mode_reg_cl = 0xFF;
    uint8 mode_reg_opmode = MODE_REG_OPMODE;
    uint32 ex_mode_reg = 0;
    uint16 mode_reg = 0;

    //calculate mode reg burst length
    switch (sdram_cfg_ptr->burst_length)
    {
        case BURST_LEN_1:
            mode_reg_bl = MODE_REG_BL_1;
            break;
        case BURST_LEN_2:
            mode_reg_bl = MODE_REG_BL_2;
            break;
        case BURST_LEN_4:
            mode_reg_bl = MODE_REG_BL_4;
            break;
        case BURST_LEN_8:
            mode_reg_bl = MODE_REG_BL_8;
            break;
        default:
            mode_reg_bl = MODE_REG_BL_1;
            break;
    }

    //calculate mode reg cas latency
    switch (sdram_cfg_ptr->cas_latency)
    {
        case CAS_LATENCY_1:
            mode_reg_cl = MODE_REG_CL_1;
            break;
        case CAS_LATENCY_2:
            mode_reg_cl = MODE_REG_CL_2;
            break;
        case CAS_LATENCY_3:
            mode_reg_cl = MODE_REG_CL_3;
            break;
        default:
            mode_reg_cl = MODE_REG_CL_3;
            break;
    }

    //get mode reg parameter
    mode_reg = ( (mode_reg_opmode<<9) | (mode_reg_cl<<4) | (mode_reg_bt<<3) | mode_reg_bl);

    //get ext-mode reg parameter
    ex_mode_reg = sdram_cfg_ptr->ext_mode_val;

    // Precharge all banks.
    REG32 (EXT_MEM_DCFG3) = 0x40010000;

    while ( (REG32 (EXT_MEM_DCFG3)) & BIT_16){}

    //Auto_ref
    REG32 (EXT_MEM_DCFG3) = 0x40020000;

    while ( (REG32 (EXT_MEM_DCFG3)) & BIT_17){}

    //Auto_ref
    REG32 (EXT_MEM_DCFG3) = 0x40020000;

    while ( (REG32 (EXT_MEM_DCFG3)) & BIT_17){}

    //mode register load.
    REG32 (EXT_MEM_DCFG3) &= ~ (0xFFFF);
    REG32 (EXT_MEM_DCFG3) |= (mode_reg | 0x40040000);

    while ( (REG32 (EXT_MEM_DCFG3)) & BIT_18){}

    //extended mode register load.
    if (ex_mode_reg != SDRAM_EXT_MODE_INVALID)
    {
        REG32 (EXT_MEM_DCFG3) &= ~ (0xFFFF);
        REG32 (EXT_MEM_DCFG3) |= (ex_mode_reg | 0x40040000);/*lint !e737*/

        while ( (REG32 (EXT_MEM_DCFG3)) & BIT_18){}
    }
    
}

LOCAL void __sdram_set_param(uint32 clk, SDRAM_CFG_INFO_T_PTR pCfg)
{
    volatile uint32 i;
    
    //step 1. Disable auto refresh.
    REG32 (EXT_MEM_DCFG0) &= ~ BIT_14;

    //step 2. sdram init: config registers, precharege all banks, auto ref for 2 times, load mode register.
    SDRAM_GenMemCtlCfg (pCfg);
    SDRAM_DMemCtlCfg (clk,pCfg);
    SDRAM_Device_Init (pCfg);

    //step3. enable auto refresh.
    REG32 (EXT_MEM_DCFG2) |= BIT_15; //clear refresh count.
    REG32 (EXT_MEM_DCFG0) |= BIT_14; //Enable auto refresh.
   
    for (i=0; i<1000; i++){}
}
#else
LOCAL CONST EMC_PHY_L1_TIMING_T EMC_PHY_TIMING_L1_INFO[EMC_PHY_TIMING_MATRIX_MAX] = 
{
	//dpad_ie, dpad_oe, dqs_gate_pst, dqs_gate_pre, dqs_ie, dqs_oe
	{0x20,		1,		0,			0,			0,		0},	//sdram cas_latency = 2
	{0x40,		1,		0,			0,			0,		0},  //sdram cas_latency = 3
	{0xf,		0xe,		0x10,		8,			0xf,		0xe}, //ddram cas_latency = 2	
	{0xf,		0xe,		0x40,		0x20,		0xf,		0xe},  //ddram cas_latency = 2		
};

LOCAL CONST EMC_PHY_L2_TIMING_T EMC_PHY_TIMING_L2_INFO[EMC_PHY_TIMING_MATRIX_MAX] = 
{
   //dl0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11,12,13,14,15,16,17,18,19
	{0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  0,  0,  0,  0, 0,  0, 0, 0,  0, 0},	//sdram cas_latency = 2
	{0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  0,  0,  0,  0, 0,  0, 0, 0,  0, 0},	//sdram cas_latency = 3
	{0, 0, 0, 6, 2, 2, 2, 2, 2, 2,  2,  2,  6,  6, 6,  6, 6, 6,  6, 6},	//ddram cas_latency = 2
	{0, 0, 0, 6, 2, 2, 2, 2, 2, 2,  2,  2,  6,  6, 6,  6, 6, 6,  6, 6},	//ddram cas_latency = 3
};


EMC_PHY_L1_TIMING_T_PTR EMC_GetPHYL1_Timing(SDRAM_CFG_INFO_T_PTR mem_info)
{
	if(SDR_SDRAM == mem_info->sdram_type)
	{
		if(CAS_LATENCY_2 == mem_info->cas_latency)
		{
			return (EMC_PHY_L1_TIMING_T_PTR)(&(EMC_PHY_TIMING_L1_INFO[EMC_PHY_TIMING_SDRAM_LATENCY2]));
		}
		else
		{
			return (EMC_PHY_L1_TIMING_T_PTR)(&(EMC_PHY_TIMING_L1_INFO[EMC_PHY_TIMING_SDRAM_LATENCY3]));
		}
	}
	else
	{
		if(CAS_LATENCY_2 == mem_info->cas_latency)
		{
			return (EMC_PHY_L1_TIMING_T_PTR)(&(EMC_PHY_TIMING_L1_INFO[EMC_PHY_TIMING_DDRAM_LATENCY2]));
		}
		else
		{
			return (EMC_PHY_L1_TIMING_T_PTR)(&(EMC_PHY_TIMING_L1_INFO[EMC_PHY_TIMING_DDRAM_LATENCY3]));
		}
	}
}

EMC_PHY_L2_TIMING_T_PTR EMC_GetPHYL2_Timing(SDRAM_CFG_INFO_T_PTR mem_info)
{
	if(SDR_SDRAM == mem_info->sdram_type)
	{
		if(CAS_LATENCY_2 == mem_info->cas_latency)
		{
			return (EMC_PHY_L2_TIMING_T_PTR)(&(EMC_PHY_TIMING_L2_INFO[EMC_PHY_TIMING_SDRAM_LATENCY2]));
		}
		else
		{
			return (EMC_PHY_L2_TIMING_T_PTR)(&(EMC_PHY_TIMING_L2_INFO[EMC_PHY_TIMING_SDRAM_LATENCY3]));
		}
	}
	else
	{
		if(CAS_LATENCY_2 == mem_info->cas_latency)
		{
			return (EMC_PHY_L2_TIMING_T_PTR)(&(EMC_PHY_TIMING_L2_INFO[EMC_PHY_TIMING_DDRAM_LATENCY2]));
		}
		else
		{
			return (EMC_PHY_L2_TIMING_T_PTR)(&(EMC_PHY_TIMING_L2_INFO[EMC_PHY_TIMING_DDRAM_LATENCY3]));
		}
	}
}
/*****************************************************************************/
//  Description:	EMC basic mode set function
//				set the base mode like:
//				EMC device endian
//				EMC auto gate en for power saving
//				EMC auto sleep en
//				EMC cmd queue mode
//  Global resource dependence:  NONE
//  Related register: EMC_CFG0
//  Author:		Johnny.Wang         
//  Note:			The default cs map space is 4g, if dram capability is larger than 4g,
//				emc_cs_map parameter must adjust.
/*****************************************************************************/
void EMC_Base_Mode_Set(void)
{
	REG32(EXT_MEM_CFG0) &= ~0x1fff;//clear bit0~12
	REG32(EXT_MEM_CFG0) |= (EMC_DVC_ENDIAN_DEFAULT <<12) 	|
							(EMC_AUTO_GATE_EN		<<11)	|
							(EMC_AUTO_SLEEP_EN		<<10)	|
							(EMC_2DB_1CB			<<6)	|
							(EMC_CS_MODE_DEFAULT	<<3)	|
							(EMC_CS_MAP_2G			<<0)	;
	return;							
}

/*****************************************************************************/
//  Description:	EMC each cs work mode set function
//				set each cs work mode parameter like:
//				memory write burst length
//				memory read burst length
//				memory write burst mode:wrap/increase
//				memory read burst mode:wrap/increase
//				AHB write busrt divided to single/busrt access
//				AHB read busrt divided to single/busrt access
//  Global resource dependence:  memory burst length type
//  Related register: EMC_CFG0_CSx
//  Author:		Johnny.Wang         
//  Note:			There are two cs pin in sc8810 emc, we usuall use cs0 to control external memory
//				
/*****************************************************************************/
void EMC_CSx_Set(EMC_CS_NUM_E emc_cs_num, SDRAM_CFG_INFO_T_PTR mem_info)
{
	uint32 emc_cs_cfg = EXT_MEM_CFG0_CS0 + emc_cs_num*4;

	uint32 burst_len = 0;

	if(DATA_WIDTH_16 == mem_info ->data_width)
	{
		burst_len = mem_info->burst_length -1;
	}
	else
	{
		burst_len = mem_info->burst_length;
	}
	
	REG32(emc_cs_cfg) = 0;//clear emc cs cfg
	REG32(emc_cs_cfg) |=((burst_len			<<8) | //write burst length
						(burst_len			<<4) | //read burst length
						(BURST_WRAP		<<3) | //write burst mode
						(BURST_WRAP		<<2) | //write burst mod	e
						(HBURST_TO_BURST	<<1) | //write hburst invert to mem burst
						(HBURST_TO_BURST	<<0));  //rrite hburst invert to mem burst
}

/*****************************************************************************/
//  Description:	EMC AXI channel set function
//				set each axi channel parameter like:
//				axi channel en
//				axi channel auto sleep en
//				channel endian switch
//				channel priority
//  Global resource dependence:  NONE
//  Related register: EMC_CFG0_ACHx
//				  EMC_CFG1_ACHx
//  Author:		Johnny.Wang         
//  Note:			There are two axi channel in sc8810 emc, one for A5,the other for GPU
//				
/*****************************************************************************/
void EMC_AXI_CHL_Set(EMC_CHL_NUM_E emc_axi_num)
{
	uint32 emc_axi_cfg0 = EXT_MEM_CFG0_ACH0 + emc_axi_num*8;
	uint32 emc_axi_cfg1 = EXT_MEM_CFG1_ACH0 + emc_axi_num*8;

	REG32(emc_axi_cfg0) &= ~0xf0; //clear bit7~4
	//REG32(emc_axi_cfg0) |= (TRUE<<7) | //channel auto sleep en
	// 		      (TRUE<<6) | //channel en
	//		      (EMC_ENDIAN_SWITCH_NONE<<4);

	REG32(emc_axi_cfg0) |=      (TRUE<<6) | //channel en
			      (EMC_ENDIAN_SWITCH_NONE<<4);
	
	REG32(emc_axi_cfg1) &= ~BIT_4; //clear bit7~4
	REG32(emc_axi_cfg1) |= (EMC_CLK_ASYNC<<4); //emc clk async with axi clk
	REG32(emc_axi_cfg1) |= (1<<6); //axi channel response mode  0:at once  1:delay several clk
}

/*****************************************************************************/
//  Description:	EMC AHB channel set function
//  Global resource dependence:  NONE
//  Author:		Johnny.Wang         
//  Note:			There are 7 ahb channel in sc8810 emc, but no one is relate with ARM,
//				so don't used temporarily
//				
/*****************************************************************************/
void EMC_AHB_CHL_Set(EMC_CHL_NUM_E emc_ahb_num,uint32 addr_offset)
{
	uint32 emc_ahb_cfg0 = EXT_MEM_CFG0_ACH0 + emc_ahb_num*8;
	uint32 emc_ahb_cfg1 = EXT_MEM_CFG1_ACH0 + emc_ahb_num*8;

	REG32(emc_ahb_cfg1) &= ~0x03ff0000;	//clear bit16~25
	REG32(emc_ahb_cfg1) |= addr_offset<<16;

}
/*****************************************************************************/
//  Description:	EMC Memroy all timing parameter set function
//				set all timing parameter of EMC when operate external memory like:
//				t_rtw,
//				t_ras,
//				t_xsr,
//				t_rfc,
//				t_wr,
//				t_rcd,
//				t_rp,
//				t_rrd,
//				t_mrd,
//				t_wtr,
//				t_ref,
//  Global resource dependence:  NONE
//  Author:		Johnny.Wang         
//  Related register: EMC_DCFG1
//				  EMC_DCFG2
//  Note:			None
//				
/*****************************************************************************/
void EMC_MEM_Timing_Set(uint32 emc_freq,
						SDRAM_CFG_INFO_T_PTR     mem_info,
						SDRAM_TIMING_PARA_T_PTR  mem_timing)
{
	uint32 cycle_ns = 2000*1000000/emc_freq;//2000/(clk); //device clock is half of emc clock.
	//uint32 cycle_t_ref = 1000/EMC_T_REF_CLK;

	uint32 row_mode    = mem_info->row_mode;	
	uint32 t_rtw       = mem_info->cas_latency;		

	//round all timing parameter
	uint32  t_ras	= mem_timing->ras_min/cycle_ns;
	uint32  t_xsr 	= mem_timing->xsr_min/cycle_ns;	
	uint32  t_rfc 	= mem_timing->rfc_min/cycle_ns;	
	uint32  t_wr  	= mem_timing->wr_min/cycle_ns+2; //note: twr should add 2 for ddr	
	uint32  t_rcd 	= mem_timing->rcd_min/cycle_ns;    
	uint32  t_rp  	= mem_timing->row_pre_min/cycle_ns;	
	uint32  t_rrd 	= mem_timing->rrd_min/cycle_ns;	
	//uint32  t_mrd	= mem_timing->mrd_min/cycle_ns;	
	uint32  t_mrd	= mem_timing->mrd_min;	
	//uint32  t_wtr 	= mem_timing->wtr_min/cycle_ns+1;	
	uint32  t_wtr 	= mem_timing->wtr_min+1;	
	uint32  t_ref 	= ((mem_timing->row_ref_max*EMC_T_REF_CLK)>>(ROW_MODE_TO_NUM(row_mode))) -2;

	//prevent the maximun overflow of all timing parameter
	t_ras	= (t_ras >= 0xf ) ? 0x7  : t_ras;
	t_xsr 	= (t_xsr >= 0xff) ? 0x26 : t_xsr;   
	t_rfc 	= (t_rfc >= 0x3f) ? 0x1a : t_rfc;
	t_wr  	= (t_wr  >= 0xf ) ? 0x4  : t_wr;
	t_rcd 	= (t_rcd >= 0xf ) ? 0x3  : t_rcd;
	t_rp  	= (t_rp  >= 0xf ) ? 0x3  : t_rp;
	t_rrd 	= (t_rrd >= 0xf ) ? 0x2  : t_rrd;
	t_mrd	= (t_mrd >= 0xf ) ? 0x0  : t_mrd;
	t_wtr 	= (t_wtr >= 0xf ) ? 0x3  : t_wtr;
	t_ref 	= (t_ref >=0xfff) ? 0x100: t_ref ;  

	//prevent the minmun value of all timing
	t_ras	= (t_ras <= 0) ? 0x7  : t_ras;   
	t_xsr 	= (t_xsr <= 0) ? 0x26 : t_xsr;   
	t_rfc 	= (t_rfc <= 0) ? 0x1a : t_rfc;   
	t_wr  	= (t_wr  <= 0) ? 0x4  : t_wr;    
	t_rcd 	= (t_rcd <= 0) ? 0x3  : t_rcd;   
	t_rp  	= (t_rp  <= 0) ? 0x3  : t_rp;    
	t_rrd 	= (t_rrd <= 0) ? 0x2  : t_rrd;   
	t_mrd	= (t_mrd <= 0) ? 0x2  : t_mrd;   
	t_wtr 	= (t_wtr <= 0) ? 0x3  : t_wtr;   
	t_ref 	= (t_ref <=00) ? 0x100: t_ref ;  



	REG32(EXT_MEM_DCFG1) = ((0<<28)		|//read to read turn around time between different cs
										 //default:0     2 cs or above:1
							(t_wtr << 24) |
							(t_rtw << 20) |
							(t_ras << 16) |
							(t_rrd << 12) |
							(t_wr  << 8)  |
							(t_rcd << 4)  |
							(t_rp  << 0));

	REG32(EXT_MEM_DCFG2) = ((t_rfc << 24) |
							(t_xsr << 16) |
							(t_ref << 4)  |
							(t_mrd << 0));
}

/*****************************************************************************/
//  Description:	EMC Memroy mode set function
//				set external memory work mode parameter like:
//				data width
//				column mode
//				row mode and so on
//  Global resource dependence:  NONE
//  Author:		Johnny.Wang         
//  Related register: EMC_DCFG0
//				  
//  Note:			None
//				
/*****************************************************************************/
void EMC_MEM_Mode_Set(SDRAM_CFG_INFO_T_PTR mem_info)
{
	REG32(EXT_MEM_DCFG0) = (EMC_CS_REF_SAME<<15) |
							(TRUE			<< 14) |//hardware auto-refresh en
							(TRUE			<< 13) |//mode1 en
							(TRUE			<< 12) |//mode0 en
							(TRUE			<< 11) |//dmem clock output phase
							(TRUE			<< 10) |//dmem clock output en
							(TRUE			<< 9)   |//row hit en
							(mem_info->data_width<< 8)   |
							(mem_info->col_mode << 4)   |
							(EMC_PRE_BIT_A10<< 2)  |
							(mem_info->row_mode);
}


/*****************************************************************************/
//  Description:	EMC phy latency set function
//				set parameter relate with cas latency like:
//				timing adjustment sample clock latency
//				DQS output latency
//				write dm latency
//				read dm latency
//				write data latency
//				read data latency
//  Global resource dependence:  dram type , cas_latency
//  Author:		Johnny.Wang   
//  Related register: EMC_DCFG5
//				
//  Note:			None
//				
/*****************************************************************************/
void EMC_PHY_Latency_Set(SDRAM_CFG_INFO_T_PTR mem_info)	
{
	if(SDR_SDRAM == mem_info->sdram_type)
	{
		if(CAS_LATENCY_2 == mem_info->cas_latency)
		{
			REG32(EXT_MEM_DCFG5) = 0x00420006;
		}
		else
		{
			REG32(EXT_MEM_DCFG5) = 0x00620208;
		}
	}
	else
	{
		if(CAS_LATENCY_2 == mem_info->cas_latency)
		{
			REG32(EXT_MEM_DCFG5) = 0x00622726;
		}
		else
		{
			REG32(EXT_MEM_DCFG5) = 0x00622728;
		}	

		#if FPGA_TEST
			//REG32(EXT_MEM_DCFG5) = 0x00633739;
		#endif
	}
}

/*****************************************************************************/
//  Description:	EMC phy mode set function
//				set parameter relate with emc phy work mode like:
//				cke map to cs0 or cs1
//				dqs gate delay,delay line or loopback
//				dqs gate mode,mode0 or mode1
//				DMEM data output mode,dff or dl
//				DMEM DDR DQS[3:0] output mode,dff or dl
//				DMEM DDR DQS PAD IE mode,dff or dl
//				DMEM sample clock mode,internal or from dqs
//				DMEM CK/CK# output mode,dff or dl
//				DMEM READ strobe clock loopback dis/en
//  Global resource dependence:  dll on or off, external memory type
//  Author:		Johnny.Wang        
//  Related register: EMC_CFG1
//				
//  Note:			None
//				
/*****************************************************************************/
void EMC_PHY_Mode_Set(SDRAM_CFG_INFO_T_PTR mem_info)
{
	REG32(EXT_MEM_CFG1) = 0; //clear phy control register

	REG32(EXT_MEM_CFG1) |= (EMC_CKE_SEL_DEFAULT << 14) |
							(EMC_DQS_GATE_DEFAULT<< 8)	|
							(EMC_DQS_GATE_MODE_DEFAULT<< 7) |
							(mem_info->sdram_type<< 6) |//DMEM data output mode,dff or dl
							(EMC_DLL_ON_OFF<< 5) |//DMEM DDR DQS[3:0] output mode,dff or dl
							(EMC_DLL_ON_OFF<< 4) |//DMEM DDR DQS PAD IE mode,dff or dl
							(mem_info->sdram_type<<3) |//DMEM sample clock mode,internal or from dqs
							(0<<2) |//DMEM CK/CK# output mode,dff or dl
							(0<<1) |//DMEM READ strobe clock loopback dis/en
							mem_info->sdram_type;
	#if FPGA_TEST
	//REG32(EXT_MEM_CFG1) |= BIT_6;
	#endif
}


/*****************************************************************************/
//  Description:	EMC phy timing set function
//				set parameter relate with emc phy work mode like:
//				data pad ie delay
//				data pad oe delay
//				dqs pad ie delay
//				dqs pad oe delay
//				all delay line timing parameter
//  Global resource dependence:  dll on or off, external memory type
//  Author:		Johnny.Wang         
//  Related register: EMC_DCFG6,7,8 and EMC_DMEM_DL0~DL19
//  Note:			None
//				
/*****************************************************************************/
void EMC_PHY_Timing_Set(uint32 emc_freq,
					SDRAM_CFG_INFO_T_PTR mem_info,
					EMC_PHY_L1_TIMING_T_PTR emc_phy_l1_timing,
					EMC_PHY_L2_TIMING_T_PTR emc_phy_l2_timing)
{
	uint32 i = 0;
	
	REG32(EXT_MEM_DCFG8) = ((emc_phy_l1_timing->data_pad_ie_delay & 0xffff) <<16) |
							(emc_phy_l1_timing->data_pad_oe_delay & 0xff);
	
	if(DDR_SDRAM == mem_info->sdram_type)
	{
		REG32(EXT_MEM_DCFG6) = ((emc_phy_l1_timing->dqs_gate_pst_delay& 0xffff) <<16) |
								(emc_phy_l1_timing->dqs_gate_pre_delay& 0xffff);

		REG32(EXT_MEM_DCFG7) = ((emc_phy_l1_timing->dqs_ie_delay& 0xffff) <<16) |
								(emc_phy_l1_timing->dqs_oe_delay& 0xff);
	}
	
	if(EMC_DLL_ON_OFF == TRUE && emc_freq >= ARM_CLK_96M)
	{
		for(i = EMC_DMEM_DL0; i < EMC_DMEM_MAX; i++)
		{
			REG32(EXT_MEM_DL0 + i*4 ) = REG32(REG32(emc_phy_l2_timing)+i*4);
		}
	}
}

/*****************************************************************************/
//  Description:	EMC phy  set function
//				include these subfunction:
//				EMC_PHY_Latency_set(),
//				EMC_PHY_Mode_Set(),
//				EMC_PHY_Timing_Set()
//  Global resource dependence:  dll on or off, external memory type
//  Author:		Johnny.Wang         
//  Related register: 
//  Note:			None
//				
/*****************************************************************************/
void EMC_PHY_Set(uint32 emc_freq,
					SDRAM_CFG_INFO_T_PTR mem_info,
					EMC_PHY_L1_TIMING_T_PTR emc_phy_l1_timing,
					EMC_PHY_L2_TIMING_T_PTR emc_phy_l2_timing)
{
	EMC_PHY_Latency_Set(mem_info);
	EMC_PHY_Mode_Set(mem_info);
	EMC_PHY_Timing_Set(emc_freq,mem_info,emc_phy_l1_timing,emc_phy_l2_timing);
}

/*****************************************************************************/
//  Description:	EMC software command send function
//				this function will send software initialization command to external memory
//  Global resource dependence:  memory type
//  Author:		Johnny.Wang         
//  Related register: 
//  Note:			None
//				
/*****************************************************************************/
void EMC_SCMD_Issue(SDRAM_CFG_INFO_T_PTR mem_info)
{
	uint32 i = 0;

	//shut down auto-refresh
	REG32(EXT_MEM_DCFG0) &= ~(DCFG0_AUTOREF_EN);

	//precharge all bank
	REG32(EXT_MEM_DCFG4) = 0x40010000;
	while (REG32(EXT_MEM_DCFG4) & BIT_16);
	for(i=0; i<=1000; i++);

	//software auto refresh
	REG32(EXT_MEM_DCFG4) = 0x40020000;
	while (REG32(EXT_MEM_DCFG4) & BIT_17);		
	for(i=0; i<=1000; i++);
	 
	//software auto refresh
	REG32(EXT_MEM_DCFG4) = 0x40020000;
	while (REG32(EXT_MEM_DCFG4) & BIT_17);		
	for(i=0; i<=1000; i++);

	//load nornal mode register
	REG32(EXT_MEM_DCFG4) = 0x40040000 | (mem_info->cas_latency<<4) | (mem_info->burst_length); 
	while (REG32(EXT_MEM_DCFG4) & BIT_18);				
	for(i=0; i<=1000; i++);

	if(SDRAM_EXT_MODE_INVALID != mem_info->ext_mode_val)
	{
		//load external mode register
		REG32(EXT_MEM_DCFG4) = 0x40040000 | mem_info->ext_mode_val;
		while (REG32(EXT_MEM_DCFG4) & BIT_18);				
		for(i=0; i<=1000; i++);		
	}

	//open auto-refresh
	REG32(EXT_MEM_DCFG0) |= (DCFG0_AUTOREF_EN);
}


void EMC_Init(uint32 emc_freq,
				EMC_CS_NUM_E emc_cs_num,
				EMC_CHL_NUM_E emc_axi_num,
				SDRAM_CFG_INFO_T_PTR mem_info,
				SDRAM_TIMING_PARA_T_PTR mem_timing,
				EMC_PHY_L1_TIMING_T_PTR emc_phy_l1_timing,
				EMC_PHY_L2_TIMING_T_PTR emc_phy_l2_timing)
{
	EMC_Base_Mode_Set();
	EMC_CSx_Set(emc_cs_num,mem_info);
	EMC_AXI_CHL_Set(emc_axi_num);
	EMC_MEM_Mode_Set(mem_info);
	EMC_MEM_Timing_Set(emc_freq,mem_info,mem_timing);
	EMC_PHY_Set(emc_freq,mem_info,emc_phy_l1_timing,emc_phy_l2_timing);
 	EMC_SCMD_Issue(mem_info);
}
LOCAL void __sdram_set_param(uint32 clk, SDRAM_CFG_INFO_T_PTR pCfg)
{
	uint32 i;
	EMC_PHY_L1_TIMING_T_PTR *emc_phy_l1_timing;
	EMC_PHY_L2_TIMING_T_PTR   *emc_phy_l2_timing;
	emc_phy_l1_timing = EMC_GetPHYL1_Timing(pCfg);
	emc_phy_l2_timing = EMC_GetPHYL2_Timing(pCfg);
	EMC_Init(clk, EMC_CS0, EMC_AXI_ARM, pCfg, sdram_parameters, emc_phy_l1_timing, emc_phy_l2_timing);
    	for (i=0; i<1000; i++){}
}
#endif
#ifdef SDRAM_AUTODETECT_SUPPORT
LOCAL uint32 __colum_to_mode(uint32 colum)
{
    uint32 col_mode;
    switch(colum)
    {
        case 8:
            col_mode = COL_MODE_8;
            break;
        case 9:
            col_mode = COL_MODE_9;
            break;
        case 10:
            col_mode = COL_MODE_10;
            break;
        case 11:
            col_mode = COL_MODE_11;
            break;
        case 12:
            col_mode = COL_MODE_12;
            break;
        default:
            for( ; ; ) {}
            //break;          
    }
    return col_mode;
}

LOCAL uint32 __row_to_mode(uint32 row)
{
    uint32 row_mode;
    switch(row)
    {
        case 11:
            row_mode = ROW_MODE_11;
            break;
        case 12:
            row_mode = ROW_MODE_12;
            break;
        case 13:
            row_mode = ROW_MODE_13;
            break;
        case 14:
            row_mode = ROW_MODE_14;
            break;
        default:
            for( ; ; ) {}
            //break;          
    }
    return row_mode;
}

LOCAL uint32 __cs_to_map(uint32 haddr)
{
    uint32 cs_mode;
    switch(haddr)
    {
        case 26:
            cs_mode = 4;
            break;
        case 27:
            cs_mode = 5;
            break;
        case 28:
            //cs_mode = 6;
/* in case using 4Gb DDR, 0xE000_0000~0xEFFF_FFFF will be used, so CS mapping to HADDR[29]*/
				cs_mode = 7;
            break;
        case 29:
            cs_mode = 7;
            break;
        default:
            for( ; ; ) {}
            //break;          
    }
    return cs_mode;
}

LOCAL BOOLEAN __is_rw_ok(uint32 addr, uint32 val)
{
    volatile uint32 i;
    
    REG32(addr) = val;
    REG32(addr+4) = (~val);
    
    for(i=0;i<0xff;i++) {}

    if((REG32(addr) == val) && (REG32(addr+4) == (~val)))
        return ((BOOLEAN)SCI_TRUE);
    else
        return ((BOOLEAN)SCI_FALSE);
    //return ((val == REG32(addr))? ((BOOLEAN)SCI_TRUE) : ((BOOLEAN)SCI_FALSE));
}

// ADDR: |-BANK -|------------ COLUM 12 ---------------|
//       |A13|A12|A11|A10|A9|A8|A7|A6|A5|A4|A3|A2|A1|A0|
//
//       |------------------- ROW 14-------------------|   
//       |A13|A12|A11|A10|A9|A8|A7|A6|A5|A4|A3|A2|A1|A0|
LOCAL uint32 __col_row_detect(BOOLEAN is_col, SDRAM_CFG_INFO_T_PTR pCfg)
{
    uint32 num, max, min;
    uint32 offset, addr;
    uint32 width_offset = (DATA_WIDTH_16 == pCfg->data_width)?(WIDTH16_OFFSET):(WIDTH32_OFFSET);
	 uint32 cs_mode;

    if(is_col)
    {
        max = SDRAM_MAX_COLUM;
        min = SDRAM_MIN_COLUM;
    }
    else
    {
        max = SDRAM_MAX_ROW;
        min = SDRAM_MIN_ROW;
    }
    for(num = max; num >= min; num--)
    {
        // init 0 address
        REG32(ZERO_ADDR) = MEM_REF_DATA0;               /*lint !e413*/

        if(is_col)
        {
            offset = num + width_offset - BYTE_OFFSET;    // colum+width-byteoff
        }
        else
        {
            offset = num + BANK_OFFSET + (uint32)s_colum +  width_offset -  BYTE_OFFSET;    // row+bank+colum+width-byteoff
				cs_mode = __cs_to_map(offset);
				//set cs map to HADDR[offset]
				REG32(0x20000000) &= ~(0x7);
				REG32(0x20000000) |= (cs_mode);
        }
        addr   = (1 << (offset - 1)) + ZERO_ADDR;
        if(__is_rw_ok(addr, MEM_REF_DATA1))
        {
            // if 0addr not changed, row is ok
            if(MEM_REF_DATA0 == REG32(ZERO_ADDR))       /*lint !e413*/
            {
                break;
            }
            // 0addr changed, row is too big
            else if(MEM_REF_DATA1 == REG32(ZERO_ADDR))  /*lint !e413*/
            {
                continue;
            }
        }
    }

    return (num); 
}

LOCAL void set_row_col(SDRAM_CFG_INFO_T_PTR pCfg)
{
	uint32 value;
	int i;

	value = REG32(0x20000180);
	value &= ~(0x73);
	value |= ((pCfg->col_mode)<<4);
	value |= (pCfg->row_mode);
	REG32(0x20000180) = value;
	for(i =0 ; i < 1000; i++);

}

LOCAL void __sdram_detect(uint32 clk)
{
    SDRAM_CFG_INFO_T_PTR pCfg = &s_sdram_raw_cfg;
//    uint32 state = STATE_SDRAM_TYPE;
    uint32 state = STATE_COLUM; //in sc8810 just need to detect the DDR's row and col
    uint32 colum, row;

    //pCfg->bank_mode    = BK_MODE_4;
    pCfg->row_mode     = ROW_MODE_14;
    pCfg->col_mode     = COL_MODE_12;
    pCfg->data_width   = DATA_WIDTH_32;
    pCfg->burst_length = BURST_LEN_2;
    pCfg->cas_latency  = CAS_LATENCY_3;
    pCfg->ext_mode_val = SDRAM_EXT_MODE_REG;
    pCfg->sdram_type   = SDR_SDRAM;
        
    while(STATE_END != state)
    {     
//        __sdram_set_param(clk, pCfg);
	set_row_col(pCfg);
        switch(state)
        {
        case STATE_SDRAM_TYPE:
            if(__is_rw_ok(ZERO_ADDR, MEM_REF_DATA0))           // 16bit sdr/ddr detect ok, try 32bit
            {
                pCfg->data_width = DATA_WIDTH_32;
                state = STATE_BIT_WIDTH;
                //break;
            }
            else                        // 16bit sdr failed, try 16bit ddr
            {
                if(DDR_SDRAM == pCfg->sdram_type)   
                {
                    for( ; ; ) {}          // all failed
                }
                pCfg->sdram_type = DDR_SDRAM;
                state = STATE_SDRAM_TYPE;
                //break;
            }
            break;
        case STATE_BIT_WIDTH:
            if(__is_rw_ok(ZERO_ADDR, MEM_REF_DATA0))           // 32bit sdr/ddr detect ok, try colum
            {
                state = STATE_COLUM;
                //break;
            }
            else                        // 32bit sdr/ddr detect failed, fix 16bit and try colum
            {
                pCfg->data_width = DATA_WIDTH_16;
                state = STATE_COLUM;
                //break;
            }
            break;
        case STATE_COLUM:
            if(__is_rw_ok(ZERO_ADDR, MEM_REF_DATA0))           
            {
                colum = __col_row_detect(SCI_TRUE, pCfg);
                pCfg->col_mode = __colum_to_mode(colum);
                s_colum = colum;//lint !e63
                state = STATE_ROW;
                //break;
            }
            else                        
            {
                for( ; ; ) {}           // should not come here
            }
            break;
        case STATE_ROW:
            row = __col_row_detect(SCI_FALSE, pCfg);
            pCfg->row_mode = __row_to_mode(row);
            state = STATE_REINIT;
            break;
        case STATE_REINIT:
            state = STATE_END;  
            break;
        default:
            break;
        }
    }
}
#endif
/**---------------------------------------------------------------------------*
 ** FUNCTION                                                                  *
 **     void SDRAM_Init(uint32 sdram_clk)                                     *
 **                                                                           *
 ** DESCRIPTION                                                               *
 **     initialize emc sdram module                                           *
 **                                                                           *
 ** INPUT                                                                     *
 **     sdram_clk                                                             *
 **                                                                           *
 ** OUTPUT                                                                    *
 **     None                                                                  *
 **                                                                           *
 ** RETURN VALUE                                                              *
 **                                                                           *
 ** DEPENDENCIES                                                              *
 **                                                                           *
**---------------------------------------------------------------------------*/
#if 0
LOCAL void SDRAM_Init (uint32 clk)
{
    sdram_parameters = SDRAM_GetTimingPara();

    #ifdef SDRAM_AUTODETECT_SUPPORT
    __sdram_detect(clk);
    #else
    __sdram_set_param(clk, SDRAM_GetCfg());
    #endif

}
 

/**---------------------------------------------------------------------------*
 ** FUNCTION                                                                  *
 **     void SDRAM_PinDrv_Set(void)                                           *
 **                                                                           *
 ** DESCRIPTION                                                               *
 **     initialize emc pins                                                   *
 **                                                                           *
 ** INPUT                                                                     *
 **     none                                                                  *
 **                                                                           *
 ** OUTPUT                                                                    *
 **     None                                                                  *
 **                                                                           *
 ** RETURN VALUE                                                              *
 **                                                                           *
 ** DEPENDENCIES                                                              *
 **                                                                           *
**---------------------------------------------------------------------------*/
LOCAL void SDRAM_PinDrv_Set (void)
{
#if defined(PLATFORM_SC8800G)
	uint32 i = 0;
	uint32 clk_drv = 0x200;
	uint32 ctl_drv = 0x100;
	uint32 dat_drv = 0x100;
	
	REG32(PIN_CTL_REG) = 0X1FFF00; //set nf_rb keyin[0-7] wpus

	REG32(PINMAP_REG_BASE + 0X27c) = clk_drv;	
	REG32(PINMAP_REG_BASE + 0X280) = clk_drv;		
	
	for(i = 0; i<15; i++)
	{
		REG32(PINMAP_REG_BASE + 0x019c + i*4) = ctl_drv;
	}
	
	REG32(PINMAP_REG_BASE + 0X1d8) = ctl_drv;
	REG32(PINMAP_REG_BASE + 0X2a8) = ctl_drv;				
	REG32(PINMAP_REG_BASE + 0X1FC) = ctl_drv;
	REG32(PINMAP_REG_BASE + 0X200) = ctl_drv;
	REG32(PINMAP_REG_BASE + 0X224) = ctl_drv;
	REG32(PINMAP_REG_BASE + 0X228) = ctl_drv;
	REG32(PINMAP_REG_BASE + 0X24c) = ctl_drv;	
	REG32(PINMAP_REG_BASE + 0X250) = ctl_drv;		
	REG32(PINMAP_REG_BASE + 0X274) = ctl_drv;		
	REG32(PINMAP_REG_BASE + 0X278) = ctl_drv;		

	for(i = 0; i<9; i++)
		REG32(PINMAP_REG_BASE + 0x0284 + i*4) = ctl_drv;
	

	for(i = 0; i<8; i++)
	{	
		REG32(PINMAP_REG_BASE + 0x1DC + i*4) = dat_drv;
		REG32(PINMAP_REG_BASE + 0x204 + i*4) = dat_drv;
		REG32(PINMAP_REG_BASE + 0x22c + i*4) = dat_drv;
		REG32(PINMAP_REG_BASE + 0x254 + i*4) = dat_drv;
	}	

#endif
}


/**---------------------------------------------------------------------------*
 ** FUNCTION                                                                  *
 **     void Chip_ConfigClk(void)                                             *
 **                                                                           *
 ** DESCRIPTION                                                               *
 **     set pll, arm clock,ahb clock,emc clock                                *
 **                                                                           *
 ** INPUT                                                                     *
 **     p_system_clk_cfg                                                      *
 **                                                                           *
 ** OUTPUT                                                                    *
 **     None                                                                  *
 **                                                                           *
 ** RETURN VALUE                                                              *
 **                                                                           *
 ** DEPENDENCIES                                                              *
 **                                                                           *
**---------------------------------------------------------------------------*/
LOCAL uint32 Chip_ConfigClk (void)
{
    volatile uint32 i,arm_ahb_clk;

#if defined(PLATFORM_SC6800H)
#ifdef _BL_NF_NBL_

    //support dual pll, mpll 400mhz, bpll 480mhz
    {
        volatile uint32 is_pll_done = 0;

        //clear the protect control
        CHIP_REG_SET(GR_MCU_PORT, PLL_MCU_PROT_VALUE);

        //disable pll
        CHIP_REG_AND(GR_MISC1, ~ MISC1_MCU_PLL_EN);

        //set mpll to 400MHz
        CHIP_REG_SET(GR_MPLL_MN, MPLL_MN_400M);
        //clk_48M source select to bpll
        CHIP_REG_OR(AHB_CLK_CFG1, AHB_CLK_CFG1_SRCSEL48M);

        //open bpll
        CHIP_REG_AND(GR_MISC1, ~MISC1_MCU_BPLL_FORCE_PD_EN);
        //select bpll controlled by hw and release bpll output
        CHIP_REG_OR(GR_MISC1, (MISC1_BPLL_SEL|MISC1_BPLL_CONT_DONE));

        //enable pll
        CHIP_REG_OR (GR_MISC1, MISC1_MCU_PLL_EN);

        //wait pll count done
        is_pll_done = CHIP_REG_GET(GR_STATUS) & ((uint32) APB_STATUS_PLL_CNT_DONE);

        while (0 == is_pll_done)
        {
            is_pll_done = CHIP_REG_GET(GR_STATUS) & ((uint32) APB_STATUS_PLL_CNT_DONE);
        }

        //set the protect control
        CHIP_REG_SET(GR_MCU_PORT, 0);
    }
#endif

    arm_ahb_clk = ARM_CLK_100M;
    //MPLL is open already in RomCode
    i = REG32 (AHB_CLK_CFG0);
    //set CLK_EMC to 192MHz
    i &= ~ (BIT_7 | BIT_6 | BIT_5 | BIT_4);
    i |= 0xC << 4;               //Src_sel_emc:4'b1100 : MPLL_DIV2:
    i &= ~ (BIT_9 | BIT_8);      //Div_cfg_emc:0x0
    //set CLK_ARM to 192MHz
    i &= ~ (BIT_2 | BIT_1);      //Div_cfg_arm:0x01
    //set CLK_AHB to 96MHz
    i |= BIT_3;
    //set Src_sel_arm to  MPLL/2(192Mhz)
    i |= BIT_0;
    REG32 (AHB_CLK_CFG0) = i;

    for (i=0; i<100; i++){}

#elif defined(PLATFORM_SC8800G)
#ifdef CONFIG_SC8810
#else
    __ClkConfig(&g_emc_clk, (uint32*)&arm_ahb_clk);
#endif
#endif

    //Delay some time
    for (i=0; i<1000; i++) {}

    return arm_ahb_clk;
}
#endif
int timer_init(void);
unsigned long long get_ticks(void);
void ddr_init()
{
	volatile unsigned int i;
	uint32 clkwr_dll = (64*s_emc_config.clk_wr)/(s_emc_config.read_value/2);
	
	unsigned long long now;
	timer_init();
	now = get_ticks();
	do{}while(get_ticks() <= now+2);
	REG32(0x20000004) = 0x00000049;
	for(i = 0; i < 1000; i++);

	REG32(0x20000024) |= BIT_6;
	REG32(0x2000002C) |= BIT_6;
	for(i = 0; i < 1000; i++);

	REG32(0x20000194) = 0x0062272A;
	for(i = 0; i < 1000; i++);

	REG32(0x20000198) = 0x00200010;
	for(i = 0; i < 1000; i++);

	REG32(0x2000019c) = 0x00f0000e;
	for(i = 0; i < 1000; i++);

	REG32(0x200001a0) = 0x00f0000e;
	for(i = 0; i < 1000; i++);	

	//set EMC dll
	REG32(0x20000170) = 0x0011080;
	for(i = 0; i < 1000; i++);	

	REG32(0x2000010C) = (0x8000|clkwr_dll);
	REG32(0x20000110) = 0x8020;
	REG32(0x20000114) = 0x8020;
	REG32(0x20000118) = 0x8020;
	REG32(0x2000011C) = 0x8020;
	REG32(0x20000120) = 0x8020;
	REG32(0x20000124) = 0x8020;
	REG32(0x20000128) = 0x8020;
	REG32(0x2000012C) = 0x8020;
	REG32(0x20000130) = 0x8040;
	REG32(0x20000134) = 0x8040;
	REG32(0x20000138) = 0x8040;
	REG32(0x2000013C) = 0x8040;
	REG32(0x20000140) = 0x8040;
	REG32(0x20000144) = 0x8040;
	REG32(0x20000148) = 0x8040;
	REG32(0x2000014C) = 0x8040;

	REG32(0x20000170) = 0x11480;

	REG32(0x20000190) = 0x40010000;
	for(i =0 ; i < 1000; i++);
	
	REG32(0x20000190) = 0x40020000;
	for(i =0 ; i < 1000; i++);

	REG32(0x20000190) = 0x40020000;
	for(i =0 ; i < 1000; i++);

	REG32(0x20000190) = 0x40040031;
	for(i =0 ; i < 1000; i++);

	REG32(0x20000190) = 0x40048000;
	for(i =0 ; i < 1000; i++);

/*
	REG32(0x20000180) |= BIT_14;
	for(i =0 ; i < 1000; i++);

      //detect column mode and row mode
	__sdram_detect(0);
	for(i =0 ; i < 1000; i++);
*/
	//set cs map to 2G bit
//	REG32(0x20000000) &= ~(0x7);
//	REG32(0x20000000) |= (0x7);
//	REG32(0x20000000) |= (s_emc_config.cs_pos);

	//REG32(0x20000010) = 0x223;
	//REG32(0x20000014) = 0x223;

	REG32(0x20000184) = 0x233a3566;
	REG32(0x20000188) = 0x1a260322;
	//REG32(0x20000184) = 0x02371422;
	//REG32(0x20000188) = 0x121c0322;

	REG32(0x20000180) |= BIT_14;
	for(i =0 ; i < 1000; i++);
      
       //detect column mode and row mode
	__sdram_detect(0);
	for(i =0 ; i < 1000; i++);
}
void 	set_emc_pad(uint32 clk_drv, uint32 ctl_drv, uint32 dat_drv, uint32 dqs_drv)
{
	unsigned int i = 0;
	REG32(PINMAP_REG_BASE + 0x27C) = clk_drv;
	REG32(PINMAP_REG_BASE + 0x280) = clk_drv;
	for(i = 0; i < 15; i++)
	{
		REG32(PINMAP_REG_BASE + 0x19c + i * 4) = ctl_drv;
	}
	REG32(PINMAP_REG_BASE + 0x1d8) = ctl_drv;

	for(i = 0; i < 10; i++)
	{
		REG32(PINMAP_REG_BASE + 0x284 + i * 4) = ctl_drv;
	}

	for(i = 0; i < 8; i++)
	{
		REG32(PINMAP_REG_BASE + 0x1DC + i * 4) = dat_drv;
		REG32(PINMAP_REG_BASE + 0x204 + i * 4) = dat_drv;
		REG32(PINMAP_REG_BASE + 0x22C + i * 4) = dat_drv;
		REG32(PINMAP_REG_BASE + 0x254 + i * 4) = dat_drv;
	}
	//dqs
	REG32(PINMAP_REG_BASE + 0x200) = dqs_drv;
	REG32(PINMAP_REG_BASE + 0x228) = dqs_drv;
	REG32(PINMAP_REG_BASE + 0x250) = dqs_drv;
	REG32(PINMAP_REG_BASE + 0x278) = dqs_drv;


	//dqm
	REG32(PINMAP_REG_BASE + 0x1FC) = dat_drv;
	REG32(PINMAP_REG_BASE + 0x224) = dat_drv;
	REG32(PINMAP_REG_BASE + 0x24C) = dat_drv;
	REG32(PINMAP_REG_BASE + 0x274) = dat_drv;
	
	// CKE OUTPUT in sleep
	REG32(PINMAP_REG_BASE + 0x1d8) |= 0x1;
	REG32(PINMAP_REG_BASE + 0x2a8) |= 0x1;
	
}

#define ARMCLK_CONFIG_EN	1
void sc8810_emc_Init()
{
	
	volatile unsigned int i;
		
	set_emc_pad(s_emc_config.clk_drv, s_emc_config.ctl_drv, s_emc_config.dat_drv, s_emc_config.dqs_drv);

	// GPU AXI 256M
	REG32(0x8b00002c) &= ~(0x3);
	
	// A5 AXI DIV		
	REG32(0x20900238) |= (1 << 11);
	REG32(0x20900238) &= ~(1 <<12);

	REG32(0x8b000018) |= (1 << 9);
	
	//set MPLL to 900MHz
	i = REG32(0x8b000024);
	i &= ~ 0x7ff;
#if ARMCLK_CONFIG_EN
	i |= s_emc_config.arm_clk;
#else
	//i |= 0xFA;     //1000M
	//i |= 0xe1;     //900M
	i |= 0xC8;   //800M
#endif
	REG32(0x8b000024) = i;
	
	//set DPLL of EMC to 400MHz
	i = REG32(0x8b000040);
	i &= ~ 0x7ff;
	i |= s_emc_config.emc_clk;
	//i |= 0x80;     //512M
	//i |= 0x69;   //420M
	//i |= 0x64;   //400M
	REG32(0x8b000040) = i;
	REG32(0x8b000018) &= ~(1 << 9);
	
	// AHB_ARM_CLK SET
#if 1	// emc from DPLL
	REG32(0x20900224) = (3 << 23) | (3 << 12);
	REG32(0x20900224) |= (3 << 4) | (0 << 8) | (7 << 14);
	REG32(0x20900224) |= (1 << 23) | (3 << 4) | (0 << 8) | (7 << 14);
	for(i = 0; i < 1000; i++);
	
	REG32(0x20900224) = (3 << 4) | (0 << 8) | (7 << 14) | (1 << 12/*select dpll*/);
#else   // EMC from MPLL
	REG32(0x20900224) = (3 << 23) | (3 << 12);
	REG32(0x20900224) |= (3 << 4) | (1 << 8) | (7 << 14);
	REG32(0x20900224) |= (1 << 23) | (3 << 4) | (1 << 8) | (7 << 14);
	for(i = 0; i < 1000; i++);
	
	REG32(0x20900224) = (3 << 4) | (1 << 8) | (7 << 14) | (0 << 12/*select mpll*/);
#endif
	ddr_init();
}

static const int dcdc_ctl_vol[] = {
	650, 700, 800, 900, 1000, 1100, 1200, 1300, 1400,
};
PUBLIC void dcdc_calibrate(int chan, int to_vol)
{
	int i;
	uint32 cal_vol, ctl_vol = to_vol;
	for (i = 0; i < ARRAY_SIZE(dcdc_ctl_vol) - 1; i++) {
		if (ctl_vol < dcdc_ctl_vol[i + 1])
			break;
	}
	if (i >= ARRAY_SIZE(dcdc_ctl_vol) - 1)
		goto exit;
	cal_vol = ((ctl_vol - dcdc_ctl_vol[i]) * 32 / 100) % 32;
	if (chan == 10) {
	ANA_REG_SET(ANA_DCDCARM_CTL_CAL, cal_vol | (0x1f - cal_vol) << 8);
	ANA_REG_SET(ANA_DCDCARM_CTL, i | (0x07 - i) << 4);
	}
	else if (chan == 11) {
		ANA_REG_SET(ANA_DCDC_CTL_CAL, cal_vol | (0x1f - cal_vol) << 8);
		ANA_REG_SET(ANA_DCDC_CTL, i | (0x07 - i) << 4);
	}
	for(i = 0; i < 0x1000; ++i){};
exit:
	return ;
}
PUBLIC void Chip_Init (void) /*lint !e765 "Chip_Init" is used by init.s entry.s*/
{
	volatile uint32 i = 0;
	if (REG32(0x209003fc) == CHIP_ID_8810S) { 
		dcdc_calibrate(10, 1300);//vddarm 1.30v
		dcdc_calibrate(11, 1200);//vddcore 1.20v
	}
	EMC_PARAM_T_PTR emc_ptr = EMC_GetPara();
	
	s_emc_config.arm_clk = emc_ptr->arm_clk/1000000/4;
	s_emc_config.emc_clk = emc_ptr->emc_clk/1000000/4;
	s_emc_config.dqs_drv = (emc_ptr->dqs_drv << 8);
	s_emc_config.dat_drv = (emc_ptr->dat_drv << 8);
	s_emc_config.ctl_drv = (emc_ptr->ctl_drv << 8);
	s_emc_config.clk_drv = (emc_ptr->clk_drv << 8);
	s_emc_config.clk_wr  = emc_ptr->clk_wr;
	s_emc_config.read_value = (emc_ptr->read_value & 0xff);
	s_emc_config.cs_pos = emc_ptr->cs_pos;
		
	for (i = 0; i < 0xff1; ++i);	
	sc8810_emc_Init();
	g_ahb_clk = 200000000;
	for (i=0; i<0xff1; i++);

	// AHB master priority:  DSP > lcdc > other > GPU
	REG32(0x20000020) = 0x7D;
	REG32(0x20000024) = 0x4D;
	REG32(0x20000030) = 0x1c31D;
	REG32(0x20000050) = 0x1c31D;
	REG32(0x20000058) = 0x1c31D;
	REG32(0x20000060) = 0x1c31E;
	REG32(0x20000038) = 0x1c31F;
	REG32(0x20000040) = 0x1c31F;
	REG32(0x20000048) = 0x1c31F;
	
}
