

================================================================
== Synthesis Summary Report of 'mmul'
================================================================
+ General Information: 
    * Date:           Fri Feb 17 17:03:18 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        mmul
    * Solution:       solution4 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |     Modules     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |            |           |     |
    |     & Loops     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ mmul           |     -|  0.13|       78|  312.000|         -|       79|     -|        no|     -|  1 (~0%)|  1405 (~0%)|  838 (~0%)|    -|
    | o row_col_prod  |     -|  2.92|       76|  304.000|         6|        1|    72|       yes|     -|        -|           -|          -|    -|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| c_address0 | 5        |
| c_d0       | 16       |
+------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a_0_0     | ap_none | 16       |
| a_0_1     | ap_none | 16       |
| a_0_2     | ap_none | 16       |
| a_0_3     | ap_none | 16       |
| a_1_0     | ap_none | 16       |
| a_1_1     | ap_none | 16       |
| a_1_2     | ap_none | 16       |
| a_1_3     | ap_none | 16       |
| a_2_0     | ap_none | 16       |
| a_2_1     | ap_none | 16       |
| a_2_2     | ap_none | 16       |
| a_2_3     | ap_none | 16       |
| b_0_0     | ap_none | 16       |
| b_0_1     | ap_none | 16       |
| b_0_2     | ap_none | 16       |
| b_0_3     | ap_none | 16       |
| b_0_4     | ap_none | 16       |
| b_0_5     | ap_none | 16       |
| b_1_0     | ap_none | 16       |
| b_1_1     | ap_none | 16       |
| b_1_2     | ap_none | 16       |
| b_1_3     | ap_none | 16       |
| b_1_4     | ap_none | 16       |
| b_1_5     | ap_none | 16       |
| b_2_0     | ap_none | 16       |
| b_2_1     | ap_none | 16       |
| b_2_2     | ap_none | 16       |
| b_2_3     | ap_none | 16       |
| b_2_4     | ap_none | 16       |
| b_2_5     | ap_none | 16       |
| b_3_0     | ap_none | 16       |
| b_3_1     | ap_none | 16       |
| b_3_2     | ap_none | 16       |
| b_3_3     | ap_none | 16       |
| b_3_4     | ap_none | 16       |
| b_3_5     | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| a        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| b        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| c        | out       | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_0_0        | port    |          |
| a        | a_0_1        | port    |          |
| a        | a_0_2        | port    |          |
| a        | a_0_3        | port    |          |
| a        | a_1_0        | port    |          |
| a        | a_1_1        | port    |          |
| a        | a_1_2        | port    |          |
| a        | a_1_3        | port    |          |
| a        | a_2_0        | port    |          |
| a        | a_2_1        | port    |          |
| a        | a_2_2        | port    |          |
| a        | a_2_3        | port    |          |
| b        | b_0_0        | port    |          |
| b        | b_0_1        | port    |          |
| b        | b_0_2        | port    |          |
| b        | b_0_3        | port    |          |
| b        | b_0_4        | port    |          |
| b        | b_0_5        | port    |          |
| b        | b_1_0        | port    |          |
| b        | b_1_1        | port    |          |
| b        | b_1_2        | port    |          |
| b        | b_1_3        | port    |          |
| b        | b_1_4        | port    |          |
| b        | b_1_5        | port    |          |
| b        | b_2_0        | port    |          |
| b        | b_2_1        | port    |          |
| b        | b_2_2        | port    |          |
| b        | b_2_3        | port    |          |
| b        | b_2_4        | port    |          |
| b        | b_2_5        | port    |          |
| b        | b_3_0        | port    |          |
| b        | b_3_1        | port    |          |
| b        | b_3_2        | port    |          |
| b        | b_3_3        | port    |          |
| b        | b_3_4        | port    |          |
| b        | b_3_5        | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_we0        | port    |          |
| c        | c_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------+-----+--------+------------+-----+--------+---------+
| + mmul                  | 1   |        |            |     |        |         |
|   add_ln8_1_fu_743_p2   | -   |        | add_ln8_1  | add | fabric | 0       |
|   add_ln8_fu_826_p2     | -   |        | add_ln8    | add | fabric | 0       |
|   add_ln10_fu_846_p2    | -   |        | add_ln10   | add | fabric | 0       |
|   mul_16s_16s_16_2_1_U1 | 1   |        | mul_ln859  | mul | auto   | 1       |
|   c_d0                  | -   |        | acc_V      | add | fabric | 0       |
|   add_ln12_fu_903_p2    | -   |        | add_ln12   | add | fabric | 0       |
|   add_ln10_1_fu_796_p2  | -   |        | add_ln10_1 | add | fabric | 0       |
+-------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------+--------------------------------------------+
| Type            | Options                          | Location                                   |
+-----------------+----------------------------------+--------------------------------------------+
| allocation      | operation instances=mul limit=72 | mmul/solution4/directives.tcl:10 in mmul   |
| array_partition | variable=a complete dim=0        | mmul/solution4/directives.tcl:8 in mmul, a |
| array_partition | variable=b complete dim=0        | mmul/solution4/directives.tcl:9 in mmul, b |
| pipeline        |                                  | mmul/solution4/directives.tcl:7 in mmul    |
+-----------------+----------------------------------+--------------------------------------------+


