From 6169cb268b23f8581f7c1a51737fdaf1bcaf6c73 Mon Sep 17 00:00:00 2001
From: Kosta Zertsekel <konszert@marvell.com>
Date: Tue, 9 Apr 2013 18:36:44 +0300
Subject: [PATCH 0560/1825] ALP: Set internal reg base to f1000000

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 35c1ca0cd659c7180c4dc77be0b6836039a8c072

Rationale:
All the Marvell SoCs are going to use 0xf1000000 for internal register base.

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Change-Id: I80442e95d119d3603effb515acf4dc917cc8bb27
Reviewed-on: http://vgitil04.il.marvell.com:8080/1520
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-avantalp/include/mach/avantalp.h |    4 ----
 1 files changed, 0 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-avantalp/include/mach/avantalp.h b/arch/arm/mach-avantalp/include/mach/avantalp.h
index b1a5883..3082130 100644
--- a/arch/arm/mach-avantalp/include/mach/avantalp.h
+++ b/arch/arm/mach-avantalp/include/mach/avantalp.h
@@ -26,11 +26,7 @@
 #define SDRAM_CS3_BASE			0x30000000
 #define SDRAM_CS3_SIZE			_256M
 
-#ifdef CONFIG_MACH_AVANTA_LP_FPGA
 #define INTER_REGS_PHYS_BASE		0xF1000000
-#else
-#define INTER_REGS_PHYS_BASE		0xD0000000
-#endif
 
 /*******************************************************************************
  * PHYS_BASE address mappings.
-- 
1.7.5.4

