#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 27 10:23:26 2019
# Process ID: 7144
# Current directory: C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.runs/synth_1
# Command line: vivado.exe -log CCG.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CCG.tcl
# Log file: C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.runs/synth_1/CCG.vds
# Journal file: C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CCG.tcl -notrace
Command: synth_design -top CCG -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 841.168 ; gain = 235.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CCG' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/CCG.vhd:14]
	Parameter NF bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SpecialShiftReg' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:5' bound to instance 'AKregister' of component 'SpecialShiftReg' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/CCG.vhd:31]
INFO: [Synth 8-638] synthesizing module 'SpecialShiftReg' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:14]
	Parameter NF bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FF1' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:28]
INFO: [Synth 8-638] synthesizing module 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FlipFlop' (1#1) [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:12]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'SpecialShiftReg' (2#1) [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:14]
	Parameter NF bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SpecialShiftReg' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:5' bound to instance 'CKregister' of component 'SpecialShiftReg' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/CCG.vhd:40]
INFO: [Synth 8-638] synthesizing module 'SpecialShiftReg__parameterized1' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:14]
	Parameter NF bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FF1' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:28]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-3491] module 'FlipFlop' declared at 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/FlipFlop.vhd:4' bound to instance 'FFI' of component 'FlipFlop' [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'SpecialShiftReg__parameterized1' (2#1) [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/SpecialShiftReg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CCG' (3#1) [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vhdl/src/CCG.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 914.414 ; gain = 308.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 914.414 ; gain = 308.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 914.414 ; gain = 308.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.srcs/constrs_1/new/ccg_constraints.xdc]
Finished Parsing XDC File [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.srcs/constrs_1/new/ccg_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.srcs/constrs_1/new/ccg_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CCG_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CCG_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1018.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CCG 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
Module FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT5 |     1|
|3     |FDCE |    14|
|4     |IBUF |     3|
|5     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------+------+
|      |Instance                  |Module                          |Cells |
+------+--------------------------+--------------------------------+------+
|1     |top                       |                                |    21|
|2     |  AKregister              |SpecialShiftReg                 |     5|
|3     |    \GEN[0].FIRST.FF1     |FlipFlop_9                      |     1|
|4     |    \GEN[1].INTERNAL.FFI  |FlipFlop_10                     |     1|
|5     |    \GEN[2].INTERNAL.FFI  |FlipFlop_11                     |     1|
|6     |    \GEN[3].INTERNAL.FFI  |FlipFlop_12                     |     2|
|7     |  CKregister              |SpecialShiftReg__parameterized1 |    10|
|8     |    \GEN[0].FIRST.FF1     |FlipFlop                        |     1|
|9     |    \GEN[1].INTERNAL.FFI  |FlipFlop_0                      |     1|
|10    |    \GEN[2].INTERNAL.FFI  |FlipFlop_1                      |     1|
|11    |    \GEN[3].INTERNAL.FFI  |FlipFlop_2                      |     1|
|12    |    \GEN[4].INTERNAL.FFI  |FlipFlop_3                      |     1|
|13    |    \GEN[5].INTERNAL.FFI  |FlipFlop_4                      |     1|
|14    |    \GEN[6].INTERNAL.FFI  |FlipFlop_5                      |     1|
|15    |    \GEN[7].INTERNAL.FFI  |FlipFlop_6                      |     1|
|16    |    \GEN[8].INTERNAL.FFI  |FlipFlop_7                      |     1|
|17    |    \GEN[9].INTERNAL.FFI  |FlipFlop_8                      |     1|
+------+--------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.781 ; gain = 412.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1018.781 ; gain = 308.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1018.781 ; gain = 412.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1023.598 ; gain = 715.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Repositories/ECS-ConvolutionalCodeGenerator/ConvolutionalCodeGenerator/vivado/ConvolutionalCodeGenerator.runs/synth_1/CCG.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CCG_utilization_synth.rpt -pb CCG_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 10:24:12 2019...
