# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/controller.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/counter.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/datapath.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/dff.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/rate_enb.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/sh_reg.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/uart_rcvr.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/uart_rcvr_sctb.sv" \
"../../../../Lab04_Asynchronous_Serial_Receiver.srcs/sim_1/new/uart_rcvr_sctb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
