

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 19:19:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 0" [cam_hash/cam.cpp:65]   --->   Operation 4 'getelementptr' 'tree_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (3.25ns)   --->   "%tree_V_load = load i24* %tree_V_addr, align 4" [cam_hash/cam.cpp:65]   --->   Operation 5 'load' 'tree_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 7 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 8 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 9 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (3.25ns)   --->   "%tree_V_load = load i24* %tree_V_addr, align 4" [cam_hash/cam.cpp:65]   --->   Operation 10 'load' 'tree_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %1, label %3" [cam_hash/cam.cpp:53]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 13, i32 23)" [cam_hash/cam.cpp:56]   --->   Operation 12 'partselect' 'p_Result_s' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i24 %tree_V_load to i2" [cam_hash/cam.cpp:57]   --->   Operation 13 'trunc' 'trunc_ln647_1' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln879_2 = icmp eq i11 %p_Result_s, %nodo_V_read" [cam_hash/cam.cpp:58]   --->   Operation 14 'icmp' 'icmp_ln879_2' <Predicate = (!fatherSearch_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln879_3 = icmp eq i2 %trunc_ln647_1, %relationship_V_read" [cam_hash/cam.cpp:58]   --->   Operation 15 'icmp' 'icmp_ln879_3' <Predicate = (!fatherSearch_read)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln58 = and i1 %icmp_ln879_2, %icmp_ln879_3" [cam_hash/cam.cpp:58]   --->   Operation 16 'and' 'and_ln58' <Predicate = (!fatherSearch_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %and_ln58, label %4, label %._crit_edge.0" [cam_hash/cam.cpp:58]   --->   Operation 17 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 2, i32 12)" [cam_hash/cam.cpp:59]   --->   Operation 18 'partselect' 'tmp_V_1' <Predicate = (!fatherSearch_read & and_ln58)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_hash/cam.cpp:59]   --->   Operation 19 'write' <Predicate = (!fatherSearch_read & and_ln58)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [cam_hash/cam.cpp:60]   --->   Operation 20 'br' <Predicate = (!fatherSearch_read & and_ln58)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 21 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_7 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 2, i32 12)" [cam_hash/cam.cpp:65]   --->   Operation 22 'partselect' 'p_Result_7' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %tree_V_load to i2" [cam_hash/cam.cpp:66]   --->   Operation 23 'trunc' 'trunc_ln647' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %p_Result_7, %nodo_V_read" [cam_hash/cam.cpp:67]   --->   Operation 24 'icmp' 'icmp_ln879' <Predicate = (fatherSearch_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln879_1 = icmp eq i2 %trunc_ln647, %relationship_V_read" [cam_hash/cam.cpp:67]   --->   Operation 25 'icmp' 'icmp_ln879_1' <Predicate = (fatherSearch_read)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln67 = and i1 %icmp_ln879, %icmp_ln879_1" [cam_hash/cam.cpp:67]   --->   Operation 26 'and' 'and_ln67' <Predicate = (fatherSearch_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %and_ln67, label %2, label %._crit_edge242.0" [cam_hash/cam.cpp:67]   --->   Operation 27 'br' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 13, i32 23)" [cam_hash/cam.cpp:68]   --->   Operation 28 'partselect' 'tmp_V' <Predicate = (fatherSearch_read & and_ln67)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_hash/cam.cpp:68]   --->   Operation 29 'write' <Predicate = (fatherSearch_read & and_ln67)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %._crit_edge242.0" [cam_hash/cam.cpp:69]   --->   Operation 30 'br' <Predicate = (fatherSearch_read & and_ln67)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (fatherSearch_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_hash/cam.cpp:72]   --->   Operation 32 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [cam_hash/cam.cpp:73]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tree_V_addr', cam_hash/cam.cpp:65) [10]  (0 ns)
	'load' operation ('tree_V_load', cam_hash/cam.cpp:65) on array 'tree_V' [11]  (3.25 ns)

 <State 2>: 6.89ns
The critical path consists of the following:
	'load' operation ('tree_V_load', cam_hash/cam.cpp:65) on array 'tree_V' [11]  (3.25 ns)
	fifo write on port 'result_V_V' (cam_hash/cam.cpp:68) [35]  (3.63 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (cam_hash/cam.cpp:72) [40]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
