--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml carrylookahead_st.twx carrylookahead_st.ncd -o
carrylookahead_st.twr carrylookahead_st.pcf -ucf carrylookahead_const.ucf

Design file:              carrylookahead_st.ncd
Physical constraint file: carrylookahead_st.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
cin         |    6.191(R)|   -0.889(R)|clk_BUFGP         |   0.000|
enable      |    1.972(R)|   -0.151(R)|clk_BUFGP         |   0.000|
x<0>        |    6.841(R)|   -1.288(R)|clk_BUFGP         |   0.000|
x<1>        |    5.043(R)|   -1.283(R)|clk_BUFGP         |   0.000|
x<2>        |    3.677(R)|   -0.706(R)|clk_BUFGP         |   0.000|
x<3>        |    3.382(R)|   -0.936(R)|clk_BUFGP         |   0.000|
y<0>        |    4.907(R)|   -0.485(R)|clk_BUFGP         |   0.000|
y<1>        |    4.974(R)|   -1.752(R)|clk_BUFGP         |   0.000|
y<2>        |    3.654(R)|   -0.775(R)|clk_BUFGP         |   0.000|
y<3>        |    3.695(R)|   -1.327(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |    6.053(R)|clk_BUFGP         |   0.000|
r<0>        |    6.053(R)|clk_BUFGP         |   0.000|
r<1>        |    6.034(R)|clk_BUFGP         |   0.000|
r<2>        |    6.051(R)|clk_BUFGP         |   0.000|
r<3>        |    6.051(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Feb 13 16:41:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



