<?xml version="1.0"?>
<report><title>Design Rule Verification Report</title><resource_path>C:\PROGRAM FILES\ALTIUM DESIGNER 6\Templates\</resource_path><date>3/27/2009</date><time>4:34:11 AM</time><filename><file filename="F:\PCBJOBS\ActiveWaveFiles 4-16-2008\Tag102.REV17\PCB\Tag102 Rev17.PcbDoc">F:\PCBJOBS\ActiveWaveFiles 4-16-2008\Tag102.REV17\PCB\Tag102 Rev17.PcbDoc</file></filename><units default="mm"/><section><title>Summary</title><summary_table><title>Warnings</title><columns><column type="warning">Count</column></columns></summary_table><summary_table><title>Rule Violations</title><columns><column type="rule">Count</column></columns></summary_table></section><section><title>Warnings</title></section><table suppress_title="true"><title>Broken-Net Constraint ( (All) )</title><columns use="title"/><type>rule</type></table><table suppress_title="true"><title>Short-Circuit Constraint (Allowed=No) (All),(All)</title><columns use="title"/><type>rule</type></table><table suppress_title="true"><title>Clearance Constraint (Gap=0.1778mm) (All),(All)</title><columns use="title"/><type>rule</type></table><table suppress_title="true"><title>Short-Circuit Constraint (Allowed=Yes) (InNet('NetC13_2')),(InNet('NetC3_1'))</title><columns use="title"/><type>rule</type></table><table suppress_title="true"><title>Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (Disabled)(All)</title><columns use="title"/><type>rule</type></table><elapsed_time>00:00:00</elapsed_time></report>
