Classic Timing Analyzer report for zjw_shujutonglu
Wed Mar 04 15:28:21 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 73.811 ns                        ; alusell[5]                     ; zjw_yunsuanqi_vhdl:inst|dr1[7]               ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 79.064 ns                        ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; d[7]                                         ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 80.957 ns                        ; alusell[5]                     ; d[7]                                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.498 ns                        ; d[0]                           ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 13.90 MHz ( period = 71.918 ns ) ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[7]               ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+----------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 13.90 MHz ( period = 71.918 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 71.618 ns               ;
; N/A                                     ; 13.96 MHz ( period = 71.647 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 71.347 ns               ;
; N/A                                     ; 13.99 MHz ( period = 71.486 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 71.186 ns               ;
; N/A                                     ; 14.07 MHz ( period = 71.056 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 70.795 ns               ;
; N/A                                     ; 14.07 MHz ( period = 71.055 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 70.794 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.785 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 70.524 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.784 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 70.523 ns               ;
; N/A                                     ; 14.16 MHz ( period = 70.624 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 70.363 ns               ;
; N/A                                     ; 14.16 MHz ( period = 70.623 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 70.362 ns               ;
; N/A                                     ; 14.29 MHz ( period = 70.003 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 69.703 ns               ;
; N/A                                     ; 14.30 MHz ( period = 69.917 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 69.656 ns               ;
; N/A                                     ; 14.36 MHz ( period = 69.646 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 69.385 ns               ;
; N/A                                     ; 14.39 MHz ( period = 69.485 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 69.224 ns               ;
; N/A                                     ; 14.46 MHz ( period = 69.141 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 68.880 ns               ;
; N/A                                     ; 14.46 MHz ( period = 69.140 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 68.879 ns               ;
; N/A                                     ; 14.71 MHz ( period = 68.002 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 67.741 ns               ;
; N/A                                     ; 16.04 MHz ( period = 62.339 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 62.039 ns               ;
; N/A                                     ; 16.27 MHz ( period = 61.477 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 61.216 ns               ;
; N/A                                     ; 16.27 MHz ( period = 61.476 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 61.215 ns               ;
; N/A                                     ; 16.34 MHz ( period = 61.203 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 60.903 ns               ;
; N/A                                     ; 16.38 MHz ( period = 61.045 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 60.745 ns               ;
; N/A                                     ; 16.38 MHz ( period = 61.042 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 60.742 ns               ;
; N/A                                     ; 16.45 MHz ( period = 60.774 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 60.474 ns               ;
; N/A                                     ; 16.46 MHz ( period = 60.771 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 60.471 ns               ;
; N/A                                     ; 16.48 MHz ( period = 60.664 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 60.364 ns               ;
; N/A                                     ; 16.50 MHz ( period = 60.613 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 60.313 ns               ;
; N/A                                     ; 16.50 MHz ( period = 60.610 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 60.310 ns               ;
; N/A                                     ; 16.56 MHz ( period = 60.393 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 60.093 ns               ;
; N/A                                     ; 16.57 MHz ( period = 60.341 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 60.080 ns               ;
; N/A                                     ; 16.57 MHz ( period = 60.340 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 60.079 ns               ;
; N/A                                     ; 16.57 MHz ( period = 60.338 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 60.077 ns               ;
; N/A                                     ; 16.58 MHz ( period = 60.308 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 60.008 ns               ;
; N/A                                     ; 16.60 MHz ( period = 60.232 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 59.932 ns               ;
; N/A                                     ; 16.66 MHz ( period = 60.037 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 59.737 ns               ;
; N/A                                     ; 16.70 MHz ( period = 59.876 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 59.576 ns               ;
; N/A                                     ; 16.89 MHz ( period = 59.202 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 58.941 ns               ;
; N/A                                     ; 16.91 MHz ( period = 59.130 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 58.830 ns               ;
; N/A                                     ; 16.91 MHz ( period = 59.127 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 58.827 ns               ;
; N/A                                     ; 17.02 MHz ( period = 58.749 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 58.449 ns               ;
; N/A                                     ; 17.13 MHz ( period = 58.393 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 58.093 ns               ;
; N/A                                     ; 17.85 MHz ( period = 56.014 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 55.714 ns               ;
; N/A                                     ; 18.13 MHz ( period = 55.152 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 54.891 ns               ;
; N/A                                     ; 18.13 MHz ( period = 55.151 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 54.890 ns               ;
; N/A                                     ; 18.22 MHz ( period = 54.879 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 54.621 ns               ;
; N/A                                     ; 18.51 MHz ( period = 54.017 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 53.798 ns               ;
; N/A                                     ; 18.51 MHz ( period = 54.016 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 53.797 ns               ;
; N/A                                     ; 18.51 MHz ( period = 54.013 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 53.752 ns               ;
; N/A                                     ; 18.91 MHz ( period = 52.878 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 52.659 ns               ;
; N/A                                     ; 19.39 MHz ( period = 51.586 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 51.325 ns               ;
; N/A                                     ; 19.43 MHz ( period = 51.466 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 51.166 ns               ;
; N/A                                     ; 19.43 MHz ( period = 51.463 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 51.163 ns               ;
; N/A                                     ; 19.45 MHz ( period = 51.421 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 51.160 ns               ;
; N/A                                     ; 19.49 MHz ( period = 51.315 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 51.054 ns               ;
; N/A                                     ; 19.55 MHz ( period = 51.154 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 50.893 ns               ;
; N/A                                     ; 19.55 MHz ( period = 51.150 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 50.889 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.085 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 50.785 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.989 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 50.728 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.729 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 50.429 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.448 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 50.148 ns               ;
; N/A                                     ; 19.87 MHz ( period = 50.330 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 50.030 ns               ;
; N/A                                     ; 19.87 MHz ( period = 50.327 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 50.027 ns               ;
; N/A                                     ; 19.93 MHz ( period = 50.177 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 49.877 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.076 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 49.776 ns               ;
; N/A                                     ; 19.99 MHz ( period = 50.016 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 49.716 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.949 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 49.649 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.805 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 49.505 ns               ;
; N/A                                     ; 20.13 MHz ( period = 49.671 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 49.410 ns               ;
; N/A                                     ; 20.14 MHz ( period = 49.644 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 49.344 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.593 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 49.293 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.506 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 49.245 ns               ;
; N/A                                     ; 20.60 MHz ( period = 48.533 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 48.233 ns               ;
; N/A                                     ; 20.71 MHz ( period = 48.284 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 47.984 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 47.861 ns               ;
; N/A                                     ; 20.79 MHz ( period = 48.101 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 47.801 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.422 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 47.161 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.421 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 47.160 ns               ;
; N/A                                     ; 21.17 MHz ( period = 47.239 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 46.978 ns               ;
; N/A                                     ; 21.17 MHz ( period = 47.238 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 46.977 ns               ;
; N/A                                     ; 21.61 MHz ( period = 46.283 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 46.022 ns               ;
; N/A                                     ; 21.69 MHz ( period = 46.100 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 45.839 ns               ;
; N/A                                     ; 22.12 MHz ( period = 45.216 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 44.916 ns               ;
; N/A                                     ; 22.15 MHz ( period = 45.141 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 44.841 ns               ;
; N/A                                     ; 22.15 MHz ( period = 45.138 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 44.838 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.945 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 44.645 ns               ;
; N/A                                     ; 22.33 MHz ( period = 44.784 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 44.484 ns               ;
; N/A                                     ; 22.34 MHz ( period = 44.760 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 44.460 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.404 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 44.104 ns               ;
; N/A                                     ; 22.59 MHz ( period = 44.274 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 44.013 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.006 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 43.748 ns               ;
; N/A                                     ; 22.73 MHz ( period = 44.003 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 43.745 ns               ;
; N/A                                     ; 22.73 MHz ( period = 44.003 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 43.742 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.976 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 43.715 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.842 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 43.581 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.705 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 43.444 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.625 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 43.367 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.619 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 43.358 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.544 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 43.283 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.348 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 43.087 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.301 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 43.001 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.269 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 43.011 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.187 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 42.926 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.359 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 42.098 ns               ;
; N/A                                     ; 23.77 MHz ( period = 42.061 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 41.800 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.007 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 41.746 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.842 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 41.581 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.704 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 41.443 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.871 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 40.610 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.869 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 40.569 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.706 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 40.445 ns               ;
; N/A                                     ; 24.65 MHz ( period = 40.564 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 40.303 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.497 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 40.197 ns               ;
; N/A                                     ; 25.17 MHz ( period = 39.733 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 39.433 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.702 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 39.480 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.701 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 39.479 ns               ;
; N/A                                     ; 25.41 MHz ( period = 39.361 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 39.061 ns               ;
; N/A                                     ; 25.43 MHz ( period = 39.317 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 39.017 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.563 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 38.341 ns               ;
; N/A                                     ; 26.00 MHz ( period = 38.455 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 38.194 ns               ;
; N/A                                     ; 26.01 MHz ( period = 38.454 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 38.193 ns               ;
; N/A                                     ; 26.68 MHz ( period = 37.488 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 37.188 ns               ;
; N/A                                     ; 26.73 MHz ( period = 37.411 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 37.111 ns               ;
; N/A                                     ; 26.73 MHz ( period = 37.408 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 37.108 ns               ;
; N/A                                     ; 26.79 MHz ( period = 37.332 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 37.029 ns               ;
; N/A                                     ; 26.80 MHz ( period = 37.316 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 37.055 ns               ;
; N/A                                     ; 26.86 MHz ( period = 37.228 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 36.928 ns               ;
; N/A                                     ; 26.86 MHz ( period = 37.225 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 36.925 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.217 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 36.917 ns               ;
; N/A                                     ; 26.98 MHz ( period = 37.061 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 36.758 ns               ;
; N/A                                     ; 26.99 MHz ( period = 37.056 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 36.756 ns               ;
; N/A                                     ; 27.01 MHz ( period = 37.030 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 36.730 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.900 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 36.597 ns               ;
; N/A                                     ; 27.14 MHz ( period = 36.847 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 36.547 ns               ;
; N/A                                     ; 27.27 MHz ( period = 36.674 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 36.374 ns               ;
; N/A                                     ; 27.40 MHz ( period = 36.491 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 36.191 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.682 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 35.421 ns               ;
; N/A                                     ; 28.06 MHz ( period = 35.637 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 35.337 ns               ;
; N/A                                     ; 28.11 MHz ( period = 35.573 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 35.273 ns               ;
; N/A                                     ; 28.16 MHz ( period = 35.517 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 35.256 ns               ;
; N/A                                     ; 28.24 MHz ( period = 35.417 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 35.114 ns               ;
; N/A                                     ; 28.31 MHz ( period = 35.326 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 35.065 ns               ;
; N/A                                     ; 28.53 MHz ( period = 35.055 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 34.794 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.894 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 34.633 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.695 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 34.434 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.650 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 34.389 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.547 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 34.328 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.544 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 34.244 ns               ;
; N/A                                     ; 28.98 MHz ( period = 34.501 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 34.201 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.397 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 34.136 ns               ;
; N/A                                     ; 29.08 MHz ( period = 34.382 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 34.163 ns               ;
; N/A                                     ; 29.09 MHz ( period = 34.379 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 34.118 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.257 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 33.996 ns               ;
; N/A                                     ; 29.22 MHz ( period = 34.218 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 33.957 ns               ;
; N/A                                     ; 29.26 MHz ( period = 34.172 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 33.872 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 33.779 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.559 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 33.298 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.411 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 33.150 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.409 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 33.151 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.395 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 33.173 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.394 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 33.172 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.261 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 33.000 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.037 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 32.779 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.904 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 32.643 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.898 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 32.637 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.784 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 32.523 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.735 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 32.474 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.627 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 32.366 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.513 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 32.252 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.466 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 32.205 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.352 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 32.091 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.256 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 32.034 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.823 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 31.562 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.623 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 31.323 ns               ;
; N/A                                     ; 31.90 MHz ( period = 31.352 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 31.052 ns               ;
; N/A                                     ; 32.06 MHz ( period = 31.191 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 30.891 ns               ;
; N/A                                     ; 32.28 MHz ( period = 30.983 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 30.722 ns               ;
; N/A                                     ; 32.30 MHz ( period = 30.961 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 30.739 ns               ;
; N/A                                     ; 32.30 MHz ( period = 30.960 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 30.738 ns               ;
; N/A                                     ; 32.39 MHz ( period = 30.869 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 30.608 ns               ;
; N/A                                     ; 32.79 MHz ( period = 30.496 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 30.196 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.225 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 29.925 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.064 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 29.764 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.822 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 29.600 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.708 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 29.408 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.691 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 29.430 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.688 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 29.427 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.312 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 29.012 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.310 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 29.049 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.954 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 28.693 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.581 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 28.281 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.444 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 28.144 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 28.141 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 28.109 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.177 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 27.919 ns               ;
; N/A                                     ; 35.62 MHz ( period = 28.072 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 27.811 ns               ;
; N/A                                     ; 35.63 MHz ( period = 28.063 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 27.763 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.952 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 27.691 ns               ;
; N/A                                     ; 35.83 MHz ( period = 27.909 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 27.609 ns               ;
; N/A                                     ; 35.99 MHz ( period = 27.787 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 27.526 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.769 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 27.508 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.753 ns )                    ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 27.450 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+--------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+--------------------------------+----------+
; N/A                                     ; None                                                ; 73.811 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 73.151 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 73.114 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 72.949 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 72.948 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 72.289 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 72.288 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 72.252 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 72.251 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 72.091 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 71.810 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 71.229 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 71.228 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 71.150 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 71.113 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 70.090 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 69.324 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 68.462 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 68.461 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 67.323 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 67.141 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 66.279 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 66.278 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 65.140 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 62.938 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 62.935 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 62.557 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 62.278 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 62.275 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 62.241 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 62.238 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 62.201 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 61.897 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 61.860 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 61.541 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 61.504 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 61.218 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 61.215 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 60.837 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 60.481 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 58.451 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 58.448 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 58.070 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 57.714 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 56.268 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 56.265 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 55.887 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 55.531 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 53.479 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 53.314 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 52.819 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 52.782 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 52.654 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 52.617 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 52.341 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 51.969 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 51.759 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 51.681 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 51.644 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 51.594 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 51.309 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 51.272 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 50.621 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 50.249 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 48.992 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 48.827 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 47.854 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 47.482 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 47.109 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 46.809 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 46.644 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 46.449 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 46.412 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 46.167 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 45.869 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 45.671 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 45.512 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 45.507 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 45.470 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 45.389 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 45.299 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 45.209 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 45.172 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 44.852 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 44.815 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 44.447 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 44.149 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 43.792 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 42.622 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 41.680 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 41.382 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 41.025 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 40.439 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 39.497 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 39.381 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 39.225 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 39.199 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 38.842 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 38.721 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 38.684 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 38.565 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 38.528 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 37.661 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 37.505 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 37.219 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 36.559 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 36.543 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 36.522 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 35.883 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 35.846 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 35.499 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 34.894 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 34.823 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 34.791 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 34.738 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 34.677 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 34.131 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 34.094 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 34.017 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 33.980 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 33.516 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 33.071 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 32.957 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 32.856 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 32.819 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 32.732 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 32.711 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 32.555 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 32.389 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 32.056 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 31.796 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 31.729 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 31.692 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 30.669 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 30.549 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 30.304 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 30.190 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 29.873 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 29.029 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 28.121 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 28.007 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 27.902 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 26.846 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 25.719 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 23.875 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 23.429 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 23.215 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 23.178 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 22.769 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 22.732 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 22.603 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 22.155 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 21.943 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 21.918 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 21.906 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 21.709 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 21.258 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 21.221 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 20.883 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 20.198 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 19.388 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 18.942 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 18.116 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 17.499 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 17.431 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 17.205 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 16.839 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 16.802 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 16.759 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 16.242 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 16.242 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 15.933 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 15.582 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 15.582 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 15.545 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 15.545 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 15.248 ns  ; alusell[4] ; zjw_yunsuanqi_vhdl:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 14.799 ns  ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.528 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.139 ns  ; alusell[0] ; zjw_yunsuanqi_vhdl:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.102 ns  ; alusell[2] ; zjw_yunsuanqi_vhdl:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 13.474 ns  ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 13.318 ns  ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 13.285 ns  ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 13.271 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 13.271 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 13.173 ns  ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 13.129 ns  ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 13.012 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.994 ns  ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 12.985 ns  ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.856 ns  ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 12.838 ns  ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 12.700 ns  ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 12.693 ns  ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.556 ns  ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 11.916 ns  ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 11.916 ns  ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 11.828 ns  ; alusell[3] ; zjw_yunsuanqi_vhdl:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 11.755 ns  ; alusell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[0] ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+--------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                               ; To   ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 79.064 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 78.793 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 78.632 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 77.149 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 69.485 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 68.870 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 68.599 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 68.438 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 68.349 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[2]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 66.955 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 63.160 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 62.025 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[3]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 59.291 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 58.155 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[2]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 57.606 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 57.335 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 57.174 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 55.691 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 55.430 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 55.247 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[4]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 52.966 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 52.104 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 51.833 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 51.831 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[3]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 51.672 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 50.189 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 48.027 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 47.710 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 46.891 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[2]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 46.463 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[5]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 45.236 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 45.053 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[4]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 44.066 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 43.795 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 43.634 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 42.525 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 42.151 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 41.702 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 41.403 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 41.389 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[2]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 40.567 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[3]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 38.975 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[2] ; clk        ;
; N/A   ; None         ; 38.969 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[6]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 38.704 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[2] ; clk        ;
; N/A   ; None         ; 38.543 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[2] ; clk        ;
; N/A   ; None         ; 37.516 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 37.060 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[2] ; clk        ;
; N/A   ; None         ; 36.269 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[5]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 35.065 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[3]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 34.487 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 33.972 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 33.789 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[4]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 33.351 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[2]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 31.209 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 29.396 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                     ; d[2] ; clk        ;
; N/A   ; None         ; 28.775 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[6]                                                                                                     ; d[6] ; clk        ;
; N/A   ; None         ; 28.470 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 28.287 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[4]                                                                                                     ; d[4] ; clk        ;
; N/A   ; None         ; 28.260 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[2]                                                                                                     ; d[2] ; clk        ;
; N/A   ; None         ; 28.162 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 27.734 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[7]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 27.588 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[1] ; clk        ;
; N/A   ; None         ; 27.317 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[1] ; clk        ;
; N/A   ; None         ; 27.156 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                     ; d[1] ; clk        ;
; N/A   ; None         ; 27.027 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[3]                                                                                                     ; d[3] ; clk        ;
; N/A   ; None         ; 26.908 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[7]                                                                                                     ; d[7] ; clk        ;
; N/A   ; None         ; 26.252 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 25.673 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                     ; d[1] ; clk        ;
; N/A   ; None         ; 25.005 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[5]                                                                                                     ; d[5] ; clk        ;
; N/A   ; None         ; 21.296 ns  ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                     ; d[0] ; clk        ;
; N/A   ; None         ; 21.025 ns  ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                     ; d[0] ; clk        ;
; N/A   ; None         ; 16.336 ns  ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                      ; d[3] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[6] ; clk        ;
; N/A   ; None         ; 15.421 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[6] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[5] ; clk        ;
; N/A   ; None         ; 15.342 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[5] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[3] ; clk        ;
; N/A   ; None         ; 15.175 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[3] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[7] ; clk        ;
; N/A   ; None         ; 14.474 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[7] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[0] ; clk        ;
; N/A   ; None         ; 14.144 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[0] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[2] ; clk        ;
; N/A   ; None         ; 14.017 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[2] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[4] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[4] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[1] ; clk        ;
; N/A   ; None         ; 13.504 ns  ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[1] ; clk        ;
; N/A   ; None         ; 13.407 ns  ; zjw_yunsuanqi_vhdl:inst|r4[3]                                                                                                      ; d[3] ; clk        ;
; N/A   ; None         ; 13.407 ns  ; zjw_yunsuanqi_vhdl:inst|r5[4]                                                                                                      ; d[4] ; clk        ;
; N/A   ; None         ; 12.816 ns  ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                      ; d[6] ; clk        ;
; N/A   ; None         ; 12.075 ns  ; zjw_yunsuanqi_vhdl:inst|r4[7]                                                                                                      ; d[7] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; zjw_yunsuanqi_vhdl:inst|r4[4]                                                                                                      ; d[4] ; clk        ;
; N/A   ; None         ; 11.488 ns  ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                      ; d[2] ; clk        ;
; N/A   ; None         ; 11.211 ns  ; zjw_yunsuanqi_vhdl:inst|r5[0]                                                                                                      ; d[0] ; clk        ;
; N/A   ; None         ; 11.096 ns  ; zjw_yunsuanqi_vhdl:inst|r5[7]                                                                                                      ; d[7] ; clk        ;
; N/A   ; None         ; 10.946 ns  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[6]                                                                                       ; d[6] ; clk        ;
; N/A   ; None         ; 10.699 ns  ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                      ; d[6] ; clk        ;
; N/A   ; None         ; 10.617 ns  ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                      ; d[0] ; clk        ;
; N/A   ; None         ; 10.569 ns  ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                      ; d[2] ; clk        ;
; N/A   ; None         ; 10.408 ns  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[5]                                                                                       ; d[5] ; clk        ;
; N/A   ; None         ; 10.180 ns  ; zjw_yunsuanqi_vhdl:inst|r4[5]                                                                                                      ; d[5] ; clk        ;
; N/A   ; None         ; 10.087 ns  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[7]                                                                                       ; d[7] ; clk        ;
; N/A   ; None         ; 9.473 ns   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[1]                                                                                       ; d[1] ; clk        ;
; N/A   ; None         ; 9.424 ns   ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                      ; d[1] ; clk        ;
; N/A   ; None         ; 9.165 ns   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[2]                                                                                       ; d[2] ; clk        ;
; N/A   ; None         ; 9.135 ns   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[0]                                                                                       ; d[0] ; clk        ;
; N/A   ; None         ; 9.094 ns   ; zjw_yunsuanqi_vhdl:inst|r5[5]                                                                                                      ; d[5] ; clk        ;
; N/A   ; None         ; 8.973 ns   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[4]                                                                                       ; d[4] ; clk        ;
; N/A   ; None         ; 8.764 ns   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[3]                                                                                       ; d[3] ; clk        ;
; N/A   ; None         ; 8.684 ns   ; zjw_yunsuanqi_vhdl:inst|r5[1]                                                                                                      ; d[1] ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To   ;
+-------+-------------------+-----------------+------------+------+
; N/A   ; None              ; 80.957 ns       ; alusell[5] ; d[7] ;
; N/A   ; None              ; 80.297 ns       ; alusell[0] ; d[7] ;
; N/A   ; None              ; 80.260 ns       ; alusell[2] ; d[7] ;
; N/A   ; None              ; 79.237 ns       ; alusell[3] ; d[7] ;
; N/A   ; None              ; 76.470 ns       ; alusell[1] ; d[7] ;
; N/A   ; None              ; 74.287 ns       ; alusell[4] ; d[7] ;
; N/A   ; None              ; 70.763 ns       ; alusell[5] ; d[6] ;
; N/A   ; None              ; 70.103 ns       ; alusell[0] ; d[6] ;
; N/A   ; None              ; 70.066 ns       ; alusell[2] ; d[6] ;
; N/A   ; None              ; 69.043 ns       ; alusell[3] ; d[6] ;
; N/A   ; None              ; 66.276 ns       ; alusell[1] ; d[6] ;
; N/A   ; None              ; 64.093 ns       ; alusell[4] ; d[6] ;
; N/A   ; None              ; 59.499 ns       ; alusell[5] ; d[5] ;
; N/A   ; None              ; 58.839 ns       ; alusell[0] ; d[5] ;
; N/A   ; None              ; 58.802 ns       ; alusell[2] ; d[5] ;
; N/A   ; None              ; 57.779 ns       ; alusell[3] ; d[5] ;
; N/A   ; None              ; 55.012 ns       ; alusell[1] ; d[5] ;
; N/A   ; None              ; 53.997 ns       ; alusell[5] ; d[4] ;
; N/A   ; None              ; 53.337 ns       ; alusell[0] ; d[4] ;
; N/A   ; None              ; 53.300 ns       ; alusell[2] ; d[4] ;
; N/A   ; None              ; 52.829 ns       ; alusell[4] ; d[5] ;
; N/A   ; None              ; 52.277 ns       ; alusell[3] ; d[4] ;
; N/A   ; None              ; 49.510 ns       ; alusell[1] ; d[4] ;
; N/A   ; None              ; 47.327 ns       ; alusell[4] ; d[4] ;
; N/A   ; None              ; 45.959 ns       ; alusell[5] ; d[3] ;
; N/A   ; None              ; 45.299 ns       ; alusell[0] ; d[3] ;
; N/A   ; None              ; 45.262 ns       ; alusell[2] ; d[3] ;
; N/A   ; None              ; 44.239 ns       ; alusell[3] ; d[3] ;
; N/A   ; None              ; 41.472 ns       ; alusell[1] ; d[3] ;
; N/A   ; None              ; 40.868 ns       ; alusell[5] ; d[2] ;
; N/A   ; None              ; 40.208 ns       ; alusell[0] ; d[2] ;
; N/A   ; None              ; 40.171 ns       ; alusell[2] ; d[2] ;
; N/A   ; None              ; 39.289 ns       ; alusell[4] ; d[3] ;
; N/A   ; None              ; 39.148 ns       ; alusell[3] ; d[2] ;
; N/A   ; None              ; 36.381 ns       ; alusell[1] ; d[2] ;
; N/A   ; None              ; 34.198 ns       ; alusell[4] ; d[2] ;
; N/A   ; None              ; 29.481 ns       ; alusell[5] ; d[1] ;
; N/A   ; None              ; 28.821 ns       ; alusell[0] ; d[1] ;
; N/A   ; None              ; 28.784 ns       ; alusell[2] ; d[1] ;
; N/A   ; None              ; 27.761 ns       ; alusell[3] ; d[1] ;
; N/A   ; None              ; 24.994 ns       ; alusell[1] ; d[1] ;
; N/A   ; None              ; 23.189 ns       ; alusell[5] ; d[0] ;
; N/A   ; None              ; 22.811 ns       ; alusell[4] ; d[1] ;
; N/A   ; None              ; 22.529 ns       ; alusell[0] ; d[0] ;
; N/A   ; None              ; 22.492 ns       ; alusell[2] ; d[0] ;
; N/A   ; None              ; 20.218 ns       ; alusell[3] ; d[0] ;
; N/A   ; None              ; 20.052 ns       ; bussell[3] ; d[3] ;
; N/A   ; None              ; 19.863 ns       ; bussell[4] ; d[3] ;
; N/A   ; None              ; 19.572 ns       ; bussell[1] ; d[3] ;
; N/A   ; None              ; 19.434 ns       ; bussell[2] ; d[3] ;
; N/A   ; None              ; 18.863 ns       ; bussell[3] ; d[0] ;
; N/A   ; None              ; 18.740 ns       ; bussell[3] ; d[7] ;
; N/A   ; None              ; 18.702 ns       ; alusell[1] ; d[0] ;
; N/A   ; None              ; 18.675 ns       ; bussell[4] ; d[0] ;
; N/A   ; None              ; 18.552 ns       ; bussell[4] ; d[7] ;
; N/A   ; None              ; 18.383 ns       ; bussell[1] ; d[0] ;
; N/A   ; None              ; 18.260 ns       ; bussell[1] ; d[7] ;
; N/A   ; None              ; 18.246 ns       ; bussell[2] ; d[0] ;
; N/A   ; None              ; 18.237 ns       ; bussell[3] ; d[4] ;
; N/A   ; None              ; 18.123 ns       ; bussell[2] ; d[7] ;
; N/A   ; None              ; 18.048 ns       ; bussell[4] ; d[4] ;
; N/A   ; None              ; 17.757 ns       ; bussell[1] ; d[4] ;
; N/A   ; None              ; 17.619 ns       ; bussell[2] ; d[4] ;
; N/A   ; None              ; 17.346 ns       ; bussell[3] ; d[6] ;
; N/A   ; None              ; 17.231 ns       ; bussell[3] ; d[5] ;
; N/A   ; None              ; 17.211 ns       ; bussell[3] ; d[2] ;
; N/A   ; None              ; 17.157 ns       ; bussell[4] ; d[6] ;
; N/A   ; None              ; 17.043 ns       ; bussell[4] ; d[5] ;
; N/A   ; None              ; 17.022 ns       ; bussell[4] ; d[2] ;
; N/A   ; None              ; 16.866 ns       ; bussell[1] ; d[6] ;
; N/A   ; None              ; 16.751 ns       ; bussell[1] ; d[5] ;
; N/A   ; None              ; 16.731 ns       ; bussell[1] ; d[2] ;
; N/A   ; None              ; 16.728 ns       ; bussell[2] ; d[6] ;
; N/A   ; None              ; 16.614 ns       ; bussell[2] ; d[5] ;
; N/A   ; None              ; 16.593 ns       ; bussell[2] ; d[2] ;
; N/A   ; None              ; 16.519 ns       ; alusell[4] ; d[0] ;
; N/A   ; None              ; 16.445 ns       ; k[3]       ; d[3] ;
; N/A   ; None              ; 16.330 ns       ; bussell[3] ; d[1] ;
; N/A   ; None              ; 16.142 ns       ; bussell[4] ; d[1] ;
; N/A   ; None              ; 15.890 ns       ; d[0]       ; d[0] ;
; N/A   ; None              ; 15.850 ns       ; bussell[1] ; d[1] ;
; N/A   ; None              ; 15.713 ns       ; bussell[2] ; d[1] ;
; N/A   ; None              ; 15.272 ns       ; d[3]       ; d[3] ;
; N/A   ; None              ; 15.223 ns       ; werd[0]    ; d[5] ;
; N/A   ; None              ; 15.111 ns       ; d[6]       ; d[6] ;
; N/A   ; None              ; 14.872 ns       ; k[6]       ; d[6] ;
; N/A   ; None              ; 14.846 ns       ; k[0]       ; d[0] ;
; N/A   ; None              ; 14.683 ns       ; d[2]       ; d[2] ;
; N/A   ; None              ; 14.648 ns       ; d[4]       ; d[4] ;
; N/A   ; None              ; 14.602 ns       ; werd[0]    ; d[6] ;
; N/A   ; None              ; 14.542 ns       ; d[7]       ; d[7] ;
; N/A   ; None              ; 14.492 ns       ; bussell[0] ; d[5] ;
; N/A   ; None              ; 14.424 ns       ; k[7]       ; d[7] ;
; N/A   ; None              ; 14.357 ns       ; bussell[0] ; d[6] ;
; N/A   ; None              ; 14.137 ns       ; k[2]       ; d[2] ;
; N/A   ; None              ; 13.870 ns       ; werd[0]    ; d[4] ;
; N/A   ; None              ; 13.858 ns       ; werd[0]    ; d[0] ;
; N/A   ; None              ; 13.858 ns       ; werd[0]    ; d[2] ;
; N/A   ; None              ; 13.858 ns       ; werd[0]    ; d[3] ;
; N/A   ; None              ; 13.801 ns       ; werd[0]    ; d[7] ;
; N/A   ; None              ; 13.566 ns       ; k[4]       ; d[4] ;
; N/A   ; None              ; 13.483 ns       ; werd[0]    ; d[1] ;
; N/A   ; None              ; 13.419 ns       ; bussell[0] ; d[7] ;
; N/A   ; None              ; 13.179 ns       ; bussell[0] ; d[4] ;
; N/A   ; None              ; 13.167 ns       ; bussell[0] ; d[0] ;
; N/A   ; None              ; 13.167 ns       ; bussell[0] ; d[2] ;
; N/A   ; None              ; 13.167 ns       ; bussell[0] ; d[3] ;
; N/A   ; None              ; 13.073 ns       ; d[5]       ; d[5] ;
; N/A   ; None              ; 13.034 ns       ; bussell[0] ; d[1] ;
; N/A   ; None              ; 12.976 ns       ; d[1]       ; d[1] ;
; N/A   ; None              ; 12.862 ns       ; k[1]       ; d[1] ;
; N/A   ; None              ; 12.467 ns       ; k[5]       ; d[5] ;
+-------+-------------------+-----------------+------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -4.498 ns ; d[0]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.885 ns ; k[5]       ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -4.920 ns ; d[2]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.998 ns ; d[6]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg1 ; clk      ;
; N/A                                     ; None                                                ; -4.999 ns ; d[3]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg4 ; clk      ;
; N/A                                     ; None                                                ; -5.016 ns ; d[4]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg3 ; clk      ;
; N/A                                     ; None                                                ; -5.029 ns ; k[4]       ; zjw_yunsuanqi_vhdl:inst|r5[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.075 ns ; d[2]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg5 ; clk      ;
; N/A                                     ; None                                                ; -5.089 ns ; d[0]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg7 ; clk      ;
; N/A                                     ; None                                                ; -5.123 ns ; d[7]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ; clk      ;
; N/A                                     ; None                                                ; -5.130 ns ; d[0]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.134 ns ; d[4]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.173 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.173 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.182 ns ; d[5]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg2 ; clk      ;
; N/A                                     ; None                                                ; -5.192 ns ; d[1]       ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg6 ; clk      ;
; N/A                                     ; None                                                ; -5.225 ns ; k[7]       ; zjw_yunsuanqi_vhdl:inst|dr2[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -5.247 ns ; k[1]       ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.257 ns ; k[5]       ; zjw_yunsuanqi_vhdl:inst|r5[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.283 ns ; d[1]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.290 ns ; d[2]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.296 ns ; d[7]       ; zjw_yunsuanqi_vhdl:inst|dr2[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -5.317 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.318 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.323 ns ; d[1]       ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.335 ns ; d[6]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.363 ns ; d[7]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.370 ns ; d[3]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.386 ns ; k[4]       ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -5.403 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.407 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.444 ns ; d[5]       ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -5.499 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.501 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.504 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.523 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.529 ns ; d[5]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.581 ns ; ldreg[0]   ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.606 ns ; k[2]       ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.684 ns ; k[4]       ; zjw_yunsuanqi_vhdl:inst|dr2[4]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -5.696 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.697 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.757 ns ; d[3]       ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.827 ns ; d[4]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.863 ns ; d[5]       ; zjw_yunsuanqi_vhdl:inst|r5[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.925 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.932 ns ; k[1]       ; zjw_yunsuanqi_vhdl:inst|r5[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -5.946 ns ; d[5]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.043 ns ; d[7]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.046 ns ; d[1]       ; zjw_yunsuanqi_vhdl:inst|r5[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.060 ns ; d[6]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.063 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.064 ns ; d[4]       ; zjw_yunsuanqi_vhdl:inst|r5[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.077 ns ; werd[0]    ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; clk      ;
; N/A                                     ; None                                                ; -6.092 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.094 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.098 ns ; d[3]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.128 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.131 ns ; d[2]       ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.185 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.212 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.218 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.230 ns ; k[5]       ; zjw_yunsuanqi_vhdl:inst|r4[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.258 ns ; k[6]       ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.357 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.363 ns ; k[7]       ; zjw_yunsuanqi_vhdl:inst|r5[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.364 ns ; k[7]       ; zjw_yunsuanqi_vhdl:inst|r4[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.364 ns ; d[1]       ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.395 ns ; k[5]       ; zjw_yunsuanqi_vhdl:inst|dr2[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.403 ns ; ldreg[1]   ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.404 ns ; k[0]       ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.421 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.421 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.468 ns ; d[4]       ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.480 ns ; d[3]       ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.481 ns ; d[7]       ; zjw_yunsuanqi_vhdl:inst|r5[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.482 ns ; d[7]       ; zjw_yunsuanqi_vhdl:inst|r4[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.485 ns ; werd[1]    ; zjw_cunchuqi:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; d[6]       ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.506 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[3]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.515 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.543 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.601 ns ; bussell[0] ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.614 ns ; k[6]       ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.626 ns ; k[4]       ; zjw_yunsuanqi_vhdl:inst|r4[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.653 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.662 ns ; pcsell[0]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.702 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -6.733 ns ; k[2]       ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.753 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.758 ns ; k[1]       ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.766 ns ; d[4]       ; zjw_yunsuanqi_vhdl:inst|dr2[4]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.778 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.801 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.836 ns ; d[5]       ; zjw_yunsuanqi_vhdl:inst|r4[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.843 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[0]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.853 ns ; d[6]       ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.863 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.863 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r5[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.865 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[4]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.865 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|dr1[2]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.872 ns ; d[1]       ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.901 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.940 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.947 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.959 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.974 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.977 ns ; k[3]       ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -6.977 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.992 ns ; k[6]       ; zjw_yunsuanqi_vhdl:inst|dr2[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -6.995 ns ; k[6]       ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.001 ns ; d[5]       ; zjw_yunsuanqi_vhdl:inst|dr2[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.039 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.090 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.097 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.112 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.115 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.133 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r5[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.204 ns ; k[1]       ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.213 ns ; ldreg[1]   ; zjw_yunsuanqi_vhdl:inst|r5[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.213 ns ; ldreg[1]   ; zjw_yunsuanqi_vhdl:inst|r5[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.225 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.226 ns ; k[7]       ; zjw_yunsuanqi_vhdl:inst|dr1[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.228 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.231 ns ; d[6]       ; zjw_yunsuanqi_vhdl:inst|dr2[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; pcsell[1]  ; zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|pc[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -7.234 ns ; d[6]       ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.240 ns ; ldreg[1]   ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.279 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.279 ns ; d[2]       ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.282 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.318 ns ; d[1]       ; zjw_yunsuanqi_vhdl:inst|dr1[1]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.333 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.344 ns ; d[7]       ; zjw_yunsuanqi_vhdl:inst|dr1[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.373 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r5[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.391 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.392 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|dr2[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.406 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.409 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.417 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.418 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.420 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.445 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.445 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.445 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.445 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.445 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.448 ns ; d[0]       ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.469 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.469 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.469 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.469 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.469 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.502 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.502 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.503 ns ; alusell[5] ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.512 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|r5[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.519 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[6]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.522 ns ; bussell[4] ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.526 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.526 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.531 ns ; bussell[1] ; zjw_yunsuanqi_vhdl:inst|dr2[7]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.553 ns ; ldreg[1]   ; zjw_yunsuanqi_vhdl:inst|r5[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.556 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.556 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.556 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.556 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.556 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[0]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.563 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r5[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.563 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r5[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.564 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|dr2[0]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.572 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|dr2[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.572 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|dr2[1]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.577 ns ; bussell[2] ; zjw_yunsuanqi_vhdl:inst|r5[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.577 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.588 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r5[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.588 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r5[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.590 ns ; ldreg[3]   ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.592 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.595 ns ; bussell[3] ; zjw_yunsuanqi_vhdl:inst|dr1[5]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -7.613 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.613 ns ; ldreg[4]   ; zjw_yunsuanqi_vhdl:inst|r4[1]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.615 ns ; ldreg[2]   ; zjw_yunsuanqi_vhdl:inst|r5[3]                                                                                                     ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 04 15:28:18 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_shujutonglu -c zjw_shujutonglu --timing_analysis_only
Warning: Found combinational loop of 9 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~23"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~0"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~2"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~3"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~5"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~20"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~21"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux0~22"
Warning: Found combinational loop of 8 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~47"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~2"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~26"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~27"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~29"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~44"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~45"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~46"
Warning: Found combinational loop of 7 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux2~24"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux2~3"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux2~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux2~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux2~21"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux2~22"
Warning: Found combinational loop of 9 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~24"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~3"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~5"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~21"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~22"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux3~23"
Warning: Found combinational loop of 7 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux4~24"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~8"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux4~3"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux4~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux4~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux4~21"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux4~22"
Warning: Found combinational loop of 9 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~24"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~10"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~3"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~5"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~21"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~22"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux5~23"
Warning: Found combinational loop of 7 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux6~24"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Add3~12"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux6~3"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux6~4"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux6~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux6~21"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux6~22"
Warning: Found combinational loop of 4 nodes
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux7~24"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux1~55"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux7~6"
    Warning: Node "zjw_yunsuanqi_vhdl:inst|Mux7~7"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 13.9 MHz between source register "zjw_yunsuanqi_vhdl:inst|dr2[0]" and destination register "zjw_yunsuanqi_vhdl:inst|dr1[7]" (period= 71.918 ns)
    Info: + Longest register to register delay is 71.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N8; Fanout = 29; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr2[0]'
        Info: 2: + IC(0.854 ns) + CELL(0.114 ns) = 0.968 ns; Loc. = LC_X19_Y6_N9; Fanout = 7; COMB Node = 'zjw_yunsuanqi_vhdl:inst|aluout~88'
        Info: 3: + IC(0.424 ns) + CELL(0.590 ns) = 1.982 ns; Loc. = LC_X19_Y6_N0; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add5~14'
        Info: 4: + IC(1.208 ns) + CELL(0.442 ns) = 3.632 ns; Loc. = LC_X20_Y10_N0; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add4~14'
        Info: 5: + IC(0.415 ns) + CELL(0.114 ns) = 4.161 ns; Loc. = LC_X20_Y10_N9; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~15'
        Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 4.890 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~16'
        Info: 7: + IC(1.251 ns) + CELL(0.292 ns) = 6.433 ns; Loc. = LC_X21_Y7_N7; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~18'
        Info: 8: + IC(0.447 ns) + CELL(0.292 ns) = 7.172 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~19'
        Info: 9: + IC(0.447 ns) + CELL(0.292 ns) = 7.911 ns; Loc. = LC_X21_Y7_N4; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~23'
        Info: 10: + IC(0.000 ns) + CELL(2.010 ns) = 9.921 ns; Loc. = LC_X19_Y10_N6; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~24'
            Info: Loc. = LC_X19_Y10_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux7~24"
            Info: Loc. = LC_X19_Y10_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~55"
            Info: Loc. = LC_X19_Y10_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux7~7"
            Info: Loc. = LC_X19_Y10_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux7~6"
        Info: 11: + IC(1.247 ns) + CELL(0.575 ns) = 11.743 ns; Loc. = LC_X18_Y8_N0; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24'
        Info: 12: + IC(0.000 ns) + CELL(4.728 ns) = 16.471 ns; Loc. = LC_X19_Y5_N7; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux6~24'
            Info: Loc. = LC_X19_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux6~22"
            Info: Loc. = LC_X19_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux6~3"
            Info: Loc. = LC_X19_Y5_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux6~24"
            Info: Loc. = LC_X18_Y8_N1; Node "zjw_yunsuanqi_vhdl:inst|Add3~12"
            Info: Loc. = LC_X19_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux6~4"
            Info: Loc. = LC_X19_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux6~6"
            Info: Loc. = LC_X19_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux6~21"
        Info: 13: + IC(1.245 ns) + CELL(0.432 ns) = 18.148 ns; Loc. = LC_X18_Y8_N1; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26'
        Info: 14: + IC(0.000 ns) + CELL(8.222 ns) = 26.370 ns; Loc. = LC_X18_Y8_N9; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux5~24'
            Info: Loc. = LC_X18_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux5~24"
            Info: Loc. = LC_X18_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Add3~10"
            Info: Loc. = LC_X17_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux5~3"
            Info: Loc. = LC_X19_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~22"
            Info: Loc. = LC_X17_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux5~4"
            Info: Loc. = LC_X17_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~6"
            Info: Loc. = LC_X19_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux5~21"
            Info: Loc. = LC_X19_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux5~23"
            Info: Loc. = LC_X17_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux5~5"
        Info: 15: + IC(0.423 ns) + CELL(0.575 ns) = 27.368 ns; Loc. = LC_X18_Y8_N2; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28'
        Info: 16: + IC(0.000 ns) + CELL(5.996 ns) = 33.364 ns; Loc. = LC_X15_Y8_N2; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux4~24'
            Info: Loc. = LC_X15_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux4~24"
            Info: Loc. = LC_X15_Y8_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux4~22"
            Info: Loc. = LC_X15_Y7_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux4~4"
            Info: Loc. = LC_X15_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux4~6"
            Info: Loc. = LC_X15_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux4~21"
            Info: Loc. = LC_X18_Y8_N3; Node "zjw_yunsuanqi_vhdl:inst|Add3~8"
            Info: Loc. = LC_X15_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux4~3"
        Info: 17: + IC(1.089 ns) + CELL(0.432 ns) = 34.885 ns; Loc. = LC_X18_Y8_N3; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30'
        Info: 18: + IC(0.000 ns) + CELL(6.717 ns) = 41.602 ns; Loc. = LC_X18_Y8_N8; Fanout = 3; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux3~24'
            Info: Loc. = LC_X19_Y9_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux3~6"
            Info: Loc. = LC_X19_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~21"
            Info: Loc. = LC_X18_Y8_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~24"
            Info: Loc. = LC_X19_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux3~23"
            Info: Loc. = LC_X19_Y9_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux3~3"
            Info: Loc. = LC_X19_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux3~5"
            Info: Loc. = LC_X19_Y9_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux3~22"
            Info: Loc. = LC_X18_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Add3~6"
            Info: Loc. = LC_X19_Y9_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux3~4"
        Info: 19: + IC(0.406 ns) + CELL(0.583 ns) = 42.591 ns; Loc. = LC_X18_Y8_N4; Fanout = 6; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~7'
        Info: 20: + IC(0.000 ns) + CELL(5.841 ns) = 48.432 ns; Loc. = LC_X17_Y4_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux2~24'
            Info: Loc. = LC_X17_Y4_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux2~24"
            Info: Loc. = LC_X17_Y6_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux2~22"
            Info: Loc. = LC_X17_Y6_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux2~3"
            Info: Loc. = LC_X18_Y8_N5; Node "zjw_yunsuanqi_vhdl:inst|Add3~4"
            Info: Loc. = LC_X17_Y6_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux2~4"
            Info: Loc. = LC_X17_Y6_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux2~6"
            Info: Loc. = LC_X17_Y6_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux2~21"
        Info: 21: + IC(1.195 ns) + CELL(0.432 ns) = 50.059 ns; Loc. = LC_X18_Y8_N5; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~5COUT1_32'
        Info: 22: + IC(0.000 ns) + CELL(8.194 ns) = 58.253 ns; Loc. = LC_X17_Y5_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux1~47'
            Info: Loc. = LC_X18_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Add3~2"
            Info: Loc. = LC_X18_Y5_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~46"
            Info: Loc. = LC_X18_Y9_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~27"
            Info: Loc. = LC_X17_Y9_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~29"
            Info: Loc. = LC_X17_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux1~44"
            Info: Loc. = LC_X17_Y5_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux1~47"
            Info: Loc. = LC_X18_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux1~26"
            Info: Loc. = LC_X17_Y9_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux1~45"
        Info: 23: + IC(1.234 ns) + CELL(0.432 ns) = 59.919 ns; Loc. = LC_X18_Y8_N6; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~3COUT1_34'
        Info: 24: + IC(0.000 ns) + CELL(8.950 ns) = 68.869 ns; Loc. = LC_X17_Y8_N6; Fanout = 2; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux0~23'
            Info: Loc. = LC_X17_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux0~3"
            Info: Loc. = LC_X18_Y5_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~20"
            Info: Loc. = LC_X18_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Add3~0"
            Info: Loc. = LC_X17_Y7_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux0~2"
            Info: Loc. = LC_X17_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~5"
            Info: Loc. = LC_X18_Y5_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux0~21"
            Info: Loc. = LC_X17_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~23"
            Info: Loc. = LC_X17_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux0~4"
            Info: Loc. = LC_X18_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~22"
        Info: 25: + IC(0.182 ns) + CELL(0.114 ns) = 69.165 ns; Loc. = LC_X17_Y8_N7; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38'
        Info: 26: + IC(0.182 ns) + CELL(0.114 ns) = 69.461 ns; Loc. = LC_X17_Y8_N8; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43'
        Info: 27: + IC(2.042 ns) + CELL(0.115 ns) = 71.618 ns; Loc. = LC_X18_Y5_N6; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr1[7]'
        Info: Total cell delay = 56.890 ns ( 79.44 % )
        Info: Total interconnect delay = 14.728 ns ( 20.56 % )
    Info: - Smallest clock skew is -0.039 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.743 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 73; CLK Node = 'clk'
            Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X18_Y5_N6; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr1[7]'
            Info: Total cell delay = 2.180 ns ( 79.48 % )
            Info: Total interconnect delay = 0.563 ns ( 20.52 % )
        Info: - Longest clock path from clock "clk" to source register is 2.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 73; CLK Node = 'clk'
            Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y6_N8; Fanout = 29; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr2[0]'
            Info: Total cell delay = 2.180 ns ( 78.36 % )
            Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "zjw_yunsuanqi_vhdl:inst|dr1[7]" (data pin = "alusell[5]", clock pin = "clk") is 73.811 ns
    Info: + Longest pin to register delay is 76.517 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_121; Fanout = 51; PIN Node = 'alusell[5]'
        Info: 2: + IC(7.293 ns) + CELL(0.292 ns) = 9.060 ns; Loc. = LC_X20_Y10_N9; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~15'
        Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 9.789 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~16'
        Info: 4: + IC(1.251 ns) + CELL(0.292 ns) = 11.332 ns; Loc. = LC_X21_Y7_N7; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~18'
        Info: 5: + IC(0.447 ns) + CELL(0.292 ns) = 12.071 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~19'
        Info: 6: + IC(0.447 ns) + CELL(0.292 ns) = 12.810 ns; Loc. = LC_X21_Y7_N4; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~23'
        Info: 7: + IC(0.000 ns) + CELL(2.010 ns) = 14.820 ns; Loc. = LC_X19_Y10_N6; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~24'
            Info: Loc. = LC_X19_Y10_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux7~24"
            Info: Loc. = LC_X19_Y10_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~55"
            Info: Loc. = LC_X19_Y10_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux7~7"
            Info: Loc. = LC_X19_Y10_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux7~6"
        Info: 8: + IC(1.247 ns) + CELL(0.575 ns) = 16.642 ns; Loc. = LC_X18_Y8_N0; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24'
        Info: 9: + IC(0.000 ns) + CELL(4.728 ns) = 21.370 ns; Loc. = LC_X19_Y5_N7; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux6~24'
            Info: Loc. = LC_X19_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux6~22"
            Info: Loc. = LC_X19_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux6~3"
            Info: Loc. = LC_X19_Y5_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux6~24"
            Info: Loc. = LC_X18_Y8_N1; Node "zjw_yunsuanqi_vhdl:inst|Add3~12"
            Info: Loc. = LC_X19_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux6~4"
            Info: Loc. = LC_X19_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux6~6"
            Info: Loc. = LC_X19_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux6~21"
        Info: 10: + IC(1.245 ns) + CELL(0.432 ns) = 23.047 ns; Loc. = LC_X18_Y8_N1; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26'
        Info: 11: + IC(0.000 ns) + CELL(8.222 ns) = 31.269 ns; Loc. = LC_X18_Y8_N9; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux5~24'
            Info: Loc. = LC_X18_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux5~24"
            Info: Loc. = LC_X18_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Add3~10"
            Info: Loc. = LC_X17_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux5~3"
            Info: Loc. = LC_X19_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~22"
            Info: Loc. = LC_X17_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux5~4"
            Info: Loc. = LC_X17_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~6"
            Info: Loc. = LC_X19_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux5~21"
            Info: Loc. = LC_X19_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux5~23"
            Info: Loc. = LC_X17_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux5~5"
        Info: 12: + IC(0.423 ns) + CELL(0.575 ns) = 32.267 ns; Loc. = LC_X18_Y8_N2; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28'
        Info: 13: + IC(0.000 ns) + CELL(5.996 ns) = 38.263 ns; Loc. = LC_X15_Y8_N2; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux4~24'
            Info: Loc. = LC_X15_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux4~24"
            Info: Loc. = LC_X15_Y8_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux4~22"
            Info: Loc. = LC_X15_Y7_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux4~4"
            Info: Loc. = LC_X15_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux4~6"
            Info: Loc. = LC_X15_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux4~21"
            Info: Loc. = LC_X18_Y8_N3; Node "zjw_yunsuanqi_vhdl:inst|Add3~8"
            Info: Loc. = LC_X15_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux4~3"
        Info: 14: + IC(1.089 ns) + CELL(0.432 ns) = 39.784 ns; Loc. = LC_X18_Y8_N3; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30'
        Info: 15: + IC(0.000 ns) + CELL(6.717 ns) = 46.501 ns; Loc. = LC_X18_Y8_N8; Fanout = 3; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux3~24'
            Info: Loc. = LC_X19_Y9_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux3~6"
            Info: Loc. = LC_X19_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~21"
            Info: Loc. = LC_X18_Y8_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~24"
            Info: Loc. = LC_X19_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux3~23"
            Info: Loc. = LC_X19_Y9_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux3~3"
            Info: Loc. = LC_X19_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux3~5"
            Info: Loc. = LC_X19_Y9_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux3~22"
            Info: Loc. = LC_X18_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Add3~6"
            Info: Loc. = LC_X19_Y9_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux3~4"
        Info: 16: + IC(0.406 ns) + CELL(0.583 ns) = 47.490 ns; Loc. = LC_X18_Y8_N4; Fanout = 6; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~7'
        Info: 17: + IC(0.000 ns) + CELL(5.841 ns) = 53.331 ns; Loc. = LC_X17_Y4_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux2~24'
            Info: Loc. = LC_X17_Y4_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux2~24"
            Info: Loc. = LC_X17_Y6_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux2~22"
            Info: Loc. = LC_X17_Y6_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux2~3"
            Info: Loc. = LC_X18_Y8_N5; Node "zjw_yunsuanqi_vhdl:inst|Add3~4"
            Info: Loc. = LC_X17_Y6_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux2~4"
            Info: Loc. = LC_X17_Y6_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux2~6"
            Info: Loc. = LC_X17_Y6_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux2~21"
        Info: 18: + IC(1.195 ns) + CELL(0.432 ns) = 54.958 ns; Loc. = LC_X18_Y8_N5; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~5COUT1_32'
        Info: 19: + IC(0.000 ns) + CELL(8.194 ns) = 63.152 ns; Loc. = LC_X17_Y5_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux1~47'
            Info: Loc. = LC_X18_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Add3~2"
            Info: Loc. = LC_X18_Y5_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~46"
            Info: Loc. = LC_X18_Y9_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~27"
            Info: Loc. = LC_X17_Y9_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~29"
            Info: Loc. = LC_X17_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux1~44"
            Info: Loc. = LC_X17_Y5_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux1~47"
            Info: Loc. = LC_X18_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux1~26"
            Info: Loc. = LC_X17_Y9_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux1~45"
        Info: 20: + IC(1.234 ns) + CELL(0.432 ns) = 64.818 ns; Loc. = LC_X18_Y8_N6; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~3COUT1_34'
        Info: 21: + IC(0.000 ns) + CELL(8.950 ns) = 73.768 ns; Loc. = LC_X17_Y8_N6; Fanout = 2; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux0~23'
            Info: Loc. = LC_X17_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux0~3"
            Info: Loc. = LC_X18_Y5_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~20"
            Info: Loc. = LC_X18_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Add3~0"
            Info: Loc. = LC_X17_Y7_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux0~2"
            Info: Loc. = LC_X17_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~5"
            Info: Loc. = LC_X18_Y5_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux0~21"
            Info: Loc. = LC_X17_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~23"
            Info: Loc. = LC_X17_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux0~4"
            Info: Loc. = LC_X18_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~22"
        Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 74.064 ns; Loc. = LC_X17_Y8_N7; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38'
        Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 74.360 ns; Loc. = LC_X17_Y8_N8; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43'
        Info: 24: + IC(2.042 ns) + CELL(0.115 ns) = 76.517 ns; Loc. = LC_X18_Y5_N6; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr1[7]'
        Info: Total cell delay = 57.397 ns ( 75.01 % )
        Info: Total interconnect delay = 19.120 ns ( 24.99 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X18_Y5_N6; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr1[7]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
Info: tco from clock "clk" to destination pin "d[7]" through register "zjw_yunsuanqi_vhdl:inst|dr2[0]" is 79.064 ns
    Info: + Longest clock path from clock "clk" to source register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y6_N8; Fanout = 29; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr2[0]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 76.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N8; Fanout = 29; REG Node = 'zjw_yunsuanqi_vhdl:inst|dr2[0]'
        Info: 2: + IC(0.854 ns) + CELL(0.114 ns) = 0.968 ns; Loc. = LC_X19_Y6_N9; Fanout = 7; COMB Node = 'zjw_yunsuanqi_vhdl:inst|aluout~88'
        Info: 3: + IC(0.424 ns) + CELL(0.590 ns) = 1.982 ns; Loc. = LC_X19_Y6_N0; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add5~14'
        Info: 4: + IC(1.208 ns) + CELL(0.442 ns) = 3.632 ns; Loc. = LC_X20_Y10_N0; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add4~14'
        Info: 5: + IC(0.415 ns) + CELL(0.114 ns) = 4.161 ns; Loc. = LC_X20_Y10_N9; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~15'
        Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 4.890 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~16'
        Info: 7: + IC(1.251 ns) + CELL(0.292 ns) = 6.433 ns; Loc. = LC_X21_Y7_N7; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~18'
        Info: 8: + IC(0.447 ns) + CELL(0.292 ns) = 7.172 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~19'
        Info: 9: + IC(0.447 ns) + CELL(0.292 ns) = 7.911 ns; Loc. = LC_X21_Y7_N4; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~23'
        Info: 10: + IC(0.000 ns) + CELL(2.010 ns) = 9.921 ns; Loc. = LC_X19_Y10_N6; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~24'
            Info: Loc. = LC_X19_Y10_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux7~24"
            Info: Loc. = LC_X19_Y10_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~55"
            Info: Loc. = LC_X19_Y10_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux7~7"
            Info: Loc. = LC_X19_Y10_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux7~6"
        Info: 11: + IC(1.247 ns) + CELL(0.575 ns) = 11.743 ns; Loc. = LC_X18_Y8_N0; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24'
        Info: 12: + IC(0.000 ns) + CELL(4.728 ns) = 16.471 ns; Loc. = LC_X19_Y5_N7; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux6~24'
            Info: Loc. = LC_X19_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux6~22"
            Info: Loc. = LC_X19_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux6~3"
            Info: Loc. = LC_X19_Y5_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux6~24"
            Info: Loc. = LC_X18_Y8_N1; Node "zjw_yunsuanqi_vhdl:inst|Add3~12"
            Info: Loc. = LC_X19_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux6~4"
            Info: Loc. = LC_X19_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux6~6"
            Info: Loc. = LC_X19_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux6~21"
        Info: 13: + IC(1.245 ns) + CELL(0.432 ns) = 18.148 ns; Loc. = LC_X18_Y8_N1; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26'
        Info: 14: + IC(0.000 ns) + CELL(8.222 ns) = 26.370 ns; Loc. = LC_X18_Y8_N9; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux5~24'
            Info: Loc. = LC_X18_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux5~24"
            Info: Loc. = LC_X18_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Add3~10"
            Info: Loc. = LC_X17_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux5~3"
            Info: Loc. = LC_X19_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~22"
            Info: Loc. = LC_X17_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux5~4"
            Info: Loc. = LC_X17_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~6"
            Info: Loc. = LC_X19_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux5~21"
            Info: Loc. = LC_X19_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux5~23"
            Info: Loc. = LC_X17_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux5~5"
        Info: 15: + IC(0.423 ns) + CELL(0.575 ns) = 27.368 ns; Loc. = LC_X18_Y8_N2; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28'
        Info: 16: + IC(0.000 ns) + CELL(5.996 ns) = 33.364 ns; Loc. = LC_X15_Y8_N2; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux4~24'
            Info: Loc. = LC_X15_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux4~24"
            Info: Loc. = LC_X15_Y8_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux4~22"
            Info: Loc. = LC_X15_Y7_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux4~4"
            Info: Loc. = LC_X15_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux4~6"
            Info: Loc. = LC_X15_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux4~21"
            Info: Loc. = LC_X18_Y8_N3; Node "zjw_yunsuanqi_vhdl:inst|Add3~8"
            Info: Loc. = LC_X15_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux4~3"
        Info: 17: + IC(1.089 ns) + CELL(0.432 ns) = 34.885 ns; Loc. = LC_X18_Y8_N3; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30'
        Info: 18: + IC(0.000 ns) + CELL(6.717 ns) = 41.602 ns; Loc. = LC_X18_Y8_N8; Fanout = 3; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux3~24'
            Info: Loc. = LC_X19_Y9_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux3~6"
            Info: Loc. = LC_X19_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~21"
            Info: Loc. = LC_X18_Y8_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~24"
            Info: Loc. = LC_X19_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux3~23"
            Info: Loc. = LC_X19_Y9_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux3~3"
            Info: Loc. = LC_X19_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux3~5"
            Info: Loc. = LC_X19_Y9_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux3~22"
            Info: Loc. = LC_X18_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Add3~6"
            Info: Loc. = LC_X19_Y9_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux3~4"
        Info: 19: + IC(0.406 ns) + CELL(0.583 ns) = 42.591 ns; Loc. = LC_X18_Y8_N4; Fanout = 6; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~7'
        Info: 20: + IC(0.000 ns) + CELL(5.841 ns) = 48.432 ns; Loc. = LC_X17_Y4_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux2~24'
            Info: Loc. = LC_X17_Y4_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux2~24"
            Info: Loc. = LC_X17_Y6_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux2~22"
            Info: Loc. = LC_X17_Y6_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux2~3"
            Info: Loc. = LC_X18_Y8_N5; Node "zjw_yunsuanqi_vhdl:inst|Add3~4"
            Info: Loc. = LC_X17_Y6_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux2~4"
            Info: Loc. = LC_X17_Y6_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux2~6"
            Info: Loc. = LC_X17_Y6_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux2~21"
        Info: 21: + IC(1.195 ns) + CELL(0.432 ns) = 50.059 ns; Loc. = LC_X18_Y8_N5; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~5COUT1_32'
        Info: 22: + IC(0.000 ns) + CELL(8.194 ns) = 58.253 ns; Loc. = LC_X17_Y5_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux1~47'
            Info: Loc. = LC_X18_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Add3~2"
            Info: Loc. = LC_X18_Y5_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~46"
            Info: Loc. = LC_X18_Y9_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~27"
            Info: Loc. = LC_X17_Y9_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~29"
            Info: Loc. = LC_X17_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux1~44"
            Info: Loc. = LC_X17_Y5_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux1~47"
            Info: Loc. = LC_X18_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux1~26"
            Info: Loc. = LC_X17_Y9_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux1~45"
        Info: 23: + IC(1.234 ns) + CELL(0.432 ns) = 59.919 ns; Loc. = LC_X18_Y8_N6; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~3COUT1_34'
        Info: 24: + IC(0.000 ns) + CELL(8.950 ns) = 68.869 ns; Loc. = LC_X17_Y8_N6; Fanout = 2; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux0~23'
            Info: Loc. = LC_X17_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux0~3"
            Info: Loc. = LC_X18_Y5_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~20"
            Info: Loc. = LC_X18_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Add3~0"
            Info: Loc. = LC_X17_Y7_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux0~2"
            Info: Loc. = LC_X17_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~5"
            Info: Loc. = LC_X18_Y5_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux0~21"
            Info: Loc. = LC_X17_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~23"
            Info: Loc. = LC_X17_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux0~4"
            Info: Loc. = LC_X18_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~22"
        Info: 25: + IC(0.182 ns) + CELL(0.114 ns) = 69.165 ns; Loc. = LC_X17_Y8_N7; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38'
        Info: 26: + IC(0.182 ns) + CELL(0.114 ns) = 69.461 ns; Loc. = LC_X17_Y8_N8; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43'
        Info: 27: + IC(2.073 ns) + CELL(0.292 ns) = 71.826 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; COMB Node = 'zjw_cunchuqi:inst1|lpm_ram_io:inst|datatri[7]~10'
        Info: 28: + IC(2.124 ns) + CELL(2.108 ns) = 76.058 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'd[7]'
        Info: Total cell delay = 59.175 ns ( 77.80 % )
        Info: Total interconnect delay = 16.883 ns ( 22.20 % )
Info: Longest tpd from source pin "alusell[5]" to destination pin "d[7]" is 80.957 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_121; Fanout = 51; PIN Node = 'alusell[5]'
    Info: 2: + IC(7.293 ns) + CELL(0.292 ns) = 9.060 ns; Loc. = LC_X20_Y10_N9; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~15'
    Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 9.789 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~16'
    Info: 4: + IC(1.251 ns) + CELL(0.292 ns) = 11.332 ns; Loc. = LC_X21_Y7_N7; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~18'
    Info: 5: + IC(0.447 ns) + CELL(0.292 ns) = 12.071 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~19'
    Info: 6: + IC(0.447 ns) + CELL(0.292 ns) = 12.810 ns; Loc. = LC_X21_Y7_N4; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~23'
    Info: 7: + IC(0.000 ns) + CELL(2.010 ns) = 14.820 ns; Loc. = LC_X19_Y10_N6; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux7~24'
        Info: Loc. = LC_X19_Y10_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux7~24"
        Info: Loc. = LC_X19_Y10_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~55"
        Info: Loc. = LC_X19_Y10_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux7~7"
        Info: Loc. = LC_X19_Y10_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux7~6"
    Info: 8: + IC(1.247 ns) + CELL(0.575 ns) = 16.642 ns; Loc. = LC_X18_Y8_N0; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24'
    Info: 9: + IC(0.000 ns) + CELL(4.728 ns) = 21.370 ns; Loc. = LC_X19_Y5_N7; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux6~24'
        Info: Loc. = LC_X19_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux6~22"
        Info: Loc. = LC_X19_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux6~3"
        Info: Loc. = LC_X19_Y5_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux6~24"
        Info: Loc. = LC_X18_Y8_N1; Node "zjw_yunsuanqi_vhdl:inst|Add3~12"
        Info: Loc. = LC_X19_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux6~4"
        Info: Loc. = LC_X19_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux6~6"
        Info: Loc. = LC_X19_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux6~21"
    Info: 10: + IC(1.245 ns) + CELL(0.432 ns) = 23.047 ns; Loc. = LC_X18_Y8_N1; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26'
    Info: 11: + IC(0.000 ns) + CELL(8.222 ns) = 31.269 ns; Loc. = LC_X18_Y8_N9; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux5~24'
        Info: Loc. = LC_X18_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux5~24"
        Info: Loc. = LC_X18_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Add3~10"
        Info: Loc. = LC_X17_Y7_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux5~3"
        Info: Loc. = LC_X19_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~22"
        Info: Loc. = LC_X17_Y7_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux5~4"
        Info: Loc. = LC_X17_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux5~6"
        Info: Loc. = LC_X19_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux5~21"
        Info: Loc. = LC_X19_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux5~23"
        Info: Loc. = LC_X17_Y7_N3; Node "zjw_yunsuanqi_vhdl:inst|Mux5~5"
    Info: 12: + IC(0.423 ns) + CELL(0.575 ns) = 32.267 ns; Loc. = LC_X18_Y8_N2; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28'
    Info: 13: + IC(0.000 ns) + CELL(5.996 ns) = 38.263 ns; Loc. = LC_X15_Y8_N2; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux4~24'
        Info: Loc. = LC_X15_Y8_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux4~24"
        Info: Loc. = LC_X15_Y8_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux4~22"
        Info: Loc. = LC_X15_Y7_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux4~4"
        Info: Loc. = LC_X15_Y7_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux4~6"
        Info: Loc. = LC_X15_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux4~21"
        Info: Loc. = LC_X18_Y8_N3; Node "zjw_yunsuanqi_vhdl:inst|Add3~8"
        Info: Loc. = LC_X15_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux4~3"
    Info: 14: + IC(1.089 ns) + CELL(0.432 ns) = 39.784 ns; Loc. = LC_X18_Y8_N3; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30'
    Info: 15: + IC(0.000 ns) + CELL(6.717 ns) = 46.501 ns; Loc. = LC_X18_Y8_N8; Fanout = 3; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux3~24'
        Info: Loc. = LC_X19_Y9_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux3~6"
        Info: Loc. = LC_X19_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~21"
        Info: Loc. = LC_X18_Y8_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux3~24"
        Info: Loc. = LC_X19_Y8_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux3~23"
        Info: Loc. = LC_X19_Y9_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux3~3"
        Info: Loc. = LC_X19_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux3~5"
        Info: Loc. = LC_X19_Y9_N4; Node "zjw_yunsuanqi_vhdl:inst|Mux3~22"
        Info: Loc. = LC_X18_Y8_N4; Node "zjw_yunsuanqi_vhdl:inst|Add3~6"
        Info: Loc. = LC_X19_Y9_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux3~4"
    Info: 16: + IC(0.406 ns) + CELL(0.583 ns) = 47.490 ns; Loc. = LC_X18_Y8_N4; Fanout = 6; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~7'
    Info: 17: + IC(0.000 ns) + CELL(5.841 ns) = 53.331 ns; Loc. = LC_X17_Y4_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux2~24'
        Info: Loc. = LC_X17_Y4_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux2~24"
        Info: Loc. = LC_X17_Y6_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux2~22"
        Info: Loc. = LC_X17_Y6_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux2~3"
        Info: Loc. = LC_X18_Y8_N5; Node "zjw_yunsuanqi_vhdl:inst|Add3~4"
        Info: Loc. = LC_X17_Y6_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux2~4"
        Info: Loc. = LC_X17_Y6_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux2~6"
        Info: Loc. = LC_X17_Y6_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux2~21"
    Info: 18: + IC(1.195 ns) + CELL(0.432 ns) = 54.958 ns; Loc. = LC_X18_Y8_N5; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~5COUT1_32'
    Info: 19: + IC(0.000 ns) + CELL(8.194 ns) = 63.152 ns; Loc. = LC_X17_Y5_N5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux1~47'
        Info: Loc. = LC_X18_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Add3~2"
        Info: Loc. = LC_X18_Y5_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~46"
        Info: Loc. = LC_X18_Y9_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux1~27"
        Info: Loc. = LC_X17_Y9_N7; Node "zjw_yunsuanqi_vhdl:inst|Mux1~29"
        Info: Loc. = LC_X17_Y9_N2; Node "zjw_yunsuanqi_vhdl:inst|Mux1~44"
        Info: Loc. = LC_X17_Y5_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux1~47"
        Info: Loc. = LC_X18_Y9_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux1~26"
        Info: Loc. = LC_X17_Y9_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux1~45"
    Info: 20: + IC(1.234 ns) + CELL(0.432 ns) = 64.818 ns; Loc. = LC_X18_Y8_N6; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|Add3~3COUT1_34'
    Info: 21: + IC(0.000 ns) + CELL(8.950 ns) = 73.768 ns; Loc. = LC_X17_Y8_N6; Fanout = 2; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst|Mux0~23'
        Info: Loc. = LC_X17_Y7_N9; Node "zjw_yunsuanqi_vhdl:inst|Mux0~3"
        Info: Loc. = LC_X18_Y5_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~20"
        Info: Loc. = LC_X18_Y8_N7; Node "zjw_yunsuanqi_vhdl:inst|Add3~0"
        Info: Loc. = LC_X17_Y7_N8; Node "zjw_yunsuanqi_vhdl:inst|Mux0~2"
        Info: Loc. = LC_X17_Y7_N0; Node "zjw_yunsuanqi_vhdl:inst|Mux0~5"
        Info: Loc. = LC_X18_Y5_N1; Node "zjw_yunsuanqi_vhdl:inst|Mux0~21"
        Info: Loc. = LC_X17_Y8_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~23"
        Info: Loc. = LC_X17_Y7_N5; Node "zjw_yunsuanqi_vhdl:inst|Mux0~4"
        Info: Loc. = LC_X18_Y5_N6; Node "zjw_yunsuanqi_vhdl:inst|Mux0~22"
    Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 74.064 ns; Loc. = LC_X17_Y8_N7; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38'
    Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 74.360 ns; Loc. = LC_X17_Y8_N8; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43'
    Info: 24: + IC(2.073 ns) + CELL(0.292 ns) = 76.725 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; COMB Node = 'zjw_cunchuqi:inst1|lpm_ram_io:inst|datatri[7]~10'
    Info: 25: + IC(2.124 ns) + CELL(2.108 ns) = 80.957 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'd[7]'
    Info: Total cell delay = 59.682 ns ( 73.72 % )
    Info: Total interconnect delay = 21.275 ns ( 26.28 % )
Info: th for register "zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0]" (data pin = "d[0]", clock pin = "clk") is -4.498 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.740 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X10_Y8_N0; Fanout = 1; REG Node = 'zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0]'
        Info: Total cell delay = 2.180 ns ( 79.56 % )
        Info: Total interconnect delay = 0.560 ns ( 20.44 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.253 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_131; Fanout = 1; PIN Node = 'd[0]'
        Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X10_Y14_N1; Fanout = 4; COMB Node = 'd~7'
        Info: 3: + IC(5.469 ns) + CELL(0.309 ns) = 7.253 ns; Loc. = LC_X10_Y8_N0; Fanout = 1; REG Node = 'zjw_cunchuqi:inst1|zjw_cunchuqi1:inst1|ar[0]'
        Info: Total cell delay = 1.784 ns ( 24.60 % )
        Info: Total interconnect delay = 5.469 ns ( 75.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Mar 04 15:28:21 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


