 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct  6 15:57:36 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
GATED_CLK       10.00   {0 5}               G         {clkGate/GATED_CLK}
REF_CLK         10.00   {0 5}               d         {REF_CLK}
RX_CLK         271.27   {0 135.634}         G         {u1/o_div_clk}
SCAN_CLK       100.00   {0 50}                        {scan_clk}
TX_CLK        8680.56   {0 4340.28}         G         {u0/o_div_clk}
UART_CLK       271.27   {0 135.634}         d         {UART_CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
GATED_CLK     REF_CLK        {clkGate/GATED_CLK}
                                            REF_CLK        divide_by(1)
RX_CLK        UART_CLK       {u1/o_div_clk} UART_CLK       divide_by(1)
TX_CLK        UART_CLK       {u0/o_div_clk} UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
1
