\relax 
\providecommand\hyper@newdestlabel[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {8}SYS\_02 — Hardware Primer}{96}{section.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.1}Moore’s Law e l’evoluzione del calcolo}{96}{subsection.8.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.2}Fine della crescita lineare e parallelismo}{96}{subsection.8.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.3}Pipeline e architettura superscalare}{96}{subsection.8.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {50}{\ignorespaces Architettura pipeline MIPS}}{96}{figure.caption.71}\protected@file@percent }
\newlabel{fig:pipeline}{{50}{96}{Architettura pipeline MIPS}{figure.caption.71}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {51}{\ignorespaces Esecuzione parallela di più istruzioni sulla stessa CPU}}{96}{figure.caption.71}\protected@file@percent }
\newlabel{fig:pipeline2}{{51}{96}{Esecuzione parallela di più istruzioni sulla stessa CPU}{figure.caption.71}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.4}Branch Prediction: principi e strategie}{96}{subsection.8.4}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.1}Perché serve una predizione}{97}{paragraph.8.4.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.2}Tipi di predizione}{97}{paragraph.8.4.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.3}Contatore a 2 bit saturante}{97}{paragraph.8.4.0.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {52}{\ignorespaces 2 bit saturating counter}}{97}{figure.caption.72}\protected@file@percent }
\newlabel{fig:twobit}{{52}{97}{2 bit saturating counter}{figure.caption.72}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.4}Predittori correlati e multilivello}{97}{paragraph.8.4.0.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {53}{\ignorespaces Pattern History Table}}{98}{figure.caption.73}\protected@file@percent }
\newlabel{fig:pht}{{53}{98}{Pattern History Table}{figure.caption.73}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.5}Ottimizzazioni hardware}{98}{paragraph.8.4.0.5}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.6}Importanza crescente della predizione}{98}{paragraph.8.4.0.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.5}Simultaneous Multithreading (SMT)}{99}{subsection.8.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.6}Pipeline interna nei processori Intel Xeon}{99}{subsection.8.6}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {54}{\ignorespaces Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph  {retirement} nel \textbf  {Reorder Buffer}, che garantisce il commit in ordine architetturale.}}{99}{figure.caption.74}\protected@file@percent }
\newlabel{fig:xeon_ooo}{{54}{99}{Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph {retirement} nel \textbf {Reorder Buffer}, che garantisce il commit in ordine architetturale}{figure.caption.74}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {55}{\ignorespaces Flusso del \textbf  {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph  {µops}) e memorizzate nella \textbf  {Trace Cache}. In caso di \emph  {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode.}}{100}{figure.caption.75}\protected@file@percent }
\newlabel{fig:trace_cache_pipeline}{{55}{100}{Flusso del \textbf {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph {µops}) e memorizzate nella \textbf {Trace Cache}. In caso di \emph {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode}{figure.caption.75}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.7}Gerarchia di memoria}{100}{subsection.8.7}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {56}{\ignorespaces Schema piramidale della gerarchia di memoria}}{100}{figure.caption.76}\protected@file@percent }
\newlabel{fig:memory}{{56}{100}{Schema piramidale della gerarchia di memoria}{figure.caption.76}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.7.0.1}Inclusività e mappatura}{100}{paragraph.8.7.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {57}{\ignorespaces Direct mapped cache}}{101}{figure.caption.77}\protected@file@percent }
\newlabel{fig:dm}{{57}{101}{Direct mapped cache}{figure.caption.77}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {58}{\ignorespaces Fully associative cache}}{102}{figure.caption.78}\protected@file@percent }
\newlabel{fig:fac}{{58}{102}{Fully associative cache}{figure.caption.78}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {59}{\ignorespaces 4way set Associative cache}}{102}{figure.caption.79}\protected@file@percent }
\newlabel{fig:4way}{{59}{102}{4way set Associative cache}{figure.caption.79}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.7.0.2}Sostituzione ed aggiornamento}{102}{paragraph.8.7.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.8}Cache coherence nei multicore}{103}{subsection.8.8}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.8.0.1}Protocolli di coerenza}{104}{paragraph.8.8.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {60}{\ignorespaces Snooping cache system model}}{105}{figure.caption.80}\protected@file@percent }
\newlabel{fig: snooping}{{60}{105}{Snooping cache system model}{figure.caption.80}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.9}Protocolli MOESI e VI}{105}{subsection.8.9}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {61}{\ignorespaces The vi protocol}}{106}{figure.caption.81}\protected@file@percent }
\newlabel{fig:vi}{{61}{106}{The vi protocol}{figure.caption.81}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.9.0.1}Virtual vs. Physical Cache Indexing}{106}{paragraph.8.9.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {62}{\ignorespaces Virtual Vs Physical cache indexing}}{107}{figure.caption.82}\protected@file@percent }
\newlabel{fig:cache}{{62}{107}{Virtual Vs Physical cache indexing}{figure.caption.82}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.10}Hardware Transactional Memory (HTM)}{107}{subsection.8.10}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {63}{\ignorespaces Confronto tra implementazione C e assembly di una transazione TSX}}{107}{figure.caption.83}\protected@file@percent }
\newlabel{fig:tsx_confronto}{{63}{107}{Confronto tra implementazione C e assembly di una transazione TSX}{figure.caption.83}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.10.0.1}Principio di funzionamento}{107}{paragraph.8.10.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.10.0.2}Casi di abort e codici di stato}{108}{paragraph.8.10.0.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Codici di stato restituiti nel registro \texttt  {EAX} in caso di abort transazionale}}{108}{table.caption.84}\protected@file@percent }
\newlabel{tab:tsx_abort_codes}{{1}{108}{Codici di stato restituiti nel registro \texttt {EAX} in caso di abort transazionale}{table.caption.84}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.11}DRAM e Refresh}{108}{subsection.8.11}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.11.0.1}Effetti del refresh}{108}{paragraph.8.11.0.1}\protected@file@percent }
\@setckpt{sezioni/sys02}{
\setcounter{page}{110}
\setcounter{equation}{0}
\setcounter{enumi}{2}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{section}{8}
\setcounter{subsection}{11}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{1}
\setcounter{subparagraph}{0}
\setcounter{figure}{63}
\setcounter{table}{1}
\setcounter{parentequation}{0}
\setcounter{section@level}{4}
\setcounter{Item}{84}
\setcounter{Hfootnote}{0}
\setcounter{bookmark@seq@number}{314}
\setcounter{lstnumber}{7}
\setcounter{float@type}{8}
\setcounter{LT@tables}{0}
\setcounter{LT@chunks}{0}
\setcounter{nlinenum}{0}
\setcounter{caption@flags}{2}
\setcounter{continuedfloat}{0}
\setcounter{lstlisting}{17}
}
