Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 18 16:04:55 2024
| Host         : LAPTOP-PAWEL running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebit_z7010_top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_rx_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_tx_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.014        0.000                      0                18540       -0.360       -0.551                      2                18523        3.750        0.000                       0                  8399  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                    ------------       ----------      --------------
CLK                                                                                                      {0.000 5.000}      10.000          100.000         
S_AXI_ACLK                                                                                               {0.000 5.000}      10.000          100.000         
clk_fpga_0                                                                                               {0.000 5.000}      10.000          100.000         
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 {0.000 40.000}     80.000          12.500          
    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {40.000 80.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                             1.098        0.000                      0                 9914        0.052        0.000                      0                 9914        4.500        0.000                       0                  4252  
S_AXI_ACLK                                                                      4.610        0.000                      0                 1193        0.054        0.000                      0                 1193        4.020        0.000                       0                   763  
clk_fpga_0                                                                      1.014        0.000                      0                 5490        0.051        0.000                      0                 5490        3.750        0.000                       0                  2876  
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       34.606        0.000                      0                 1045        0.088        0.000                      0                 1045       38.750        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
S_AXI_ACLK                                                                                           CLK                                                                                                        4.303        0.000                      0                  440        0.068        0.000                      0                  440  
clk_fpga_0                                                                                           CLK                                                                                                        5.443        0.000                      0                   20        0.146        0.000                      0                   20  
CLK                                                                                                  S_AXI_ACLK                                                                                                 4.203        0.000                      0                  159       -0.360       -0.551                      2                  159  
clk_fpga_0                                                                                           S_AXI_ACLK                                                                                                 2.133        0.000                      0                  313        0.281        0.000                      0                  313  
S_AXI_ACLK                                                                                           clk_fpga_0                                                                                                 6.405        0.000                      0                   77        0.090        0.000                      0                   77  
ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_fpga_0                                                                                                78.722        0.000                      0                    8                                                                        
clk_fpga_0                                                                                           ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                     8.610        0.000                      0                   17                                                                        
ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    36.273        0.000                      0                   10        0.432        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       clk_fpga_0                                                              clk_fpga_0                                                                    6.818        0.000                      0                  105        0.367        0.000                      0                  105  
**async_default**                                                       ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       38.520        0.000                      0                  106        0.381        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 2.699ns (30.733%)  route 6.083ns (69.267%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.903    10.383    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.507 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_1/O
                         net (fo=1, routed)           0.000    10.507    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_4
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]/C
                         clock pessimism              0.115    11.610    
                         clock uncertainty           -0.035    11.575    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.031    11.606    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 2.699ns (31.545%)  route 5.857ns (68.455%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.677    10.157    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.000    10.281    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_6
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/C
                         clock pessimism              0.115    11.610    
                         clock uncertainty           -0.035    11.575    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.029    11.604    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 2.699ns (31.556%)  route 5.854ns (68.444%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.674    10.154    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.278 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.000    10.278    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_5
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/C
                         clock pessimism              0.115    11.610    
                         clock uncertainty           -0.035    11.575    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.031    11.606    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 2.699ns (31.589%)  route 5.845ns (68.411%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.665    10.145    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.269 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    10.269    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_15
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]/C
                         clock pessimism              0.115    11.608    
                         clock uncertainty           -0.035    11.573    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.031    11.604    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 2.699ns (31.923%)  route 5.756ns (68.077%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.576    10.056    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.180 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    10.180    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_14
    SLICE_X13Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][6]/C
                         clock pessimism              0.115    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.032    11.609    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 2.699ns (31.942%)  route 5.751ns (68.058%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.571    10.051    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.175 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_1/O
                         net (fo=1, routed)           0.000    10.175    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_16
    SLICE_X13Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][4]/C
                         clock pessimism              0.115    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.031    11.608    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.699ns (32.104%)  route 5.708ns (67.896%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.528    10.008    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][10]_i_1/O
                         net (fo=1, routed)           0.000    10.132    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_10
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]/C
                         clock pessimism              0.115    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.029    11.603    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.699ns (32.116%)  route 5.705ns (67.884%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.725     1.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     2.181 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][42]/Q
                         net (fo=2, routed)           0.810     2.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][42]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.118     3.109 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.955     4.064    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.354     4.418 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.436     4.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.326     5.181 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.244     6.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.082    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/O[2]
                         net (fo=3, routed)           0.956     8.277    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_27
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.301     8.578 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][16]_i_4/O
                         net (fo=1, routed)           0.778     9.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.525    10.005    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.129 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][8]_i_1/O
                         net (fo=1, routed)           0.000    10.129    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_12
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]/C
                         clock pessimism              0.115    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.031    11.605    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[6][41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 2.795ns (33.320%)  route 5.593ns (66.680%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/CLK
    SLICE_X23Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[6][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.456     2.120 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[6][41]/Q
                         net (fo=2, routed)           1.377     3.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg[6][41]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.152     3.649 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.593     4.243    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.320     4.563 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.441     5.004    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.326     5.330 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          0.714     6.043    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.167 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][4]_i_6/O
                         net (fo=1, routed)           0.000     6.167    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][4]_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.699    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.033 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][8]_i_2/O[1]
                         net (fo=2, routed)           0.999     8.032    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance_n_6
    SLICE_X24Y40         LUT5 (Prop_lut5_I0_O)        0.303     8.335 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.824     9.159    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.645     9.928    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.000    10.052    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance_n_21
    SLICE_X26Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X26Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][14]/C
                         clock pessimism              0.115    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X26Y40         FDRE (Setup_fdre_C_D)        0.029    11.606    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[6][41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 2.795ns (33.332%)  route 5.590ns (66.668%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/CLK
    SLICE_X23Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[6][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.456     2.120 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[6][41]/Q
                         net (fo=2, routed)           1.377     3.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg[6][41]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.152     3.649 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.593     4.243    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.320     4.563 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.441     5.004    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.326     5.330 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          0.714     6.043    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.167 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][4]_i_6/O
                         net (fo=1, routed)           0.000     6.167    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][4]_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.699    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.033 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][8]_i_2/O[1]
                         net (fo=2, routed)           0.999     8.032    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance_n_6
    SLICE_X24Y40         LUT5 (Prop_lut5_I0_O)        0.303     8.335 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.824     9.159    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.642     9.925    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.049 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.000    10.049    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance_n_20
    SLICE_X26Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X26Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][15]/C
                         clock pessimism              0.115    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X26Y40         FDRE (Setup_fdre_C_D)        0.031    11.608    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.039%)  route 0.235ns (52.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/CLK
    SLICE_X24Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg_reg[5][13]/Q
                         net (fo=3, routed)           0.235     0.957    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg[5][13]
    SLICE_X24Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-4]_i_1/O
                         net (fo=1, routed)           0.000     1.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_217
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/C
                         clock pessimism              0.000     0.829    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121     0.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[8][4]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X33Y36         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/A_reg_reg[8][4]/Q
                         net (fo=1, routed)           0.054     0.754    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[4]_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.799 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A[4]_i_1/O
                         net (fo=1, routed)           0.000     0.799    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A[4]_i_1_n_0
    SLICE_X32Y36         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/CLK
    SLICE_X32Y36         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[4]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X32Y36         FDSE (Hold_fdse_C_D)         0.121     0.693    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/A_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X9Y12          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.189     0.892    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_0[0]
    DSP48_X0Y4           DSP48E1                                      r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.922     0.922    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y4           DSP48E1                                      r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.252     0.669    
    DSP48_X0Y4           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     0.782    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.470%)  route 0.392ns (70.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/CLK
    SLICE_X34Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/B_reg[4]/Q
                         net (fo=1, routed)           0.392     1.119    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[4]
    DSP48_X1Y22          DSP48E1                                      r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.920     0.920    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y22          DSP48E1                                      r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.000     0.920    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.082     1.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[8][37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X9Y35          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[8][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[8][37]/Q
                         net (fo=2, routed)           0.066     0.769    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[8][37]
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.045     0.814 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][32]_i_1/O
                         net (fo=1, routed)           0.000     0.814    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result[15]
    SLICE_X8Y35          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X8Y35          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][32]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][32]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/C_reg_reg[5][34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.584     0.584    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/CLK
    SLICE_X39Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg_reg[8][39]/Q
                         net (fo=2, routed)           0.066     0.791    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/P_reg[8][39]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.836 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[5][34]_i_1/O
                         net (fo=1, routed)           0.000     0.836    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/result[17]
    SLICE_X38Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/C_reg_reg[5][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.853     0.853    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X38Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/C_reg_reg[5][34]/C
                         clock pessimism             -0.256     0.597    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.121     0.718    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/C_reg_reg[5][34]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[8][29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.581     0.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X5Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[8][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[8][29]/Q
                         net (fo=2, routed)           0.068     0.790    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[8][29]
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.835 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][24]_i_1/O
                         net (fo=1, routed)           0.000     0.835    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result[7]
    SLICE_X4Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.847     0.847    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X4Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][24]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.120     0.714    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][24]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/CLK
    SLICE_X25Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[5][14]/Q
                         net (fo=2, routed)           0.068     0.759    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg[5][14]
    SLICE_X24Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.804 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/pid_out[-3]_i_1/O
                         net (fo=1, routed)           0.000     0.804    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance_n_267
    SLICE_X24Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X24Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-3]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.120     0.683    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-3]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.843%)  route 0.319ns (63.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/CLK
    SLICE_X23Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg_reg[5][1]/Q
                         net (fo=1, routed)           0.319     1.009    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/P_reg[5][1]
    SLICE_X20Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.054 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/pid_out[-16]_i_1/O
                         net (fo=1, routed)           0.000     1.054    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance_n_278
    SLICE_X20Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X20Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-16]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.121     0.931    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-16]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X33Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.187     0.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_1[12]
    DSP48_X1Y22          DSP48E1                                      r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.920     0.920    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y22          DSP48E1                                      r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.253     0.666    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_C[12])
                                                      0.096     0.762    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y12   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y22   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y14   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y4    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y14  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y14  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y14  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y14  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y14  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y17  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.704ns (13.241%)  route 4.613ns (86.759%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/Q
                         net (fo=51, routed)          3.287     5.417    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.541 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_2/O
                         net (fo=1, routed)           1.326     6.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_1/O
                         net (fo=1, routed)           0.000     6.991    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[10]
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/C
                         clock pessimism              0.115    11.607    
                         clock uncertainty           -0.035    11.572    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.029    11.601    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.476ns (27.715%)  route 3.850ns (72.285%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.657     1.657    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/Q
                         net (fo=5, routed)           2.144     4.257    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X24Y20         SRL16E (Prop_srl16e_A0_Q)    0.152     4.409 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.723     5.132    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     5.876 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.983     6.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     6.983    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X31Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.484    11.484    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.150    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.029    11.628    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.518ns (11.065%)  route 4.163ns (88.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.660     1.660    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X32Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     2.178 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/Q
                         net (fo=16, routed)          4.163     6.341    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.543    11.543    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.035    11.521    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.078    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.704ns (13.699%)  route 4.435ns (86.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/Q
                         net (fo=33, routed)          3.097     5.227    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[1]
    SLICE_X16Y9          LUT6 (Prop_lut6_I2_O)        0.124     5.351 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2/O
                         net (fo=1, routed)           1.338     6.689    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.813 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_1/O
                         net (fo=1, routed)           0.000     6.813    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[9]
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/C
                         clock pessimism              0.115    11.607    
                         clock uncertainty           -0.035    11.572    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    11.603    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.704ns (13.982%)  route 4.331ns (86.018%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/Q
                         net (fo=51, routed)          3.117     5.247    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[0]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.371 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_2/O
                         net (fo=1, routed)           1.214     6.585    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_2_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_1/O
                         net (fo=1, routed)           0.000     6.709    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[6]
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/C
                         clock pessimism              0.115    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X19Y19         FDRE (Setup_fdre_C_D)        0.031    11.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.704ns (14.059%)  route 4.303ns (85.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/Q
                         net (fo=51, routed)          3.106     5.236    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[0]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.360 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2/O
                         net (fo=1, routed)           1.197     6.557    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.681 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_1/O
                         net (fo=1, routed)           0.000     6.681    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[12]
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/C
                         clock pessimism              0.115    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X19Y19         FDRE (Setup_fdre_C_D)        0.029    11.598    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.506ns (32.062%)  route 3.191ns (67.938%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.651     1.651    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X25Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=9, routed)           1.167     3.274    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X24Y24         SRL16E (Prop_srl16e_A0_Q)    0.146     3.420 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524     3.943    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     4.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.118     5.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.966 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.382     6.348    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X31Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.482    11.482    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.115    11.597    
                         clock uncertainty           -0.035    11.562    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.269    11.293    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.704ns (14.631%)  route 4.108ns (85.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/Q
                         net (fo=51, routed)          2.944     5.074    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.198 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_2/O
                         net (fo=1, routed)           1.164     6.362    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_2_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.486 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_1/O
                         net (fo=1, routed)           0.000     6.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[8]
    SLICE_X13Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/C
                         clock pessimism              0.115    11.610    
                         clock uncertainty           -0.035    11.575    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.029    11.604    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.704ns (14.702%)  route 4.084ns (85.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/Q
                         net (fo=51, routed)          2.892     5.022    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[0]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.146 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_3/O
                         net (fo=1, routed)           1.193     6.338    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_3_n_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.462 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000     6.462    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[3]
    SLICE_X18Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/C
                         clock pessimism              0.115    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X18Y18         FDRE (Setup_fdre_C_D)        0.031    11.601    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.704ns (14.729%)  route 4.076ns (85.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/Q
                         net (fo=51, routed)          3.334     5.464    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]_0[0]
    SLICE_X16Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.588 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_3/O
                         net (fo=1, routed)           0.741     6.330    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_3_n_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.454 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_1/O
                         net (fo=1, routed)           0.000     6.454    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[4]
    SLICE_X17Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/C
                         clock pessimism              0.115    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)        0.029    11.599    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  5.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.075%)  route 0.239ns (62.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[12]/Q
                         net (fo=9, routed)           0.239     0.943    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[12]
    SLICE_X25Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X25Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.066     0.889    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][114]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][114]/Q
                         net (fo=1, routed)           0.109     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.242%)  route 0.238ns (62.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[17]/Q
                         net (fo=5, routed)           0.238     0.936    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[17]
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.047     0.870    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.472%)  route 0.256ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.256     0.960    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[1]
    SLICE_X24Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.059     0.882    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=16, routed)          0.179     0.874    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.864     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.227%)  route 0.235ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[15]/Q
                         net (fo=8, routed)           0.235     0.926    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[15]
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][15]/C
                         clock pessimism              0.000     0.828    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)        -0.006     0.822    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.769%)  route 0.277ns (66.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[2]/Q
                         net (fo=9, routed)           0.277     0.980    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[2]
    SLICE_X24Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.052     0.876    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.666%)  route 0.278ns (66.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[3]/Q
                         net (fo=9, routed)           0.278     0.981    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[3]
    SLICE_X24Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][3]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.052     0.875    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][112]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][112]/Q
                         net (fo=1, routed)           0.162     0.875    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.670%)  route 0.166ns (50.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.166     0.880    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/S_AXI_ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 4.277ns (49.101%)  route 4.434ns (50.899%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.359 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.359    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.693    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[30]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 4.182ns (48.540%)  route 4.434ns (51.460%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.359 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.359    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.598 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.598    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[31]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 4.166ns (48.444%)  route 4.434ns (51.556%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.359 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.359    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.582 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.582    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[29]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.163ns (48.426%)  route 4.434ns (51.574%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.579 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.579    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[26]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 4.142ns (48.300%)  route 4.434ns (51.700%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.558 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.558    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[28]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 4.055ns (47.582%)  route 4.467ns (52.418%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[1]/Q
                         net (fo=5, routed)           1.263     4.704    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[1]
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.828 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.828    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.360 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.361    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.475    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.589    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.070     6.772    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.896 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.514     7.410    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.814 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.815    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.932    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.049    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.166 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.000     9.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         LUT4 (Prop_lut4_I0_O)        0.124     9.290 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.619     9.908    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.488 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.488    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.602    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.717    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_6
    SLICE_X14Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 4.068ns (47.850%)  route 4.434ns (52.150%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.484 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.484    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[27]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 4.052ns (47.752%)  route 4.434ns (52.248%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.245 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.245    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.468 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.468    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[25]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 4.049ns (47.733%)  route 4.434ns (52.267%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.465 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.465    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[22]
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 4.028ns (47.603%)  route 4.434ns (52.397%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     2.982    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           0.986     4.387    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.299     4.686 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.686    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.317    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.434 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.434    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.551 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.055     6.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.815     7.545    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_3_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.052 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.052    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.166 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.166    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.280    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.097     9.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.616 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.478    10.094    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.674 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.674    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.788    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.903    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.131 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.131    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.444 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.444    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[24]
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.581     0.922    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.223     1.285    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.309%)  route 0.182ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.582     0.923    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.182     1.232    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.132%)  route 0.183ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.582     0.923    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.183     1.234    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.567%)  route 0.292ns (67.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y55          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.292     1.338    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X8Y46          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.566     0.907    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.163    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X10Y44         SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y44         SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.494%)  route 0.188ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.582     0.923    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.239    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.503%)  route 0.285ns (63.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.904    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y57          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.068 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.285     1.353    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y46          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.437%)  route 0.246ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.558     0.899    ebit_z7010_top_i/XADC_DATA/U0/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.246     1.286    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.829     1.199    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y57         FDRE (Hold_fdre_C_D)         0.059     1.224    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.456%)  route 0.257ns (64.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.257     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.456%)  route 0.257ns (64.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.257     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       34.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.659ns  (logic 0.678ns (14.553%)  route 3.981ns (85.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          2.331    48.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_reset
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.154    48.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.650    50.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X35Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[0]/C
                         clock pessimism              0.477    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.632    85.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.184    
                         arrival time                         -50.578    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.659ns  (logic 0.678ns (14.553%)  route 3.981ns (85.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          2.331    48.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_reset
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.154    48.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.650    50.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X35Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[1]/C
                         clock pessimism              0.477    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.632    85.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.184    
                         arrival time                         -50.578    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.659ns  (logic 0.678ns (14.553%)  route 3.981ns (85.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          2.331    48.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_reset
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.154    48.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.650    50.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X35Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[2]/C
                         clock pessimism              0.477    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.632    85.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         85.184    
                         arrival time                         -50.578    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.683ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.765ns  (logic 1.254ns (26.317%)  route 3.511ns (73.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.574    49.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433    49.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.124    50.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.655    50.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    85.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         85.367    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 34.683    

Slack (MET) :             34.683ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.765ns  (logic 1.254ns (26.317%)  route 3.511ns (73.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.574    49.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433    49.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.124    50.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.655    50.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    85.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         85.367    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 34.683    

Slack (MET) :             34.683ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.765ns  (logic 1.254ns (26.317%)  route 3.511ns (73.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.574    49.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433    49.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.124    50.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.655    50.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    85.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         85.367    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 34.683    

Slack (MET) :             34.683ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.765ns  (logic 1.254ns (26.317%)  route 3.511ns (73.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.574    49.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433    49.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.124    50.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.655    50.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    85.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         85.367    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 34.683    

Slack (MET) :             34.683ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.765ns  (logic 1.254ns (26.317%)  route 3.511ns (73.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.574    49.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433    49.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.124    50.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.655    50.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    85.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         85.367    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 34.683    

Slack (MET) :             34.683ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.765ns  (logic 1.254ns (26.317%)  route 3.511ns (73.683%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.574    49.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433    49.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.124    50.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.655    50.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    85.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         85.367    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 34.683    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.656ns  (logic 1.130ns (24.272%)  route 3.526ns (75.728%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.442    46.885    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.035 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.407    48.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.980    49.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I2_O)        0.124    49.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.697    50.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X40Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.477    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X40Y6          FDRE (Setup_fdre_C_R)       -0.429    85.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         85.462    
                         arrival time                         -50.574    
  -------------------------------------------------------------------
                         slack                                 34.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.451%)  route 0.516ns (78.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.516     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X24Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.381     2.204    
    SLICE_X24Y7          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X23Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDCE (Prop_fdce_C_Q)         0.141     2.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.113     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.628     1.957    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X23Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDCE (Prop_fdce_C_Q)         0.141     2.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.113     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X24Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.628     1.958    
    SLICE_X24Y6          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/I
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X33Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X32Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X32Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X32Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X32Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X31Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X31Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X31Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X24Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 2.238ns (40.640%)  route 3.269ns (59.360%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.979     5.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.677 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.172     6.849    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X22Y51         LUT6 (Prop_lut6_I1_O)        0.328     7.177 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-2]_i_1/O
                         net (fo=1, routed)           0.000     7.177    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_215
    SLICE_X22Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X22Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-2]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.450    
    SLICE_X22Y51         FDRE (Setup_fdre_C_D)        0.029    11.479    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-2]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 2.238ns (40.694%)  route 3.262ns (59.306%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.979     5.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.677 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.165     6.842    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X22Y51         LUT6 (Prop_lut6_I1_O)        0.328     7.170 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-3]_i_1/O
                         net (fo=1, routed)           0.000     7.170    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_216
    SLICE_X22Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X22Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-3]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.450    
    SLICE_X22Y51         FDRE (Setup_fdre_C_D)        0.031    11.481    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-3]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.238ns (40.379%)  route 3.305ns (59.621%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.979     5.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.677 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.208     6.885    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.328     7.213 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-9]_i_1/O
                         net (fo=1, routed)           0.000     7.213    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_222
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)        0.079    11.540    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 2.238ns (40.862%)  route 3.239ns (59.138%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.979     5.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.677 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.142     6.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.328     7.147 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-4]_i_1/O
                         net (fo=1, routed)           0.000     7.147    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_217
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)        0.079    11.540    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.238ns (41.888%)  route 3.105ns (58.112%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.979     5.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.677 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.008     6.685    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.328     7.013 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-13]_i_1/O
                         net (fo=1, routed)           0.000     7.013    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_226
    SLICE_X22Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X22Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)        0.031    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.238ns (41.923%)  route 3.100ns (58.077%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.979     5.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.677 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.004     6.680    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.328     7.008 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-17]_i_1/O
                         net (fo=1, routed)           0.000     7.008    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_230
    SLICE_X22Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X22Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)        0.032    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.010ns (37.673%)  route 3.325ns (62.327%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.860     5.409    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.533 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.348     6.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.005 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-10]_i_1/O
                         net (fo=1, routed)           0.000     7.005    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_223
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.450    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.079    11.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.010ns (37.772%)  route 3.311ns (62.228%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.860     5.409    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.533 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.334     6.867    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-16]_i_1/O
                         net (fo=1, routed)           0.000     6.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_229
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.450    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.077    11.527    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.010ns (37.794%)  route 3.308ns (62.206%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.860     5.409    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.533 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.331     6.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.988 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-6]_i_1/O
                         net (fo=1, routed)           0.000     6.988    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_219
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.450    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.079    11.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.010ns (37.794%)  route 3.308ns (62.206%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][3]/Q
                         net (fo=3, routed)           1.117     3.305    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-14]
    SLICE_X23Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_73_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.093    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.860     5.409    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.533 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.331     6.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.988 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-5]_i_1/O
                         net (fo=1, routed)           0.000     6.988    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_218
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.450    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.081    11.531    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  4.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.649%)  route 0.272ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X32Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[3][9]/Q
                         net (fo=3, routed)           0.272     0.998    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/ki[-13]
    SLICE_X34Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.832     0.832    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X34Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][9]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.035     0.867    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.063     0.930    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][9]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.410%)  route 0.286ns (60.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][4]/Q
                         net (fo=1, routed)           0.286     0.980    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[4]
    SLICE_X18Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.025 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[4]_i_1/O
                         net (fo=1, routed)           0.000     1.025    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[4]
    SLICE_X18Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X18Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X18Y19         FDRE (Hold_fdre_C_D)         0.092     0.948    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.239%)  route 0.313ns (62.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][7]/Q
                         net (fo=1, routed)           0.313     1.007    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[7]
    SLICE_X16Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[7]_i_1/O
                         net (fo=1, routed)           0.000     1.052    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[7]
    SLICE_X16Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X16Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.121     0.972    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.775%)  route 0.317ns (69.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.590     0.590    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X37Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][15]/Q
                         net (fo=3, routed)           0.317     1.048    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/kp[10]
    SLICE_X39Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X39Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][15]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     0.964    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.552%)  route 0.296ns (61.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][0]/Q
                         net (fo=1, routed)           0.296     0.990    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[0]
    SLICE_X17Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.035 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[0]_i_1/O
                         net (fo=1, routed)           0.000     1.035    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[0]
    SLICE_X17Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X17Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[0]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.092     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.226ns (42.697%)  route 0.303ns (57.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           0.303     0.990    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.098     1.088 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-10]_i_1/O
                         net (fo=1, routed)           0.000     1.088    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_223
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.035     0.863    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.121     0.984    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][17]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.407%)  route 0.313ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X28Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][17]/Q
                         net (fo=3, routed)           0.313     1.040    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/ki[12]
    SLICE_X29Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X29Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][17]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.035     0.865    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.070     0.935    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[7][17]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[6][17]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/B_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.570%)  route 0.336ns (70.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X26Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[6][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[6][17]/Q
                         net (fo=3, routed)           0.336     1.039    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/kd[12]
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/B_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/B_reg_reg[3][17]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.035     0.865    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.066     0.931    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/B_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.388%)  route 0.311ns (62.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][11]/Q
                         net (fo=1, routed)           0.311     1.005    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[11]
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[11]_i_1/O
                         net (fo=1, routed)           0.000     1.050    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[11]
    SLICE_X17Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X17Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X17Y23         FDRE (Hold_fdre_C_D)         0.091     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.804%)  route 0.317ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.590     0.590    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X37Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][11]/Q
                         net (fo=3, routed)           0.317     1.047    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/kp[6]
    SLICE_X34Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.832     0.832    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X34Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][11]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.035     0.867    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.063     0.930    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.734%)  route 2.312ns (78.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.712     3.020    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y64          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.312     5.850    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.974 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.974    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.154    11.340    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.077    11.417    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.642ns (21.756%)  route 2.309ns (78.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.712     3.020    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y64          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.309     5.847    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.154    11.340    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.081    11.421    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.668ns (22.416%)  route 2.312ns (77.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.712     3.020    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y64          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.312     5.850    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.150     6.000 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     6.000    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.154    11.340    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.118    11.458    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.668ns (22.439%)  route 2.309ns (77.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.712     3.020    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y64          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.309     5.847    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.150     5.997 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.997    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.154    11.340    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.118    11.458    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.642ns (24.109%)  route 2.021ns (75.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.712     3.020    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y64          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.021     5.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     5.683    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.154    11.340    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.079    11.419    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.580ns (23.766%)  route 1.861ns (76.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.663     2.971    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.861     5.288    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.412 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.412    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.154    11.346    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.077    11.423    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.606ns (24.569%)  route 1.861ns (75.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.663     2.971    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.861     5.288    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.150     5.438 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.438    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.154    11.346    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.118    11.464    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.580ns (25.945%)  route 1.656ns (74.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.663     2.971    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.656     5.083    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.207 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     5.207    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1_n_0
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.154    11.346    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.079    11.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.580ns (27.824%)  route 1.505ns (72.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.663     2.971    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.505     4.932    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.056 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.056    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.154    11.346    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.081    11.427    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.684%)  route 1.442ns (71.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.661     2.969    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.442     4.867    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X17Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.991 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     4.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.154    11.342    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.029    11.371    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  6.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.110%)  route 0.134ns (41.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.134     1.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X19Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.221 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.221    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1_n_0
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.092     1.075    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.803%)  route 0.220ns (54.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.220     1.262    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X19Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.307 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.307    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.107     1.090    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.187ns (45.936%)  route 0.220ns (54.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.220     1.262    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X19Y58         LUT5 (Prop_lut5_I0_O)        0.046     1.308 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.308    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.107     1.090    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.803%)  route 0.220ns (54.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.220     1.262    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X19Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.307 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.307    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.092     1.075    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.803%)  route 0.220ns (54.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.220     1.262    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X19Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.307 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X19Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.091     1.074    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.270%)  route 0.496ns (72.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.496     1.538    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X17Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.583 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.583    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1_n_0
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.092     1.073    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.184ns (23.514%)  route 0.599ns (76.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.599     1.640    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.043     1.683 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.683    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.154     0.985    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.131     1.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.709%)  route 0.599ns (76.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.599     1.640    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.685 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.685    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.154     0.985    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.121     1.106    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.217%)  route 0.582ns (75.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.582     1.624    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X17Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.669 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.669    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.107     1.088    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.315%)  route 0.582ns (75.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.582     1.624    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X17Y37         LUT5 (Prop_lut5_I0_O)        0.046     1.670 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.670    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.107     1.088    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.203ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.360ns,  Total Violation       -0.551ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.124ns (5.253%)  route 2.237ns (94.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        2.237     7.237    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.361 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     7.361    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X37Y13         FDRE                                         f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.570    11.570    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X37Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.035    11.535    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.029    11.564    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        1.849ns  (logic 0.000ns (0.000%)  route 1.849ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.849     6.849    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X24Y15         SRL16E                                       f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.035    11.454    
    SLICE_X24Y15         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.410    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 0.704ns (13.852%)  route 4.378ns (86.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X22Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/Q
                         net (fo=4, routed)           3.040     5.155    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-8]
    SLICE_X16Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2/O
                         net (fo=1, routed)           1.338     6.617    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.741 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_1/O
                         net (fo=1, routed)           0.000     6.741    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[9]
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.035    11.457    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    11.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.090ns (21.570%)  route 3.963ns (78.430%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.649     1.649    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X23Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.419     2.068 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          2.019     4.087    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_sfixed[-2]
    SLICE_X17Y18         LUT6 (Prop_lut6_I3_O)        0.299     4.386 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2/O
                         net (fo=1, routed)           0.669     5.055    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2_n_0
    SLICE_X16Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.179 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_1/O
                         net (fo=8, routed)           0.608     5.787    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_electricBrake
    SLICE_X15Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.911 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_2/O
                         net (fo=1, routed)           0.667     6.578    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_2_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.702    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[0]
    SLICE_X15Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    11.491    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/C
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.035    11.456    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)        0.031    11.487    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.766ns (15.855%)  route 4.065ns (84.145%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/Q
                         net (fo=4, routed)           2.868     5.045    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-5]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.169 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2/O
                         net (fo=1, routed)           1.197     6.366    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.490 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_1/O
                         net (fo=1, routed)           0.000     6.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[12]
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.035    11.454    
    SLICE_X19Y19         FDRE (Setup_fdre_C_D)        0.029    11.483    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.766ns (15.993%)  route 4.023ns (84.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-7]/Q
                         net (fo=4, routed)           2.698     4.875    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-7]
    SLICE_X14Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.999 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_2/O
                         net (fo=1, routed)           1.326     6.324    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.448 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_1/O
                         net (fo=1, routed)           0.000     6.448    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[10]
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.035    11.457    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.029    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.766ns (16.964%)  route 3.749ns (83.036%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/Q
                         net (fo=4, routed)           2.559     4.747    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-15]
    SLICE_X19Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_3/O
                         net (fo=1, routed)           1.190     6.061    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_3_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.185 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.185    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[2]
    SLICE_X20Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.488    11.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X20Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X20Y19         FDRE (Setup_fdre_C_D)        0.077    11.530    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.766ns (17.393%)  route 3.638ns (82.607%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/Q
                         net (fo=4, routed)           2.445     4.633    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-14]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.757 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_3/O
                         net (fo=1, routed)           1.193     5.950    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_3_n_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.074 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000     6.074    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[3]
    SLICE_X18Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/C
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X18Y18         FDRE (Setup_fdre_C_D)        0.031    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.766ns (17.650%)  route 3.574ns (82.350%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/Q
                         net (fo=4, routed)           2.562     4.739    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-6]
    SLICE_X17Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.863 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[11]_i_2/O
                         net (fo=1, routed)           1.012     5.875    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[11]_i_2_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124     5.999 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[11]_i_1/O
                         net (fo=1, routed)           0.000     5.999    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[11]
    SLICE_X18Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.483    11.483    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]/C
                         clock pessimism              0.000    11.483    
                         clock uncertainty           -0.035    11.448    
    SLICE_X18Y25         FDRE (Setup_fdre_C_D)        0.029    11.477    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.842ns (19.738%)  route 3.424ns (80.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        1.649     1.649    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X23Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.419     2.068 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          2.019     4.087    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_sfixed[-2]
    SLICE_X17Y18         LUT6 (Prop_lut6_I3_O)        0.299     4.386 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2/O
                         net (fo=1, routed)           0.669     5.055    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2_n_0
    SLICE_X16Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.179 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_1/O
                         net (fo=8, routed)           0.736     5.915    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[129]
    SLICE_X24Y19         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.484    11.484    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y19         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/CLK
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.035    11.449    
    SLICE_X24Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    11.397    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  5.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.360ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.614     0.614    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X24Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X24Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.974    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.191ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.701%)  route 0.744ns (94.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.744     0.744    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.789 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.789    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X37Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.854     0.854    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X37Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.035     0.889    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.091     0.980    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.112%)  route 0.212ns (47.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-2]/Q
                         net (fo=3, routed)           0.161     0.852    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PIDout[-2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.897 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[15]_i_2/O
                         net (fo=1, routed)           0.051     0.948    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[15]_i_2_n_0
    SLICE_X19Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.993 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[15]_i_1/O
                         net (fo=1, routed)           0.000     0.993    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[15]
    SLICE_X19Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[15]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.091     0.942    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.254ns (54.568%)  route 0.211ns (45.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X16Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[3]/Q
                         net (fo=2, routed)           0.113     0.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_position[3]
    SLICE_X18Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.877 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_2/O
                         net (fo=1, routed)           0.099     0.975    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_2_n_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.020 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[3]
    SLICE_X18Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.092     0.949    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.637%)  route 0.270ns (56.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.548     0.548    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X20Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-11]/Q
                         net (fo=3, routed)           0.270     0.982    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_vectorPosition[-11]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.027 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.027    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[6]
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X19Y19         FDRE (Hold_fdre_C_D)         0.092     0.948    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.206%)  route 0.359ns (71.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/CLK
    SLICE_X17Y15         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_V_reg[0]/Q
                         net (fo=9, routed)           0.359     1.058    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[136]
    SLICE_X24Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8/CLK
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X24Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.959    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.127%)  route 0.287ns (57.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.548     0.548    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/CLK
    SLICE_X20Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_position/pid_out_reg[-1]/Q
                         net (fo=3, routed)           0.287     0.999    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_vectorPosition[-1]
    SLICE_X18Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.044 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[16]_i_1/O
                         net (fo=1, routed)           0.000     1.044    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[16]
    SLICE_X18Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[16]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X18Y25         FDRE (Hold_fdre_C_D)         0.092     0.942    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.687%)  route 0.408ns (71.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X20Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[7]/Q
                         net (fo=5, routed)           0.408     1.121    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[100]
    SLICE_X30Y18         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y18         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X30Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.974    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.657%)  route 0.408ns (71.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X16Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-1]/Q
                         net (fo=3, routed)           0.408     1.122    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[91]
    SLICE_X20Y20         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X20Y20         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X20Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.962    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][119]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.239%)  route 0.475ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=4256, routed)        0.547     0.547    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X23Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          0.475     1.149    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[119]
    SLICE_X34Y25         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][119]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][119]_srl8/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     0.980    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][119]_srl8
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        2.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.605ns (10.823%)  route 4.985ns (89.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.545     8.567    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[0]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X18Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.605ns (10.823%)  route 4.985ns (89.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.545     8.567    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[5]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X18Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.605ns (10.823%)  route 4.985ns (89.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.545     8.567    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[7]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X18Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.605ns (11.027%)  route 4.882ns (88.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.442     8.464    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.605ns (11.027%)  route 4.882ns (88.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.442     8.464    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.605ns (11.027%)  route 4.882ns (88.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.442     8.464    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.605ns (11.027%)  route 4.882ns (88.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.442     8.464    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.901ns (33.974%)  route 3.694ns (66.026%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.224     5.631    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.124     5.755 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.672     6.427    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.117     6.544 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.824     7.368    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X13Y54         LUT4 (Prop_lut4_I0_O)        0.326     7.694 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.974     8.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]/C
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.154    11.336    
    SLICE_X21Y52         FDRE (Setup_fdre_C_CE)      -0.413    10.923    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.605ns (11.126%)  route 4.833ns (88.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.393     8.415    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.605ns (11.127%)  route 4.832ns (88.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.669     2.977    ebit_z7010_top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ebit_z7010_top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.440     5.873    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARESETN
    SLICE_X20Y64         LUT1 (Prop_lut1_I0_O)        0.149     6.022 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1/O
                         net (fo=106, routed)         2.392     8.414    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[0]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.154    11.360    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.660    10.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.677%)  route 0.295ns (61.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.567     0.908    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y48          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=13, routed)          0.295     1.343    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARADDR[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I0_O)        0.045     1.388 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.388    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr[3]_i_1_n_0
    SLICE_X8Y56          FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.833     0.833    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X8Y56          FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.154     0.987    
    SLICE_X8Y56          FDSE (Hold_fdse_C_D)         0.120     1.107    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.006%)  route 0.274ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.274     1.317    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[1]
    SLICE_X20Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X20Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.052     1.035    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.532%)  route 0.306ns (68.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.306     1.350    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[14]
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.072     1.056    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.912%)  route 0.315ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.315     1.359    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[4]
    SLICE_X20Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X20Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.052     1.036    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.149%)  route 0.346ns (67.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.558     0.899    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.346     1.409    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[0]
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.070     1.054    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.838%)  route 0.450ns (76.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.450     1.494    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[15]
    SLICE_X20Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X20Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.088     1.071    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.843%)  route 0.196ns (58.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.196     1.241    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[6]
    SLICE_X20Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X20Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.063     0.814    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.147%)  route 0.249ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.249     1.295    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[7]
    SLICE_X20Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X20Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/C
                         clock pessimism             -0.233     0.596    
                         clock uncertainty            0.154     0.750    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.063     0.813    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.546%)  route 0.213ns (56.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.213     1.278    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[10]
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/C
                         clock pessimism             -0.254     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.066     0.796    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.850%)  route 0.507ns (73.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.567     0.908    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y48          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=13, routed)          0.507     1.555    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARADDR[0]
    SLICE_X10Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.600 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr[2]_i_1_n_0
    SLICE_X10Y57         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.832     0.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X10Y57         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[2]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.154     0.986    
    SLICE_X10Y57         FDSE (Hold_fdse_C_D)         0.120     1.106    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.215%)  route 3.513ns (79.785%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           1.294     3.486    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.610 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6/O
                         net (fo=1, routed)           0.491     4.101    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6_n_0
    SLICE_X18Y54         LUT4 (Prop_lut4_I0_O)        0.124     4.225 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2/O
                         net (fo=1, routed)           0.733     4.958    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.082 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.995     6.077    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.491    12.683    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.154    12.529    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.047    12.482    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.145ns (31.709%)  route 2.466ns (68.291%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X6Y61          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.444     2.589    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.295     2.884 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.154     3.038    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     3.162 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.313     3.475    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.124     3.599 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.543     4.142    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.266 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.012     5.278    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.589    12.781    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.000    12.781    
                         clock uncertainty           -0.154    12.627    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.744    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.890ns (20.047%)  route 3.550ns (79.953%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     1.673    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.749     2.940    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[47]
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.064 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6/O
                         net (fo=1, routed)           1.028     4.092    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6_n_0
    SLICE_X20Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.216 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2/O
                         net (fo=1, routed)           0.896     5.112    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.124     5.236 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.876     6.113    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X14Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.501    12.693    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.115    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)       -0.067    12.587    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.890ns (20.829%)  route 3.383ns (79.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           1.005     3.197    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X19Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.321 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_6/O
                         net (fo=1, routed)           1.382     4.703    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_6_n_0
    SLICE_X12Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.827 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2/O
                         net (fo=1, routed)           0.597     5.424    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.548 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.399     5.947    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X11Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.000    12.689    
                         clock uncertainty           -0.154    12.535    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.061    12.474    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.402ns (32.077%)  route 2.969ns (67.923%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X6Y60          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/Q
                         net (fo=7, routed)           0.691     2.877    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.157     3.034 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9/O
                         net (fo=1, routed)           0.688     3.722    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9_n_0
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.355     4.077 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=1, routed)           0.263     4.340    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     4.464 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.662     5.125    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I0_O)        0.124     5.249 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.665     5.915    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.039 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     6.039    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.493    12.685    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X7Y61          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.149    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.029    12.709    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.843%)  route 3.184ns (78.157%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     1.673    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.733     2.924    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[57]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.048 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6/O
                         net (fo=1, routed)           1.187     4.235    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6_n_0
    SLICE_X18Y54         LUT4 (Prop_lut4_I0_O)        0.124     4.359 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2/O
                         net (fo=1, routed)           0.626     4.986    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.110 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.638     5.747    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X11Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.000    12.689    
                         clock uncertainty           -0.154    12.535    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.081    12.454    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.402ns (32.012%)  route 2.978ns (67.988%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X6Y60          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/Q
                         net (fo=7, routed)           0.691     2.877    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.157     3.034 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9/O
                         net (fo=1, routed)           0.688     3.722    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9_n_0
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.355     4.077 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=1, routed)           0.263     4.340    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     4.464 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.662     5.125    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I0_O)        0.124     5.249 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.674     5.924    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I2_O)        0.124     6.048 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.048    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.494    12.686    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X6Y59          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.149    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.079    12.760    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.916ns (21.645%)  route 3.316ns (78.355%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.663     1.663    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518     2.181 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.960     3.141    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[48]
    SLICE_X19Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.265 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_5/O
                         net (fo=1, routed)           1.122     4.387    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_5_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.511 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=2, routed)           1.234     5.745    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.150     5.895 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     5.895    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X11Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.154    12.545    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.075    12.620    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.856ns (19.753%)  route 3.477ns (80.247%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.958     3.088    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[33]
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5/O
                         net (fo=1, routed)           1.315     4.527    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.651 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           1.204     5.855    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.007 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     6.007    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X11Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.115    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.075    12.735    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.704ns (17.500%)  route 3.319ns (82.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     1.673    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           1.335     3.464    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[43]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.124     3.588 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_4/O
                         net (fo=1, routed)           1.017     4.605    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I4_O)        0.124     4.729 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           0.967     5.696    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X21Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.490    12.682    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.154    12.528    
    SLICE_X21Y50         FDRE (Setup_fdre_C_D)       -0.081    12.447    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  6.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.567ns (31.979%)  route 1.206ns (68.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499     1.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.367     1.866 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.523     2.390    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.100     2.490 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           0.354     2.843    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I3_O)        0.100     2.943 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.329     3.272    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X21Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     2.981    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                         clock pessimism             -0.149     2.832    
                         clock uncertainty            0.154     2.987    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.196     3.183    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.535%)  route 0.551ns (68.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X10Y56         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.163     0.891    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[55]
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3/O
                         net (fo=1, routed)           0.265     1.201    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.246 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.123     1.369    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X13Y57         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y57         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism             -0.253     0.949    
                         clock uncertainty            0.154     1.103    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.075     1.178    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.618ns (30.754%)  route 1.391ns (69.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.490     1.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y56         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.418     1.908 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.807     2.715    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X13Y56         LUT6 (Prop_lut6_I2_O)        0.100     2.815 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=1, routed)           0.584     3.399    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.100     3.499 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000     3.499    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X7Y56          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.670     2.978    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y56          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism             -0.114     2.864    
                         clock uncertainty            0.154     3.018    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.269     3.287    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.231ns (26.533%)  route 0.640ns (73.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X9Y54          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.301     1.005    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[52]
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.045     1.050 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_5/O
                         net (fo=1, routed)           0.339     1.389    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_5_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.434 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           0.000     1.434    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y57          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism             -0.234     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.092     1.214    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.254ns (22.700%)  route 0.865ns (77.300%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.469     1.193    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[42]
    SLICE_X20Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.238 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.396     1.634    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2_n_0
    SLICE_X21Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.679 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.000     1.679    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X21Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.091     1.445    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.341ns (36.619%)  route 0.590ns (63.381%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y55         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.136     0.835    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[60]
    SLICE_X21Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.880 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_6/O
                         net (fo=1, routed)           0.355     1.235    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_6_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I0_O)        0.043     1.278 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.099     1.377    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I2_O)        0.112     1.489 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.000     1.489    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X11Y56         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y56         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/C
                         clock pessimism             -0.234     0.969    
                         clock uncertainty            0.154     1.123    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.091     1.214    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.254ns (27.953%)  route 0.655ns (72.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.136     0.860    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[40]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.905 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_5/O
                         net (fo=1, routed)           0.256     1.161    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_5_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.206 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           0.263     1.468    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.831     1.201    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                         clock pessimism             -0.233     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.066     1.188    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.299ns (24.975%)  route 0.898ns (75.025%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.228     0.951    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[47]
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6/O
                         net (fo=1, routed)           0.349     1.345    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6_n_0
    SLICE_X20Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.390 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2/O
                         net (fo=1, routed)           0.321     1.712    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.000     1.757    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X20Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.829     1.199    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.120     1.473    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.319%)  route 0.681ns (74.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X11Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.194     0.900    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[51]
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.945 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_5/O
                         net (fo=1, routed)           0.277     1.221    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_5_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.266 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           0.211     1.477    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y57          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                         clock pessimism             -0.234     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.070     1.192    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.299ns (32.547%)  route 0.620ns (67.453%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X6Y61          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.131     0.857    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X7Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.902 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.285     1.187    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I1_O)        0.045     1.232 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.203     1.435    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_2
    SLICE_X7Y61          LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.480    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.831     1.201    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X7Y61          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism             -0.256     0.945    
                         clock uncertainty            0.154     1.099    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.091     1.190    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       78.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.185ns  (logic 0.518ns (43.707%)  route 0.667ns (56.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.667     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X27Y1          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 78.722    

Slack (MET) :             78.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X17Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X19Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X19Y3          FDCE (Setup_fdce_C_D)       -0.268    79.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 78.724    

Slack (MET) :             78.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.869%)  route 0.456ns (52.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X17Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.456     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X19Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X19Y3          FDCE (Setup_fdce_C_D)       -0.268    79.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.732    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 78.857    

Slack (MET) :             78.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.033ns  (logic 0.518ns (50.135%)  route 0.515ns (49.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X24Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.515     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X27Y1          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 78.872    

Slack (MET) :             78.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.448%)  route 0.464ns (52.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.464     0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X28Y2          FDCE (Setup_fdce_C_D)       -0.219    79.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.781    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 78.898    

Slack (MET) :             78.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.171%)  route 0.511ns (52.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.511     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 78.938    

Slack (MET) :             79.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.039%)  route 0.437ns (48.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X17Y3          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.437     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X18Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X18Y3          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 79.012    

Slack (MET) :             79.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.800%)  route 0.478ns (51.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X17Y3          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.478     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X20Y3          FDCE (Setup_fdce_C_D)       -0.047    79.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 79.019    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        8.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.123ns  (logic 0.478ns (42.575%)  route 0.645ns (57.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.645     1.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X26Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y2          FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.554%)  route 0.668ns (59.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X19Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.668     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X16Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y3          FDCE (Setup_fdce_C_D)       -0.056     9.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.114%)  route 0.605ns (53.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X20Y3          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.605     1.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X16Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y3          FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.947ns  (logic 0.419ns (44.223%)  route 0.528ns (55.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.528     0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X24Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y2          FDCE (Setup_fdce_C_D)       -0.215     9.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.108ns  (logic 0.518ns (46.764%)  route 0.590ns (53.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y1          FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.512%)  route 0.592ns (56.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X19Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.592     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X17Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y3          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.008%)  route 0.456ns (49.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X18Y3          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X17Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y3          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.193%)  route 0.401ns (46.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.401     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X24Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y2          FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  9.096    

Slack (MET) :             38.226ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.853ns  (logic 0.580ns (31.295%)  route 1.273ns (68.705%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.273     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124     1.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X38Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y1          FDRE (Setup_fdre_C_D)        0.079    40.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.079    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 38.226    

Slack (MET) :             38.499ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.580ns  (logic 0.580ns (36.707%)  route 1.000ns (63.293%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.000     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X32Y0          LUT4 (Prop_lut4_I3_O)        0.124     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X32Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y0          FDRE (Setup_fdre_C_D)        0.079    40.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.079    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                 38.499    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.273ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.204ns  (logic 0.571ns (17.821%)  route 2.633ns (82.179%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.662    47.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.120    48.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           1.302    49.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.327    49.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    49.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.478    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.029    85.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.920    
                         arrival time                         -49.647    
  -------------------------------------------------------------------
                         slack                                 36.273    

Slack (MET) :             36.341ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.110ns  (logic 0.372ns (11.963%)  route 2.738ns (88.037%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.408    49.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.124    49.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    49.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.478    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)        0.077    85.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.893    
                         arrival time                         -49.552    
  -------------------------------------------------------------------
                         slack                                 36.341    

Slack (MET) :             36.376ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.074ns  (logic 0.372ns (12.101%)  route 2.702ns (87.899%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.372    49.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.124    49.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    49.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.478    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X34Y0          FDRE (Setup_fdre_C_D)        0.077    85.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         85.893    
                         arrival time                         -49.517    
  -------------------------------------------------------------------
                         slack                                 36.376    

Slack (MET) :             36.390ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.064ns  (logic 0.372ns (12.140%)  route 2.692ns (87.860%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.362    49.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.124    49.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    49.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.478    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X34Y0          FDRE (Setup_fdre_C_D)        0.081    85.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.897    
                         arrival time                         -49.507    
  -------------------------------------------------------------------
                         slack                                 36.390    

Slack (MET) :             36.443ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.035ns  (logic 0.695ns (22.901%)  route 2.340ns (77.099%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.662    47.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.120    48.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.847    48.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.327    49.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.162    49.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I5_O)        0.124    49.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    49.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X36Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X36Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.478    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X36Y0          FDRE (Setup_fdre_C_D)        0.029    85.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.920    
                         arrival time                         -49.478    
  -------------------------------------------------------------------
                         slack                                 36.443    

Slack (MET) :             36.547ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.905ns  (logic 0.372ns (12.805%)  route 2.533ns (87.195%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.203    49.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.124    49.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    49.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.478    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)        0.079    85.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         85.895    
                         arrival time                         -49.348    
  -------------------------------------------------------------------
                         slack                                 36.547    

Slack (MET) :             36.555ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.898ns  (logic 0.372ns (12.838%)  route 2.526ns (87.162%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.196    49.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.124    49.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    49.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.478    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)        0.079    85.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         85.895    
                         arrival time                         -49.340    
  -------------------------------------------------------------------
                         slack                                 36.555    

Slack (MET) :             36.844ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.611ns  (logic 0.372ns (14.250%)  route 2.239ns (85.750%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 85.493 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.909    48.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.124    49.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    49.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.478    85.970    
                         clock uncertainty           -0.154    85.816    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)        0.081    85.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.897    
                         arrival time                         -49.053    
  -------------------------------------------------------------------
                         slack                                 36.844    

Slack (MET) :             36.967ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.512ns  (logic 0.372ns (14.807%)  route 2.140ns (85.193%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.661    47.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    48.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.811    48.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I2_O)        0.124    48.955 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    48.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X36Y2          FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.478    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.031    85.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.922    
                         arrival time                         -48.955    
  -------------------------------------------------------------------
                         slack                                 36.967    

Slack (MET) :             37.369ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.110ns  (logic 0.248ns (11.751%)  route 1.862ns (88.249%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.443ns = ( 46.443 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.524    46.443 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.669    47.112    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.236 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.193    48.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X41Y6          LUT3 (Prop_lut3_I1_O)        0.124    48.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000    48.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X41Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X41Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.478    86.045    
                         clock uncertainty           -0.154    85.891    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)        0.031    85.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         85.922    
                         arrival time                         -48.553    
  -------------------------------------------------------------------
                         slack                                 37.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.135ns (18.880%)  route 0.580ns (81.120%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.331     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.059     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.369     2.248    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.091     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.090ns (11.606%)  route 0.685ns (88.394%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.495     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X41Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     2.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X41Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X41Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.369     2.249    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.092     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.206ns (22.809%)  route 0.697ns (77.191%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.051     2.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.192     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.110     2.959 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X36Y2          FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.369     2.248    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.092     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.135ns (12.911%)  route 0.911ns (87.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.406     3.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.045     3.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.369     2.221    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.135ns (12.293%)  route 0.963ns (87.707%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.458     3.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.045     3.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.369     2.221    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.135ns (11.951%)  route 0.995ns (88.049%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.490     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.045     3.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.369     2.221    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.251ns (22.139%)  route 0.883ns (77.861%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.051     2.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.319     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.110     3.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.059     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I5_O)        0.045     3.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X36Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X36Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.369     2.248    
    SLICE_X36Y0          FDRE (Hold_fdre_C_D)         0.091     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.135ns (11.276%)  route 1.062ns (88.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.557     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.045     3.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.369     2.221    
    SLICE_X34Y0          FDRE (Hold_fdre_C_D)         0.121     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.135ns (11.229%)  route 1.067ns (88.771%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.562     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.045     3.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.369     2.221    
    SLICE_X34Y0          FDRE (Hold_fdre_C_D)         0.120     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.135ns (11.115%)  route 1.080ns (88.885%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.563     1.889    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.167     2.056 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.190     2.246    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.291 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.315     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.575     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.045     3.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.369     2.221    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.929    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.506%)  route 2.008ns (81.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.008     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X33Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.506%)  route 2.008ns (81.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.008     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X33Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y7          FDPE (Recov_fdpe_C_PRE)     -0.359    12.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X34Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X34Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X34Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.337%)  route 2.031ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.031     5.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X34Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  6.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X20Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X20Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X20Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X20Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X20Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X20Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.906ns  (logic 0.524ns (57.824%)  route 0.382ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 85.268 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.382    46.825    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y3          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.500    85.268    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y3          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.592    85.860    
                         clock uncertainty           -0.154    85.706    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.361    85.345    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         85.345    
                         arrival time                         -46.825    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.906ns  (logic 0.524ns (57.824%)  route 0.382ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 85.268 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.382    46.825    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y3          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.500    85.268    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y3          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.592    85.860    
                         clock uncertainty           -0.154    85.706    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.361    85.345    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         85.345    
                         arrival time                         -46.825    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.906ns  (logic 0.524ns (57.824%)  route 0.382ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 85.268 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.382    46.825    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y3          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.500    85.268    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y3          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.592    85.860    
                         clock uncertainty           -0.154    85.706    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.361    85.345    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         85.345    
                         arrival time                         -46.825    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.906ns  (logic 0.524ns (57.824%)  route 0.382ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 85.268 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.382    46.825    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y3          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.500    85.268    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y3          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.592    85.860    
                         clock uncertainty           -0.154    85.706    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.361    85.345    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         85.345    
                         arrival time                         -46.825    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.562ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.906ns  (logic 0.524ns (57.824%)  route 0.382ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 85.268 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.382    46.825    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y3          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.500    85.268    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y3          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.592    85.860    
                         clock uncertainty           -0.154    85.706    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.319    85.387    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         85.387    
                         arrival time                         -46.825    
  -------------------------------------------------------------------
                         slack                                 38.562    

Slack (MET) :             38.562ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.906ns  (logic 0.524ns (57.824%)  route 0.382ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 85.268 - 80.000 ) 
    Source Clock Delay      (SCD):    5.919ns = ( 45.919 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456    43.437 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707    44.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.245 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.674    45.919    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.524    46.443 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.382    46.825    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y3          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.500    85.268    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y3          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.592    85.860    
                         clock uncertainty           -0.154    85.706    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.319    85.387    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         85.387    
                         arrival time                         -46.825    
  -------------------------------------------------------------------
                         slack                                 38.562    

Slack (MET) :             75.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.147ns (26.314%)  route 3.212ns (73.686%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707     4.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.245 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     6.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.060     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     9.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.355     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621    10.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.615    86.183    
                         clock uncertainty           -0.154    86.029    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.361    85.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         85.668    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 75.142    

Slack (MET) :             75.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.147ns (26.314%)  route 3.212ns (73.686%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707     4.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.245 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     6.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.060     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     9.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.355     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621    10.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.615    86.183    
                         clock uncertainty           -0.154    86.029    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.361    85.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         85.668    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 75.142    

Slack (MET) :             75.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.147ns (26.803%)  route 3.132ns (73.197%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707     4.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.245 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     6.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.060     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     9.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.355     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542    10.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.615    86.183    
                         clock uncertainty           -0.154    86.029    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    85.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         85.624    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 75.178    

Slack (MET) :             75.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.147ns (26.803%)  route 3.132ns (73.197%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 85.568 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.707     4.144    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.245 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X34Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     6.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.060     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     9.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.355     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542    10.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.367    83.058 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.618    83.676    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.767 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.900    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.615    86.183    
                         clock uncertainty           -0.154    86.029    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    85.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         85.624    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 75.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X24Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.631     1.956    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X24Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.631     1.956    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.631     1.956    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.631     1.956    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.631     1.956    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.631     1.956    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X25Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.628     1.959    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X25Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.628     1.959    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X25Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.628     1.959    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.259     1.300    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.326 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X25Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3639, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.292     1.667    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.696 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.628     1.959    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.406    





