#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 19 17:48:17 2018
# Process ID: 7968
# Current directory: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.runs/synth_1
# Command line: vivado.exe -log risc_cpu_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source risc_cpu_8.tcl
# Log file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.runs/synth_1/risc_cpu_8.vds
# Journal file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source risc_cpu_8.tcl -notrace
Command: synth_design -top risc_cpu_8 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7616 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 343.246 ; gain = 101.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'risc_cpu_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_cpu_8.vhd:23]
INFO: [Synth 8-3491] module 'datapath_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/datapath_8.vhd:4' bound to instance 'datapath_8_component' of component 'datapath_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_cpu_8.vhd:86]
INFO: [Synth 8-638] synthesizing module 'datapath_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/datapath_8.vhd:23]
INFO: [Synth 8-3491] module 'alu_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/alu_8.vhd:4' bound to instance 'alu_component' of component 'alu_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/datapath_8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'alu_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/alu_8.vhd:15]
INFO: [Synth 8-3491] module 'adder_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/adder_8.vhd:4' bound to instance 'adder_8_component' of component 'adder_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/alu_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'adder_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/adder_8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'adder_8' (1#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/adder_8.vhd:14]
INFO: [Synth 8-3491] module 'logic_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/logic_8.vhd:4' bound to instance 'logic_8_component' of component 'logic_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/alu_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'logic_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/logic_8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'logic_8' (2#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/logic_8.vhd:14]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_4_1.vhd:4' bound to instance 'mux_4_1_component' of component 'mux_4_1' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/alu_8.vhd:73]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_4_1.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_4_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (3#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_4_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu_8' (4#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/alu_8.vhd:15]
INFO: [Synth 8-3491] module 'memory_8_4' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:4' bound to instance 'memory_8_4_component' of component 'memory_8_4' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/datapath_8.vhd:78]
INFO: [Synth 8-638] synthesizing module 'memory_8_4' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:20]
INFO: [Synth 8-3491] module 'register_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/register_8.vhd:4' bound to instance 'register_8_a' of component 'register_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:50]
INFO: [Synth 8-638] synthesizing module 'register_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/register_8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'register_8' (5#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/register_8.vhd:14]
INFO: [Synth 8-3491] module 'register_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/register_8.vhd:4' bound to instance 'register_8_b' of component 'register_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:59]
INFO: [Synth 8-3491] module 'register_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/register_8.vhd:4' bound to instance 'register_8_c' of component 'register_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:68]
INFO: [Synth 8-3491] module 'register_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/register_8.vhd:4' bound to instance 'register_8_d' of component 'register_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:77]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_4_1.vhd:4' bound to instance 'mux_4_1_a' of component 'mux_4_1' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:86]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_4_1.vhd:4' bound to instance 'mux_4_1_b' of component 'mux_4_1' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'memory_8_4' (6#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/memory_8_4.vhd:20]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_2_1.vhd:4' bound to instance 'mux_2_1_component' of component 'mux_2_1' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/datapath_8.vhd:93]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_2_1.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_2_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (7#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/mux_2_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'datapath_8' (8#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/datapath_8.vhd:23]
INFO: [Synth 8-3491] module 'risc_controller_8' declared at 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:5' bound to instance 'risc_controller_8_component' of component 'risc_controller_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_cpu_8.vhd:104]
INFO: [Synth 8-638] synthesizing module 'risc_controller_8' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'risc_controller_8' (9#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'risc_cpu_8' (10#1) [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_cpu_8.vhd:23]
WARNING: [Synth 8-3331] design risc_controller_8 has unconnected port carry_out
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 395.563 ; gain = 153.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 395.563 ; gain = 153.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 395.563 ; gain = 153.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'risc_controller_8'
INFO: [Synth 8-5544] ROM "operation_debug" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_in_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_in_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:418]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                            00001 |                              000
   st_decode_and_execute |                            00010 |                              001
     st_wait_for_execute |                            00100 |                              100
              st_execute |                            01000 |                              011
st_wait_for_decode_and_execute |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'one-hot' in module 'risc_controller_8'
WARNING: [Synth 8-327] inferring latch for variable 'carry_in_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'data_in_sel_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'alu_sel_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'a_enable_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'b_enable_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'c_enable_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'd_enable_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'data_a_sel_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'data_b_sel_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'state_debug_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'pc_increment_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'pc_reset_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'operation_debug_reg' [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 395.563 ; gain = 153.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	  16 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module mux_4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module register_8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mux_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module risc_controller_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	  16 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element risc_controller_8_component/pc_reg was removed.  [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:418]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/sources_1/new/risc_controller_8.vhd:94]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     8|
|4     |LUT3  |    13|
|5     |LUT4  |    11|
|6     |LUT5  |    19|
|7     |LUT6  |    36|
|8     |FDRE  |    40|
|9     |FDR_1 |     4|
|10    |FDS_1 |     1|
|11    |LD    |     5|
|12    |LDC   |     8|
|13    |LDCP  |     8|
|14    |IBUF  |    10|
|15    |OBUF  |    23|
+------+------+------+

Report Instance Areas: 
+------+------------------------------+------------------+------+
|      |Instance                      |Module            |Cells |
+------+------------------------------+------------------+------+
|1     |top                           |                  |   189|
|2     |  datapath_8_component        |datapath_8        |    69|
|3     |    memory_8_4_component      |memory_8_4        |    69|
|4     |      register_8_a            |register_8        |     8|
|5     |      register_8_b            |register_8_0      |     8|
|6     |      register_8_c            |register_8_1      |    45|
|7     |      register_8_d            |register_8_2      |     8|
|8     |  risc_controller_8_component |risc_controller_8 |    86|
+------+------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 568.371 ; gain = 326.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR_1 => FDRE (inverted pins: C): 4 instances
  FDS_1 => FDSE (inverted pins: C): 1 instances
  LD => LDCE: 5 instances
  LDC => LDCE: 8 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 669.313 ; gain = 439.441
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.runs/synth_1/risc_cpu_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file risc_cpu_8_utilization_synth.rpt -pb risc_cpu_8_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 669.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 17:48:43 2018...
