Analysis & Synthesis report for Practica6
Mon Nov  3 14:36:29 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ALTSYNCRAM:RAM_2|altsyncram_4tm3:auto_generated
 15. Parameter Settings for User Entity Instance: ALTSYNCRAM:RAM_2
 16. Parameter Settings for Inferred Entity Instance: micro68HC11:micro|lpm_mult:Mult0
 17. altsyncram Parameter Settings by Entity Instance
 18. lpm_mult Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov  3 14:36:29 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; Practica6                                       ;
; Top-level Entity Name              ; Practica6                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 469                                             ;
;     Total combinational functions  ; 434                                             ;
;     Dedicated logic registers      ; 155                                             ;
; Total registers                    ; 155                                             ;
; Total pins                         ; 143                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288                                         ;
; Embedded Multiplier 9-bit elements ; 1                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Practica6          ; Practica6          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------+---------+
; micro68HC11.vhd                  ; yes             ; User VHDL File                        ; /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd                   ;         ;
; Practica6.bdf                    ; yes             ; User Block Diagram/Schematic File     ; /home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf                     ;         ;
; memoria.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/martin/Documents/arquitectura/practicas/Practica6/memoria.hex                       ;         ;
; divider.vhd                      ; yes             ; User VHDL File                        ; /home/martin/Documents/arquitectura/practicas/Practica6/divider.vhd                       ;         ;
; mux_mem.vhd                      ; yes             ; User VHDL File                        ; /home/martin/Documents/arquitectura/practicas/Practica6/mux_mem.vhd                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4tm3.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf            ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction           ; /home/martin/Documents/arquitectura/practicas/Practica6/db/decode_rsa.tdf                 ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction           ; /home/martin/Documents/arquitectura/practicas/Practica6/db/decode_k8a.tdf                 ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction           ; /home/martin/Documents/arquitectura/practicas/Practica6/db/mux_bnb.tdf                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_aat.tdf                  ; yes             ; Auto-Generated Megafunction           ; /home/martin/Documents/arquitectura/practicas/Practica6/db/mult_aat.tdf                   ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 469                      ;
;                                             ;                          ;
; Total combinational functions               ; 434                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 206                      ;
;     -- 3 input functions                    ; 117                      ;
;     -- <=2 input functions                  ; 111                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 325                      ;
;     -- arithmetic mode                      ; 109                      ;
;                                             ;                          ;
; Total registers                             ; 155                      ;
;     -- Dedicated logic registers            ; 155                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 143                      ;
; Total memory bits                           ; 524288                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; divider:inst1|cuenta[22] ;
; Maximum fan-out                             ; 193                      ;
; Total fan-out                               ; 3471                     ;
; Average fan-out                             ; 3.69                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; |Practica6                             ; 434 (1)             ; 155 (0)                   ; 524288      ; 1            ; 1       ; 0         ; 143  ; 0            ; |Practica6                                                                          ; Practica6       ; work         ;
;    |altsyncram:RAM_2|                  ; 48 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|altsyncram:RAM_2                                                         ; altsyncram      ; work         ;
;       |altsyncram_4tm3:auto_generated| ; 48 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|altsyncram:RAM_2|altsyncram_4tm3:auto_generated                          ; altsyncram_4tm3 ; work         ;
;          |decode_k8a:rden_decode_a|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|altsyncram:RAM_2|altsyncram_4tm3:auto_generated|decode_k8a:rden_decode_a ; decode_k8a      ; work         ;
;          |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|altsyncram:RAM_2|altsyncram_4tm3:auto_generated|decode_rsa:decode2       ; decode_rsa      ; work         ;
;          |mux_bnb:mux4|                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|altsyncram:RAM_2|altsyncram_4tm3:auto_generated|mux_bnb:mux4             ; mux_bnb         ; work         ;
;    |divider:inst1|                     ; 39 (39)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|divider:inst1                                                            ; divider         ; work         ;
;    |micro68HC11:micro|                 ; 343 (343)           ; 124 (124)                 ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Practica6|micro68HC11:micro                                                        ; micro68HC11     ; work         ;
;       |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Practica6|micro68HC11:micro|lpm_mult:Mult0                                         ; lpm_mult        ; work         ;
;          |mult_aat:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Practica6|micro68HC11:micro|lpm_mult:Mult0|mult_aat:auto_generated                 ; mult_aat        ; work         ;
;    |mux_switches:inst2|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Practica6|mux_switches:inst2                                                       ; mux_switches    ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                      ;
+------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; memoria.hex ;
+------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------------------+----------------------------------------+
; Register name                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------+----------------------------------------+
; altsyncram:RAM_2|altsyncram_4tm3:auto_generated|address_reg_b[0..2] ; Stuck at GND due to stuck port data_in ;
; micro68HC11:micro|e_siguiente[3]                                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                               ;                                        ;
+---------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 155   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; micro68HC11:micro|nRW                   ; 9       ;
; micro68HC11:micro|estados[3]            ; 2       ;
; micro68HC11:micro|estados[2]            ; 4       ;
; micro68HC11:micro|estados[1]            ; 2       ;
; micro68HC11:micro|estados[0]            ; 2       ;
; micro68HC11:micro|PC[4]                 ; 6       ;
; micro68HC11:micro|PC[2]                 ; 6       ;
; micro68HC11:micro|SPH[7]                ; 3       ;
; micro68HC11:micro|SPH[6]                ; 3       ;
; micro68HC11:micro|SPH[5]                ; 3       ;
; micro68HC11:micro|SPH[4]                ; 3       ;
; micro68HC11:micro|SPH[3]                ; 3       ;
; micro68HC11:micro|SPH[2]                ; 3       ;
; micro68HC11:micro|SPH[1]                ; 3       ;
; micro68HC11:micro|SPH[0]                ; 3       ;
; Total number of inverted registers = 15 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Practica6|micro68HC11:micro|Data_out[6]    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Practica6|micro68HC11:micro|Dir[3]         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Practica6|micro68HC11:micro|Dir[4]         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Practica6|micro68HC11:micro|Dir[15]        ;
; 16:1               ; 10 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |Practica6|micro68HC11:micro|PC[0]          ;
; 17:1               ; 3 bits    ; 33 LEs        ; 9 LEs                ; 24 LEs                 ; Yes        ; |Practica6|micro68HC11:micro|PC[3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Practica6|micro68HC11:micro|B[7]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Practica6|micro68HC11:micro|SPH[3]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Practica6|micro68HC11:micro|A[5]           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |Practica6|micro68HC11:micro|PC[4]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Practica6|mux_switches:inst2|output_val[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for ALTSYNCRAM:RAM_2|altsyncram_4tm3:auto_generated ;
+---------------------------------+--------------------+------+----------+
; Assignment                      ; Value              ; From ; To       ;
+---------------------------------+--------------------+------+----------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -        ;
+---------------------------------+--------------------+------+----------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTSYNCRAM:RAM_2              ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 16                   ; Untyped        ;
; NUMWORDS_A                         ; 65536                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 16                   ; Untyped        ;
; NUMWORDS_B                         ; 65536                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; memoria.hex          ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4tm3      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: micro68HC11:micro|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance             ;
+-------------------------------------------+------------------+
; Name                                      ; Value            ;
+-------------------------------------------+------------------+
; Number of entity instances                ; 1                ;
; Entity Instance                           ; ALTSYNCRAM:RAM_2 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT  ;
;     -- WIDTH_A                            ; 8                ;
;     -- NUMWORDS_A                         ; 65536            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED     ;
;     -- WIDTH_B                            ; 8                ;
;     -- NUMWORDS_B                         ; 65536            ;
;     -- ADDRESS_REG_B                      ; CLOCK1           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE        ;
+-------------------------------------------+------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 1                                ;
; Entity Instance                       ; micro68HC11:micro|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 8                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 143                         ;
; cycloneiii_ff         ; 155                         ;
;     ENA               ; 70                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 51                          ;
; cycloneiii_lcell_comb ; 442                         ;
;     arith             ; 109                         ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 38                          ;
;     normal            ; 333                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 206                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Nov  3 14:36:20 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file micro68HC11.vhd
    Info (12022): Found design unit 1: micro68HC11-Behavioral File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 26
    Info (12023): Found entity 1: micro68HC11 File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Practica6.bdf
    Info (12023): Found entity 1: Practica6
Info (12021): Found 2 design units, including 1 entities, in source file divider.vhd
    Info (12022): Found design unit 1: divider-Behavioral File: /home/martin/Documents/arquitectura/practicas/Practica6/divider.vhd Line: 10
    Info (12023): Found entity 1: divider File: /home/martin/Documents/arquitectura/practicas/Practica6/divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_mem.vhd
    Info (12022): Found design unit 1: mux_switches-behavioral File: /home/martin/Documents/arquitectura/practicas/Practica6/mux_mem.vhd Line: 14
    Info (12023): Found entity 1: mux_switches File: /home/martin/Documents/arquitectura/practicas/Practica6/mux_mem.vhd Line: 5
Info (12127): Elaborating entity "Practica6" for the top level hierarchy
Warning (275006): Can't find a definition for parameter INIT_FILE -- assuming memoria.hex was intended to be a quoted string
Warning (275009): Pin "addres" not connected
Info (12128): Elaborating entity "micro68HC11" for hierarchy "micro68HC11:micro"
Warning (10541): VHDL Signal Declaration warning at micro68HC11.vhd(38): used implicit default value for signal "YL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at micro68HC11.vhd(45): used explicit default value for signal "SPL" because signal was never assigned a value File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at micro68HC11.vhd(47): used explicit default value for signal "microI" because signal was never assigned a value File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at micro68HC11.vhd(48): used explicit default value for signal "microX" because signal was never assigned a value File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 48
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(464): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 464
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(465): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 465
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(467): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 467
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(468): signal "XL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 468
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(469): signal "XH" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 469
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(470): signal "YL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 470
Warning (10492): VHDL Process Statement warning at micro68HC11.vhd(471): signal "estados" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd Line: 471
Info (12128): Elaborating entity "divider" for hierarchy "divider:inst1"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "ALTSYNCRAM:RAM_2"
Info (12130): Elaborated megafunction instantiation "ALTSYNCRAM:RAM_2"
Info (12133): Instantiated megafunction "ALTSYNCRAM:RAM_2" with the following parameter:
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "NORMAL"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INIT_FILE" = "memoria.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "0"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tm3.tdf
    Info (12023): Found entity 1: altsyncram_4tm3 File: /home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_4tm3" for hierarchy "ALTSYNCRAM:RAM_2|altsyncram_4tm3:auto_generated" File: /home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (512) in the Memory Initialization File "/home/martin/Documents/arquitectura/practicas/Practica6/memoria.hex" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: /home/martin/Documents/arquitectura/practicas/Practica6/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "ALTSYNCRAM:RAM_2|altsyncram_4tm3:auto_generated|decode_rsa:decode2" File: /home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: /home/martin/Documents/arquitectura/practicas/Practica6/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "ALTSYNCRAM:RAM_2|altsyncram_4tm3:auto_generated|decode_k8a:rden_decode_a" File: /home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: /home/martin/Documents/arquitectura/practicas/Practica6/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "ALTSYNCRAM:RAM_2|altsyncram_4tm3:auto_generated|mux_bnb:mux4" File: /home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf Line: 52
Info (12128): Elaborating entity "mux_switches" for hierarchy "mux_switches:inst2"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "micro68HC11:micro|Mult0" File: /home/martin/intelFPGA_lite/24.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 658
Info (12130): Elaborated megafunction instantiation "micro68HC11:micro|lpm_mult:Mult0" File: /home/martin/intelFPGA_lite/24.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 658
Info (12133): Instantiated megafunction "micro68HC11:micro|lpm_mult:Mult0" with the following parameter: File: /home/martin/intelFPGA_lite/24.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 658
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: /home/martin/Documents/arquitectura/practicas/Practica6/db/mult_aat.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "constAdrr[15]" is stuck at GND
    Warning (13410): Pin "constAdrr[14]" is stuck at GND
    Warning (13410): Pin "constAdrr[13]" is stuck at GND
    Warning (13410): Pin "constAdrr[12]" is stuck at GND
    Warning (13410): Pin "constAdrr[11]" is stuck at GND
    Warning (13410): Pin "constAdrr[10]" is stuck at GND
    Warning (13410): Pin "constAdrr[9]" is stuck at GND
    Warning (13410): Pin "constAdrr[8]" is stuck at GND
    Warning (13410): Pin "constAdrr[7]" is stuck at GND
    Warning (13410): Pin "constAdrr[6]" is stuck at GND
    Warning (13410): Pin "constAdrr[5]" is stuck at GND
    Warning (13410): Pin "constAdrr[3]" is stuck at GND
    Warning (13410): Pin "constAdrr[2]" is stuck at GND
    Warning (13410): Pin "flags[7]" is stuck at VCC
    Warning (13410): Pin "flags[6]" is stuck at VCC
    Warning (13410): Pin "flags[5]" is stuck at VCC
    Warning (13410): Pin "flags[4]" is stuck at VCC
    Warning (13410): Pin "Y_low[7]" is stuck at GND
    Warning (13410): Pin "Y_low[6]" is stuck at GND
    Warning (13410): Pin "Y_low[5]" is stuck at GND
    Warning (13410): Pin "Y_low[4]" is stuck at GND
    Warning (13410): Pin "Y_low[3]" is stuck at GND
    Warning (13410): Pin "Y_low[2]" is stuck at GND
    Warning (13410): Pin "Y_low[1]" is stuck at GND
    Warning (13410): Pin "Y_low[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "addres[15]"
    Warning (15610): No output dependent on input pin "addres[14]"
    Warning (15610): No output dependent on input pin "addres[13]"
    Warning (15610): No output dependent on input pin "addres[12]"
    Warning (15610): No output dependent on input pin "addres[11]"
    Warning (15610): No output dependent on input pin "addres[10]"
    Warning (15610): No output dependent on input pin "addres[9]"
    Warning (15610): No output dependent on input pin "addres[8]"
    Warning (15610): No output dependent on input pin "addres[7]"
    Warning (15610): No output dependent on input pin "addres[6]"
    Warning (15610): No output dependent on input pin "addres[5]"
    Warning (15610): No output dependent on input pin "addres[4]"
    Warning (15610): No output dependent on input pin "addres[3]"
    Warning (15610): No output dependent on input pin "addres[2]"
    Warning (15610): No output dependent on input pin "addres[1]"
    Warning (15610): No output dependent on input pin "addres[0]"
Info (21057): Implemented 694 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 121 output pins
    Info (21061): Implemented 486 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Mon Nov  3 14:36:29 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


