#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul 10 19:20:21 2021
# Process ID: 6142
# Current directory: /home/lab/repos/PeRISCore32
# Command line: vivado
# Log file: /home/lab/repos/PeRISCore32/vivado.log
# Journal file: /home/lab/repos/PeRISCore32/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lab/repos/PeRISCore32/workspace/periscore32.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lab/repos/PeRISCore32/workspace/periscore32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 7200.113 ; gain = 48.055 ; free physical = 9832 ; free virtual = 32917
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lab/repos/PeRISCore32/workspace/periscore32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipelined_datapath_hazards2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lab/repos/PeRISCore32/workspace/periscore32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj pipelined_datapath_hazards2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/cpu_types.vhd" into library periscore32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/alu.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/cpu_components.vhd" into library periscore32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/memory_utils.vhd" into library periscore32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/direct_mapped_DCache.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'direct_mapped_DCache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/direct_mapped_ICache.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'direct_mapped_ICache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/register_file.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/pipelined_datapath.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'pipelined_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/direct_mapped_DCache_behav.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'direct_mapped_DCache_behav'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/direct_mapped_ICache_compact.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'direct_mapped_ICache_compact'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/ex_forward_unit.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'ex_forward_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/rtl/mem_forward_unit.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'mem_forward_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/testbench_helpers.vhd" into library periscore32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/pipelined_datapath_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'pipelined_datapath_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/alu_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/direct_mapped_DCache_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'direct_mapped_DCache_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/direct_mapped_ICache_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'direct_mapped_ICache_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/register_file_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'register_file_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/pipelined_datapath_e2_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'pipelined_datapath_e2_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/pipelined_datapath_add_vector_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'pipelined_datapath_add_vector_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lab/repos/PeRISCore32/testbenches/pipelined_datapath_hazards2_tb.vhd" into library periscore32
INFO: [VRFC 10-3107] analyzing entity 'pipelined_datapath_hazards2_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lab/repos/PeRISCore32/workspace/periscore32.sim/sim_1/behav/xsim'
xelab -wto 74cf036fc1d143ceae7148137b9003a5 --incr --debug typical --relax --mt 8 -L periscore32 -L secureip --snapshot pipelined_datapath_hazards2_tb_behav periscore32.pipelined_datapath_hazards2_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 74cf036fc1d143ceae7148137b9003a5 --incr --debug typical --relax --mt 8 -L periscore32 -L secureip --snapshot pipelined_datapath_hazards2_tb_behav periscore32.pipelined_datapath_hazards2_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package periscore32.cpu_types
Compiling package ieee.math_real
Compiling package ieee.std_logic_textio
Compiling package periscore32.testbench_helpers
Compiling package periscore32.memory_utils
Compiling package periscore32.cpu_components
Compiling architecture behavioral of entity periscore32.direct_mapped_ICache [\direct_mapped_ICache(data_image...]
Compiling architecture behavioral of entity periscore32.register_file [\register_file(registers=32,regi...]
Compiling architecture behavioral of entity periscore32.ex_forward_unit [ex_forward_unit_default]
Compiling architecture behavioural of entity periscore32.alu [alu_default]
Compiling architecture behavioral of entity periscore32.mem_forward_unit [mem_forward_unit_default]
Compiling architecture behavioral of entity periscore32.direct_mapped_DCache [\direct_mapped_DCache(data_image...]
Compiling architecture rtl of entity periscore32.pipelined_datapath [\pipelined_datapath(icache_instr...]
Compiling architecture behavior of entity periscore32.pipelined_datapath_hazards2_tb
Built simulation snapshot pipelined_datapath_hazards2_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/lab/repos/PeRISCore32/workspace/periscore32.sim/sim_1/behav/xsim/xsim.dir/pipelined_datapath_hazards2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lab/repos/PeRISCore32/workspace/periscore32.sim/sim_1/behav/xsim/xsim.dir/pipelined_datapath_hazards2_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 10 19:25:01 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 10 19:25:01 2021...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 7269.273 ; gain = 0.000 ; free physical = 9727 ; free virtual = 32925
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lab/repos/PeRISCore32/workspace/periscore32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelined_datapath_hazards2_tb_behav -key {Behavioral:sim_1:Functional:pipelined_datapath_hazards2_tb} -tclbatch {pipelined_datapath_hazards2_tb.tcl} -view {/home/lab/repos/PeRISCore32/workspace/pipelined_datapath_hazards2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/lab/repos/PeRISCore32/workspace/pipelined_datapath_hazards2_tb_behav.wcfg
source pipelined_datapath_hazards2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelined_datapath_hazards2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7372.098 ; gain = 102.824 ; free physical = 9671 ; free virtual = 32879
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2790 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7372.098 ; gain = 0.000 ; free physical = 9440 ; free virtual = 32708
