<div dir="ltr"><div class="gmail_extra">Paul&#39;s tests identified an small issue with the previous patch (a real corner-case for ARM v5). The patch below is fixing all known issues.</div><div class="gmail_extra"><br></div>

<div class="gmail_extra">Btw, there is still room for volunteers for the .asm work.</div><div class="gmail_extra"><br></div><div class="gmail_extra">  George.</div><div class="gmail_extra"><br></div><div class="gmail_extra">

<br><br><div class="gmail_quote">On Tue, Aug 5, 2014 at 2:23 PM, George Bosilca <span dir="ltr">&lt;<a href="mailto:bosilca@icl.utk.edu" target="_blank">bosilca@icl.utk.edu</a>&gt;</span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">

<div style="word-wrap:break-word">Thanks to Paul help all the inlined atomics have been tested. The new patch is attached below. However, this only fixes the inline atomics, all those generated from the *.asm files have not been updated. Any volunteer?<span><font color="#888888"><div>

<br></div><div>  George.</div><div><br></div><div></div></font></span></div><br><div style="word-wrap:break-word"><div><br><div><div>On Aug 1, 2014, at 18:09 , Paul Hargrove &lt;<a href="mailto:phhargrove@lbl.gov" target="_blank">phhargrove@lbl.gov</a>&gt; wrote:</div>

<br><blockquote type="cite"><div style="font-family:CourierNewPSMT;font-size:12px;font-style:normal;font-variant:normal;font-weight:normal;letter-spacing:normal;line-height:normal;text-align:start;text-indent:0px;text-transform:none;white-space:normal;word-spacing:0px">

<div dir="ltr">I have confirmed that George&#39;s latest version works on both SPARC ABIs.<div><br></div><div>ARMv7 and three MIPS ABIs still pending...</div><div><br></div><div>-Paul<br><div class="gmail_extra"><br><br>
<div class="gmail_quote">
On Fri, Aug 1, 2014 at 9:40 AM, George Bosilca<span> </span><span dir="ltr">&lt;<a href="mailto:bosilca@icl.utk.edu" target="_blank">bosilca@icl.utk.edu</a>&gt;</span><span> </span>wrote:<br><blockquote class="gmail_quote" style="margin:0px 0px 0px 0.8ex;border-left-width:1px;border-left-color:rgb(204,204,204);border-left-style:solid;padding-left:1ex">

Another version of the atomic patch. Paul has tested it on a bunch of platforms. At this point we have confirmation from all architectures except SPARC (v8+ and v9).<br><span><font color="#888888"><br>  George.<br><br></font></span><br>

<br>On Jul 31, 2014, at 19:13 , George Bosilca &lt;<a href="mailto:bosilca@icl.utk.edu" target="_blank">bosilca@icl.utk.edu</a>&gt; wrote:<br><br>&gt; All,<br>&gt;<br>&gt; Here is the patch that change the meaning of the atomics to make them always return the previous value (similar to sync_fetch_and_&lt;*&gt;). I tested this with the following atomics: OS X, gcc style intrinsics and AMD64.<br>

&gt;<br>&gt; I did not change the base assembly files used when GCC style assembly operations are not supported. If someone feels like fixing them, feel free.<br>&gt;<br>&gt; Paul, I know you have a pretty diverse range computers. Can you try to compile and run a “make check” with the following patch?<br>

&gt;<br>&gt;  George.<br>&gt;<br>&gt; &lt;atomics.patch&gt;<br>&gt;<br>&gt; On Jul 30, 2014, at 15:21 , Nathan Hjelm &lt;<a href="mailto:hjelmn@lanl.gov" target="_blank">hjelmn@lanl.gov</a>&gt; wrote:<br>&gt;<br>&gt;&gt;<br>

&gt;&gt; That is what I would prefer. I was trying to not disturb things too<br>&gt;&gt; much :). Please bring the changes over!<br>&gt;&gt;<br>&gt;&gt; -Nathan<br>&gt;&gt;<br>&gt;&gt; On Wed, Jul 30, 2014 at 03:18:44PM -0400, George Bosilca wrote:<br>

&gt;&gt;&gt;  Why do you want to add new versions? This will lead to having two, almost<br>&gt;&gt;&gt;  identical, sets of atomics that are conceptually equivalent but different<br>&gt;&gt;&gt;  in terms of code. And we will have to maintained both!<br>

&gt;&gt;&gt;  I did a similar change in a fork of OPAL in another project but instead of<br>&gt;&gt;&gt;  adding another flavor of atomics, I completely replaced the available ones<br>&gt;&gt;&gt;  with a set returning the old value. I can bring the code over.<br>

&gt;&gt;&gt;    George.<br>&gt;&gt;&gt;<br>&gt;&gt;&gt;  On Tue, Jul 29, 2014 at 5:29 PM, Paul Hargrove &lt;<a href="mailto:phhargrove@lbl.gov" target="_blank">phhargrove@lbl.gov</a>&gt; wrote:<br>&gt;&gt;&gt;<br>&gt;&gt;&gt;    On Tue, Jul 29, 2014 at 2:10 PM, Nathan Hjelm &lt;<a href="mailto:hjelmn@lanl.gov" target="_blank">hjelmn@lanl.gov</a>&gt; wrote:<br>

&gt;&gt;&gt;<br>&gt;&gt;&gt;      Is there a reason why the<br>&gt;&gt;&gt;      current implementations of opal atomics (add, cmpset) do not return<br>&gt;&gt;&gt;      the<br>&gt;&gt;&gt;      old value?<br>&gt;&gt;&gt;<br>

&gt;&gt;&gt;    Because some CPUs don&#39;t implement such an atomic instruction?<br>&gt;&gt;&gt;<br>&gt;&gt;&gt;    On any CPU one *can* certainly synthesize the desired operation with an<br>&gt;&gt;&gt;    added read before the compare-and-swap to return a value that was<br>

&gt;&gt;&gt;    present at some time before a failed cmpset.  That is almost certainly<br>&gt;&gt;&gt;    sufficient for your purposes.  However, the added load makes it<br>&gt;&gt;&gt;    (marginally) more expensive on some CPUs that only have the native<br>

&gt;&gt;&gt;    equivalent of gcc&#39;s __sync_bool_compare_and_swap().<br></blockquote></div></div></div></div></div></blockquote></div></div></div></blockquote></div><br></div></div>

