module partsel_00097(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [3:31] x4;
  wire [25:1] x5;
  wire signed [1:24] x6;
  wire signed [24:1] x7;
  wire [25:4] x8;
  wire signed [5:26] x9;
  wire signed [31:6] x10;
  wire signed [24:3] x11;
  wire signed [28:7] x12;
  wire [28:3] x13;
  wire signed [24:0] x14;
  wire [6:30] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [5:25] p0 = 342917799;
  localparam [25:7] p1 = 751816391;
  localparam signed [5:24] p2 = 610006995;
  localparam signed [31:0] p3 = 958337282;
  assign x4 = p2[1 + s3 +: 6];
  assign x5 = x2[11 + s1];
  assign x6 = {2{{{{x0[14 + s2 -: 4], (x5[18 + s3 -: 3] ^ x4)}, p1}, (!ctrl[1] || ctrl[3] || !ctrl[3] ? ({x3, x5} - (!ctrl[1] && ctrl[0] || !ctrl[0] ? p2[1 + s1 -: 5] : (x4 & (x3 ^ ((p2 + p2[13 +: 3]) | p1[10 +: 4]))))) : x4[13 -: 4])}}};
  assign x7 = ({2{({2{(p2[8 + s2 -: 8] | p2[14 +: 3])}} + x4)}} | p3[15]);
  assign x8 = (((x0[15 +: 1] & (!ctrl[2] || ctrl[1] && !ctrl[1] ? {x3, x6[21 + s2 -: 5]} : x3)) & p1[31 + s2 -: 4]) - p0[16]);
  assign x9 = (p1 | (ctrl[2] && ctrl[3] && !ctrl[3] ? x8 : {2{((p1 | p0[30 + s2 +: 4]) - (x6 & p0[23 -: 2]))}}));
  assign x10 = x2[28 + s1 -: 8];
  assign x11 = ((!ctrl[0] && ctrl[0] || ctrl[0] ? (x6[13 + s2] + x10[9 + s0]) : ({2{p3[11 +: 4]}} | x2[23 + s1 +: 3])) ^ {2{{2{(p1[31 + s3 -: 2] ^ (!ctrl[3] && !ctrl[0] && !ctrl[0] ? p3[17 + s2 +: 2] : x10[16 +: 2]))}}}});
  assign x12 = (!ctrl[0] || ctrl[3] || ctrl[2] ? {x9, (p0[22 + s1 +: 8] & p3[17 + s0 +: 1])} : x0[13 + s3 -: 6]);
  assign x13 = p1[14];
  assign x14 = p0;
  assign x15 = x12[15 -: 1];
  assign y0 = {p0, x8[11 +: 2]};
  assign y1 = x4[11];
  assign y2 = (p3[20] & p3);
  assign y3 = (((ctrl[0] && ctrl[3] && !ctrl[1] ? (p2[7 + s3 -: 4] & p1[14 -: 4]) : p2[17 + s0]) ^ p3[24 + s1 -: 7]) & ((p2 ^ (x3[18 -: 1] & (x15[14 +: 3] + p0[17]))) - p2[12]));
endmodule
