#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar  2 11:50:35 2021
# Process ID: 19448
# Current directory: C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/design_1_vhdl_clockdivider_by_1_0_synth_1
# Command line: vivado.exe -log design_1_vhdl_clockdivider_by_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vhdl_clockdivider_by_1_0.tcl
# Log file: C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/design_1_vhdl_clockdivider_by_1_0_synth_1/design_1_vhdl_clockdivider_by_1_0.vds
# Journal file: C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/design_1_vhdl_clockdivider_by_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_vhdl_clockdivider_by_1_0.tcl -notrace
