library ieee;
use ieee.std_logic_1164.all;

entity 	clock_dig 	is
port (	clk_50Mhz: 		in std_logic;
			reset, set:	in std_logic;
			set_hh, set_mm: in std_logic;
			hex0, hex1, hex2, hex3, hex4, hex5: out std_logic_vector(0 to 7)
);
end clock_dig