<module name="DMPAC_TOP_MAIN_0_DMPAC_REGS_DMPAC_REGS_CFG_IP_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMPAC_INTD_REVISION" acronym="DMPAC_INTD_REVISION" offset="0x0" width="32" description="Revision Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="" rwaccess="R"/>
    <bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x690" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x14" description="RTL revisions" range="" rwaccess="R"/>
    <bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="MajorDMPAC_INTD_REVISION" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="CustomDMPAC_INTD_REVISION" range="" rwaccess="R"/>
    <bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="MinorDMPAC_INTD_REVISION" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_INTD_EOI_REG" acronym="DMPAC_INTD_EOI_REG" offset="0x10" width="32" description="End of Interrupt Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_INTD_INTR_VECTOR_REG" acronym="DMPAC_INTD_INTR_VECTOR_REG" offset="0x14" width="32" description="Interrupt Vector Register">
    <bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_0" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_0" offset="0x100" width="32" description="Enable Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_1" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_1" offset="0x104" width="32" description="Enable Register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_spare_pend_1_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_spare_pend_1_p" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_spare_pend_0_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_spare_pend_0_p" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_2" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_2" offset="0x108" width="32" description="Enable Register 2">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_3" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_3" offset="0x10C" width="32" description="Enable Register 3">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_4" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_4" offset="0x110" width="32" description="Enable Register 4">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_5" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_5" offset="0x114" width="32" description="Enable Register 5">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_6" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_0_6" offset="0x118" width="32" description="Enable Register 6">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_0" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_0" offset="0x11C" width="32" description="Enable Register 7">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_1" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_1" offset="0x120" width="32" description="Enable Register 8">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_spare_pend_1_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_spare_pend_1_p" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_spare_pend_0_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_spare_pend_0_p" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_2" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_2" offset="0x124" width="32" description="Enable Register 9">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_3" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_3" offset="0x128" width="32" description="Enable Register 10">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_4" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_4" offset="0x12C" width="32" description="Enable Register 11">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_5" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_5" offset="0x130" width="32" description="Enable Register 12">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_6" acronym="DMPAC_INTD_ENABLE_REG_LEVEL_DMPAC_OUT_1_6" offset="0x134" width="32" description="Enable Register 13">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_0" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_0" offset="0x138" width="32" description="Enable Register 14">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_1" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_1" offset="0x13C" width="32" description="Enable Register 15">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_1_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_1_p" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_0_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_0_p" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_2" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_2" offset="0x140" width="32" description="Enable Register 16">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_3" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_3" offset="0x144" width="32" description="Enable Register 17">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_4" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_4" offset="0x148" width="32" description="Enable Register 18">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_5" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_5" offset="0x14C" width="32" description="Enable Register 19">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_6" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_0_6" offset="0x150" width="32" description="Enable Register 20">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_0" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_0" offset="0x154" width="32" description="Enable Register 21">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_1" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_1" offset="0x158" width="32" description="Enable Register 22">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_1_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_1_p" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_0_l" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_0_p" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_2" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_2" offset="0x15C" width="32" description="Enable Register 23">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_3" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_3" offset="0x160" width="32" description="Enable Register 24">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_4" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_4" offset="0x164" width="32" description="Enable Register 25">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_5" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_5" offset="0x168" width="32" description="Enable Register 26">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_6" acronym="DMPAC_INTD_ENABLE_REG_PULSE_DMPAC_OUT_1_6" offset="0x16C" width="32" description="Enable Register 27">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0" offset="0x300" width="32" description="Enable Clear Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1" offset="0x304" width="32" description="Enable Clear Register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_spare_pend_1_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_spare_pend_1_p" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_spare_pend_0_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_spare_pend_0_p" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2" offset="0x308" width="32" description="Enable Clear Register 2">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3" offset="0x30C" width="32" description="Enable Clear Register 3">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4" offset="0x310" width="32" description="Enable Clear Register 4">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5" offset="0x314" width="32" description="Enable Clear Register 5">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6" offset="0x318" width="32" description="Enable Clear Register 6">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0" offset="0x31C" width="32" description="Enable Clear Register 7">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1" offset="0x320" width="32" description="Enable Clear Register 8">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_spare_pend_1_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_spare_pend_1_p" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_spare_pend_0_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_spare_pend_0_p" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2" offset="0x324" width="32" description="Enable Clear Register 9">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3" offset="0x328" width="32" description="Enable Clear Register 10">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4" offset="0x32C" width="32" description="Enable Clear Register 11">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5" offset="0x330" width="32" description="Enable Clear Register 12">
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6" acronym="DMPAC_INTD_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6" offset="0x334" width="32" description="Enable Clear Register 13">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0" offset="0x338" width="32" description="Enable Clear Register 14">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1" offset="0x33C" width="32" description="Enable Clear Register 15">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_1_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_1_p" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_0_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_0_p" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2" offset="0x340" width="32" description="Enable Clear Register 16">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3" offset="0x344" width="32" description="Enable Clear Register 17">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4" offset="0x348" width="32" description="Enable Clear Register 18">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5" offset="0x34C" width="32" description="Enable Clear Register 19">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6" offset="0x350" width="32" description="Enable Clear Register 20">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0" offset="0x354" width="32" description="Enable Clear Register 21">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1" offset="0x358" width="32" description="Enable Clear Register 22">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_1_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_1_p" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_0_l" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_0_p" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2" offset="0x35C" width="32" description="Enable Clear Register 23">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3" offset="0x360" width="32" description="Enable Clear Register 24">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4" offset="0x364" width="32" description="Enable Clear Register 25">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5" offset="0x368" width="32" description="Enable Clear Register 26">
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6" acronym="DMPAC_INTD_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6" offset="0x36C" width="32" description="Enable Clear Register 27">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_0" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_0" offset="0x500" width="32" description="Status Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_1" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_1" offset="0x504" width="32" description="Status Register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Status for level_dmpac_out_0_en_spare_pend_1_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Status for level_dmpac_out_0_en_spare_pend_1_p" range="" rwaccess="R"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Status for level_dmpac_out_0_en_spare_pend_0_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Status for level_dmpac_out_0_en_spare_pend_0_p" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_2" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_2" offset="0x508" width="32" description="Status Register 2">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_3" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_3" offset="0x50C" width="32" description="Status Register 3">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_4" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_4" offset="0x510" width="32" description="Status Register 4">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_5" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_5" offset="0x514" width="32" description="Status Register 5">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_6" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_0_6" offset="0x518" width="32" description="Status Register 6">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_0" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_0" offset="0x51C" width="32" description="Status Register 7">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_1" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_1" offset="0x520" width="32" description="Status Register 8">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Status for level_dmpac_out_1_en_spare_pend_1_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Status for level_dmpac_out_1_en_spare_pend_1_p" range="" rwaccess="R"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Status for level_dmpac_out_1_en_spare_pend_0_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Status for level_dmpac_out_1_en_spare_pend_0_p" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_2" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_2" offset="0x524" width="32" description="Status Register 9">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_3" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_3" offset="0x528" width="32" description="Status Register 10">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_4" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_4" offset="0x52C" width="32" description="Status Register 11">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_5" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_5" offset="0x530" width="32" description="Status Register 12">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_6" acronym="DMPAC_INTD_STATUS_REG_LEVEL_DMPAC_OUT_1_6" offset="0x534" width="32" description="Status Register 13">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_0" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_0" offset="0x538" width="32" description="Status Register 14">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_1" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_1" offset="0x53C" width="32" description="Status Register 15">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_dmpac_out_0_en_spare_pend_1_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_dmpac_out_0_en_spare_pend_1_p" range="" rwaccess="R"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_dmpac_out_0_en_spare_pend_0_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_dmpac_out_0_en_spare_pend_0_p" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_2" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_2" offset="0x540" width="32" description="Status Register 16">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_3" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_3" offset="0x544" width="32" description="Status Register 17">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_4" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_4" offset="0x548" width="32" description="Status Register 18">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_5" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_5" offset="0x54C" width="32" description="Status Register 19">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_6" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_0_6" offset="0x550" width="32" description="Status Register 20">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_0" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_0" offset="0x554" width="32" description="Status Register 21">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_1" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_1" offset="0x558" width="32" description="Status Register 22">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_8" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_7" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_1" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_0" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_L" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_dmpac_out_1_en_spare_pend_1_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_P" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_dmpac_out_1_en_spare_pend_1_p" range="" rwaccess="R"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_L" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_dmpac_out_1_en_spare_pend_0_l" range="" rwaccess="R"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_P" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_dmpac_out_1_en_spare_pend_0_p" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_2" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_2" offset="0x55C" width="32" description="Status Register 23">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_3" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_3" offset="0x560" width="32" description="Status Register 24">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_4" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_4" offset="0x564" width="32" description="Status Register 25">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_5" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_5" offset="0x568" width="32" description="Status Register 26">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_6" acronym="DMPAC_INTD_STATUS_REG_PULSE_DMPAC_OUT_1_6" offset="0x56C" width="32" description="Status Register 27">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1S"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1S"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0" offset="0x700" width="32" description="Status Clear Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1" offset="0x704" width="32" description="Status Clear Register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2" offset="0x708" width="32" description="Status Clear Register 2">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3" offset="0x70C" width="32" description="Status Clear Register 3">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4" offset="0x710" width="32" description="Status Clear Register 4">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5" offset="0x714" width="32" description="Status Clear Register 5">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6" offset="0x718" width="32" description="Status Clear Register 6">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0" offset="0x71C" width="32" description="Status Clear Register 7">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1" offset="0x720" width="32" description="Status Clear Register 8">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2" offset="0x724" width="32" description="Status Clear Register 9">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3" offset="0x728" width="32" description="Status Clear Register 10">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4" offset="0x72C" width="32" description="Status Clear Register 11">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5" offset="0x730" width="32" description="Status Clear Register 12">
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6" acronym="DMPAC_INTD_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6" offset="0x734" width="32" description="Status Clear Register 13">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0" offset="0x738" width="32" description="Status Clear Register 14">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1" offset="0x73C" width="32" description="Status Clear Register 15">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2" offset="0x740" width="32" description="Status Clear Register 16">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3" offset="0x744" width="32" description="Status Clear Register 17">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4" offset="0x748" width="32" description="Status Clear Register 18">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5" offset="0x74C" width="32" description="Status Clear Register 19">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6" offset="0x750" width="32" description="Status Clear Register 20">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0" offset="0x754" width="32" description="Status Clear Register 21">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_1_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_0_fr_done_evt" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_blk_done" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_write_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_read_error" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_frame_done" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_row_done" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1" offset="0x758" width="32" description="Status Clear Register 22">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_8_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_7_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_1_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_TDONE_0_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_spare_dec_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_spare_dec_0" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2" offset="0x75C" width="32" description="Status Clear Register 23">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3" offset="0x760" width="32" description="Status Clear Register 24">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4" offset="0x764" width="32" description="Status Clear Register 25">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5" offset="0x768" width="32" description="Status Clear Register 26">
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_31" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_30" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_29" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_28" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_27" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_26" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_25" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_24" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_23" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_22" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_21" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_20" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_19" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_18" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_17" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_16" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_15" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_14" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_13" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_12" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_11" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_10" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_9" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_8" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_7" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_6" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_5" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_4" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_3" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_2" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_1" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_0" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6" acronym="DMPAC_INTD_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6" offset="0x76C" width="32" description="Status Clear Register 27">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_ctm_pulse" range="" rwaccess="RW1C"/>
    <bitfield id="STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_prot_err" range="" rwaccess="RW1C"/>
  </register>
  <register id="DMPAC_INTD_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0" acronym="DMPAC_INTD_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0" offset="0xA80" width="32" description="Interrupt Vector for level_dmpac_out_0">
    <bitfield id="INTR_VECTOR_LEVEL_DMPAC_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_INTD_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1" acronym="DMPAC_INTD_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1" offset="0xA84" width="32" description="Interrupt Vector for level_dmpac_out_1">
    <bitfield id="INTR_VECTOR_LEVEL_DMPAC_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_INTD_INTR_VECTOR_REG_PULSE_DMPAC_OUT_0" acronym="DMPAC_INTD_INTR_VECTOR_REG_PULSE_DMPAC_OUT_0" offset="0xA88" width="32" description="Interrupt Vector for pulse_dmpac_out_0">
    <bitfield id="INTR_VECTOR_PULSE_DMPAC_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_INTD_INTR_VECTOR_REG_PULSE_DMPAC_OUT_1" acronym="DMPAC_INTD_INTR_VECTOR_REG_PULSE_DMPAC_OUT_1" offset="0xA8C" width="32" description="Interrupt Vector for pulse_dmpac_out_1">
    <bitfield id="INTR_VECTOR_PULSE_DMPAC_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
</module>
