

================================================================
== Vitis HLS Report for 'mSP_findStartIndex'
================================================================
* Date:           Sun Jul 26 20:07:05 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.225 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findStartIndex_startValue  |        ?|        ?|         9|          6|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%projectionToRow_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %projectionToRow"   --->   Operation 12 'read' 'projectionToRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 13 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln1641 = br void" [patchMaker.cpp:1641]   --->   Operation 14 'br' 'br_ln1641' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1641, void %.split" [patchMaker.cpp:1645]   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln1641 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1641]   --->   Operation 16 'icmp' 'icmp_ln1641' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1641 = br i1 %icmp_ln1641, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1641]   --->   Operation 17 'br' 'br_ln1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1645_cast = zext i32 %j" [patchMaker.cpp:1645]   --->   Operation 18 'zext' 'trunc_ln1645_cast' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1645_cast"   --->   Operation 19 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 20 'load' 'row_list_load' <Predicate = (!icmp_ln1641)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 21 [1/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 21 'load' 'row_list_load' <Predicate = (!icmp_ln1641)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i32 %row_list_load"   --->   Operation 22 'sext' 'sext_ln1347' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.90ns)   --->   "%sub_ln534 = sub i34 %sext_ln1347, i34 %projectionToRow_read"   --->   Operation 23 'sub' 'sub_ln534' <Predicate = (!icmp_ln1641)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.90ns)   --->   "%sub_ln180 = sub i34 0, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 24 'sub' 'sub_ln180' <Predicate = (!icmp_ln1641)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sub_ln534, i32 33" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.22ns)   --->   "%select_ln180 = select i1 %tmp, i34 %sub_ln180, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 26 'select' 'select_ln180' <Predicate = (!icmp_ln1641)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1643 = sext i34 %select_ln180" [patchMaker.cpp:1643]   --->   Operation 27 'sext' 'sext_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_4 : Operation 28 [4/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 28 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1643_2, void %.split" [patchMaker.cpp:1643]   --->   Operation 29 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [3/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 30 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 31 [4/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 31 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.61>
ST_6 : Operation 32 [2/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 32 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 33 [3/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 33 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.61>
ST_7 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln1641 = add i32 %j, i32 1" [patchMaker.cpp:1641]   --->   Operation 34 'add' 'add_ln1641' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 35 [1/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 35 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 36 [2/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 36 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.61>
ST_8 : Operation 37 [1/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 37 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.01>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%start_index_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1643, void %.split" [patchMaker.cpp:1643]   --->   Operation 38 'phi' 'start_index_write_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%start_value_write_assign = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1643_1, void %.split" [patchMaker.cpp:1643]   --->   Operation 39 'phi' 'start_value_write_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 41 'bitcast' 'data_V' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 42 'trunc' 'trunc_ln368' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1643 = trunc i64 %data_V" [patchMaker.cpp:1643]   --->   Operation 43 'trunc' 'trunc_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 44 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_s" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 45 'bitcast' 'bitcast_ln521' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln1643 = bitcast i64 %conv" [patchMaker.cpp:1643]   --->   Operation 46 'bitcast' 'bitcast_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1643, i32 52, i32 62" [patchMaker.cpp:1643]   --->   Operation 47 'partselect' 'tmp_34' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1643_1 = trunc i64 %bitcast_ln1643" [patchMaker.cpp:1643]   --->   Operation 48 'trunc' 'trunc_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62" [patchMaker.cpp:1643]   --->   Operation 49 'partselect' 'tmp_35' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln1643 = icmp_ne  i11 %tmp_34, i11 2047" [patchMaker.cpp:1643]   --->   Operation 50 'icmp' 'icmp_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.98ns)   --->   "%icmp_ln1643_1 = icmp_eq  i52 %trunc_ln1643_1, i52 0" [patchMaker.cpp:1643]   --->   Operation 51 'icmp' 'icmp_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln1643_2 = icmp_ne  i11 %tmp_35, i11 2047" [patchMaker.cpp:1643]   --->   Operation 52 'icmp' 'icmp_ln1643_2' <Predicate = (!icmp_ln1641)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.98ns)   --->   "%icmp_ln1643_3 = icmp_eq  i52 %trunc_ln1643, i52 0" [patchMaker.cpp:1643]   --->   Operation 53 'icmp' 'icmp_ln1643_3' <Predicate = (!icmp_ln1641)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [2/2] (2.01ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv, i64 %bitcast_ln521" [patchMaker.cpp:1643]   --->   Operation 54 'dcmp' 'tmp_36' <Predicate = (!icmp_ln1641)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.54>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500]   --->   Operation 55 'specloopname' 'specloopname_ln500' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 56 'sext' 'sext_ln180' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln1643_1)   --->   "%or_ln1643 = or i1 %icmp_ln1643_1, i1 %icmp_ln1643" [patchMaker.cpp:1643]   --->   Operation 57 'or' 'or_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln1643_1)   --->   "%or_ln1643_1 = or i1 %icmp_ln1643_3, i1 %icmp_ln1643_2" [patchMaker.cpp:1643]   --->   Operation 58 'or' 'or_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln1643_1)   --->   "%and_ln1643 = and i1 %or_ln1643, i1 %or_ln1643_1" [patchMaker.cpp:1643]   --->   Operation 59 'and' 'and_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/2] (2.01ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv, i64 %bitcast_ln521" [patchMaker.cpp:1643]   --->   Operation 60 'dcmp' 'tmp_36' <Predicate = (!icmp_ln1641)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1643_1 = and i1 %and_ln1643, i1 %tmp_36" [patchMaker.cpp:1643]   --->   Operation 61 'and' 'and_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.22ns)   --->   "%select_ln1643 = select i1 %and_ln1643_1, i32 %j, i32 %start_index_write_assign" [patchMaker.cpp:1643]   --->   Operation 62 'select' 'select_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.41ns)   --->   "%select_ln1643_1 = select i1 %and_ln1643_1, i64 %sext_ln180, i64 %start_value_write_assign" [patchMaker.cpp:1643]   --->   Operation 63 'select' 'select_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.41ns)   --->   "%select_ln1643_2 = select i1 %and_ln1643_1, i64 %sext_ln180, i64 %p_x_assign_1" [patchMaker.cpp:1643]   --->   Operation 64 'select' 'select_ln1643_2' <Predicate = (!icmp_ln1641)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln1641)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %start_index_write_assign" [patchMaker.cpp:1649]   --->   Operation 66 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i64 %start_value_write_assign" [patchMaker.cpp:1649]   --->   Operation 67 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln1649 = ret i96 %mrv_1" [patchMaker.cpp:1649]   --->   Operation 68 'ret' 'ret_ln1649' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_list_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ projectionToRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
projectionToRow_read     (read          ) [ 001111111110]
row_list_size_read       (read          ) [ 001111111110]
br_ln1641                (br            ) [ 011111111110]
j                        (phi           ) [ 001111111110]
icmp_ln1641              (icmp          ) [ 001111111110]
br_ln1641                (br            ) [ 000000000000]
trunc_ln1645_cast        (zext          ) [ 000000000000]
row_list_addr            (getelementptr ) [ 000100000000]
row_list_load            (load          ) [ 000000000000]
sext_ln1347              (sext          ) [ 000000000000]
sub_ln534                (sub           ) [ 001111111110]
sub_ln180                (sub           ) [ 000000000000]
tmp                      (bitselect     ) [ 000000000000]
select_ln180             (select        ) [ 000010000000]
sext_ln1643              (sext          ) [ 000001110000]
p_x_assign_1             (phi           ) [ 001111111110]
add_ln1641               (add           ) [ 011110001110]
conv                     (sitodp        ) [ 001110001110]
dc                       (sitodp        ) [ 000100000100]
start_index_write_assign (phi           ) [ 001111111111]
start_value_write_assign (phi           ) [ 001111111111]
specpipeline_ln0         (specpipeline  ) [ 000000000000]
data_V                   (bitcast       ) [ 000000000000]
trunc_ln368              (trunc         ) [ 000000000000]
trunc_ln1643             (trunc         ) [ 000000000000]
p_Result_s               (bitconcatenate) [ 000000000000]
bitcast_ln521            (bitcast       ) [ 000010000010]
bitcast_ln1643           (bitcast       ) [ 000000000000]
tmp_34                   (partselect    ) [ 000000000000]
trunc_ln1643_1           (trunc         ) [ 000000000000]
tmp_35                   (partselect    ) [ 000000000000]
icmp_ln1643              (icmp          ) [ 000010000010]
icmp_ln1643_1            (icmp          ) [ 000010000010]
icmp_ln1643_2            (icmp          ) [ 000010000010]
icmp_ln1643_3            (icmp          ) [ 000010000010]
specloopname_ln500       (specloopname  ) [ 000000000000]
sext_ln180               (sext          ) [ 000000000000]
or_ln1643                (or            ) [ 000000000000]
or_ln1643_1              (or            ) [ 000000000000]
and_ln1643               (and           ) [ 000000000000]
tmp_36                   (dcmp          ) [ 000000000000]
and_ln1643_1             (and           ) [ 000000000000]
select_ln1643            (select        ) [ 011111111110]
select_ln1643_1          (select        ) [ 011111111110]
select_ln1643_2          (select        ) [ 011111111110]
br_ln0                   (br            ) [ 011111111110]
mrv                      (insertvalue   ) [ 000000000000]
mrv_1                    (insertvalue   ) [ 000000000000]
ret_ln1649               (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_list">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_list_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="projectionToRow">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projectionToRow"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i34"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="projectionToRow_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="34" slack="0"/>
<pin id="52" dir="0" index="1" bw="34" slack="0"/>
<pin id="53" dir="1" index="2" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="projectionToRow_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="row_list_size_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_list_size_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="row_list_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_list_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_list_load/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="j_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="j_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="32" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="p_x_assign_1_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="1"/>
<pin id="89" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_x_assign_1_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="4"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="64" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_1/5 "/>
</bind>
</comp>

<comp id="99" class="1005" name="start_index_write_assign_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_index_write_assign (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="start_index_write_assign_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="8"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_index_write_assign/9 "/>
</bind>
</comp>

<comp id="111" class="1005" name="start_value_write_assign_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="start_value_write_assign (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="start_value_write_assign_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="8"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="64" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_value_write_assign/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="2"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_36/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/4 dc/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln1641_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1641/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln1645_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1645_cast/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sext_ln1347_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sub_ln534_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="34" slack="2"/>
<pin id="148" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln534/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln180_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="34" slack="0"/>
<pin id="153" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="34" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln180_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="34" slack="0"/>
<pin id="167" dir="0" index="2" bw="34" slack="0"/>
<pin id="168" dir="1" index="3" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln1643_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="34" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1643/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln1641_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="5"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1641/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln368_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln1643_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1643/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Result_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="63" slack="0"/>
<pin id="197" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bitcast_ln521_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln1643_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="2"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1643/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_34_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="0" index="3" bw="7" slack="0"/>
<pin id="214" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln1643_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1643_1/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_35_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln1643_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1643/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln1643_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="52" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1643_1/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln1643_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1643_2/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln1643_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="52" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1643_3/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln180_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="34" slack="7"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln1643_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="1" slack="1"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1643/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln1643_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1643_1/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln1643_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1643/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="and_ln1643_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1643_1/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln1643_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="8"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1643/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln1643_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="34" slack="0"/>
<pin id="291" dir="0" index="2" bw="64" slack="1"/>
<pin id="292" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1643_1/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln1643_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="34" slack="0"/>
<pin id="299" dir="0" index="2" bw="64" slack="5"/>
<pin id="300" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1643_2/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mrv_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="96" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mrv_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="96" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="1"/>
<pin id="313" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/11 "/>
</bind>
</comp>

<comp id="316" class="1005" name="projectionToRow_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="34" slack="2"/>
<pin id="318" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="projectionToRow_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="row_list_size_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln1641_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1641 "/>
</bind>
</comp>

<comp id="330" class="1005" name="row_list_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_list_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="sub_ln534_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="34" slack="7"/>
<pin id="337" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln534 "/>
</bind>
</comp>

<comp id="340" class="1005" name="select_ln180_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="34" slack="1"/>
<pin id="342" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="select_ln180 "/>
</bind>
</comp>

<comp id="345" class="1005" name="sext_ln1643_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1643 "/>
</bind>
</comp>

<comp id="350" class="1005" name="add_ln1641_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1641 "/>
</bind>
</comp>

<comp id="355" class="1005" name="conv_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="2"/>
<pin id="357" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="361" class="1005" name="dc_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="366" class="1005" name="bitcast_ln521_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln1643_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1643 "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln1643_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1643_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln1643_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1643_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln1643_3_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1643_3 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln1643_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1643 "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln1643_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1643_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="select_ln1643_2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1643_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="79" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="130"><net_src comp="91" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="79" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="79" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="144"><net_src comp="69" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="145" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="150" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="145" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="180"><net_src comp="75" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="185" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="206" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="182" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="237"><net_src comp="209" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="219" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="223" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="189" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="123" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="75" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="99" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="274" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="257" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="111" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="274" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="257" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="87" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="99" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="111" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="50" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="324"><net_src comp="56" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="329"><net_src comp="131" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="62" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="338"><net_src comp="145" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="343"><net_src comp="164" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="348"><net_src comp="172" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="353"><net_src comp="176" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="358"><net_src comp="127" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="364"><net_src comp="127" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="369"><net_src comp="201" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="374"><net_src comp="233" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="379"><net_src comp="239" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="384"><net_src comp="245" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="389"><net_src comp="251" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="394"><net_src comp="280" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="399"><net_src comp="288" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="404"><net_src comp="296" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="91" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mSP_findStartIndex : row_list | {2 3 }
	Port: mSP_findStartIndex : row_list_size | {1 }
	Port: mSP_findStartIndex : projectionToRow | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln1641 : 1
		br_ln1641 : 2
		trunc_ln1645_cast : 1
		row_list_addr : 2
		row_list_load : 3
	State 3
		sext_ln1347 : 1
		sub_ln534 : 2
		sub_ln180 : 3
		tmp : 3
		select_ln180 : 4
	State 4
		conv : 1
	State 5
		dc : 1
	State 6
	State 7
	State 8
	State 9
		trunc_ln368 : 1
		trunc_ln1643 : 1
		p_Result_s : 2
		bitcast_ln521 : 3
		tmp_34 : 1
		trunc_ln1643_1 : 1
		tmp_35 : 1
		icmp_ln1643 : 2
		icmp_ln1643_1 : 2
		icmp_ln1643_2 : 2
		icmp_ln1643_3 : 2
		tmp_36 : 4
	State 10
	State 11
		mrv_1 : 1
		ret_ln1649 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       select_ln180_fu_164       |    0    |    34   |
|  select  |       select_ln1643_fu_280      |    0    |    32   |
|          |      select_ln1643_1_fu_288     |    0    |    63   |
|          |      select_ln1643_2_fu_296     |    0    |    63   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln1641_fu_131       |    0    |    20   |
|          |        icmp_ln1643_fu_233       |    0    |    11   |
|   icmp   |       icmp_ln1643_1_fu_239      |    0    |    24   |
|          |       icmp_ln1643_2_fu_245      |    0    |    11   |
|          |       icmp_ln1643_3_fu_251      |    0    |    24   |
|----------|---------------------------------|---------|---------|
|    sub   |         sub_ln534_fu_145        |    0    |    41   |
|          |         sub_ln180_fu_150        |    0    |    41   |
|----------|---------------------------------|---------|---------|
|    add   |        add_ln1641_fu_176        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln1643_fu_260        |    0    |    2    |
|          |        or_ln1643_1_fu_264       |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    and   |        and_ln1643_fu_268        |    0    |    2    |
|          |       and_ln1643_1_fu_274       |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   | projectionToRow_read_read_fu_50 |    0    |    0    |
|          |  row_list_size_read_read_fu_56  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   dcmp   |            grp_fu_123           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  sitodp  |            grp_fu_127           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |     trunc_ln1645_cast_fu_136    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        sext_ln1347_fu_141       |    0    |    0    |
|   sext   |        sext_ln1643_fu_172       |    0    |    0    |
|          |        sext_ln180_fu_257        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_156           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln368_fu_185       |    0    |    0    |
|   trunc  |       trunc_ln1643_fu_189       |    0    |    0    |
|          |      trunc_ln1643_1_fu_219      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|        p_Result_s_fu_193        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          tmp_34_fu_209          |    0    |    0    |
|          |          tmp_35_fu_223          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|insertvalue|            mrv_fu_304           |    0    |    0    |
|          |           mrv_1_fu_310          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   411   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln1641_reg_350       |   32   |
|      bitcast_ln521_reg_366     |   64   |
|          conv_reg_355          |   64   |
|           dc_reg_361           |   64   |
|       icmp_ln1641_reg_326      |    1   |
|      icmp_ln1643_1_reg_376     |    1   |
|      icmp_ln1643_2_reg_381     |    1   |
|      icmp_ln1643_3_reg_386     |    1   |
|       icmp_ln1643_reg_371      |    1   |
|            j_reg_75            |   32   |
|       p_x_assign_1_reg_87      |   64   |
|  projectionToRow_read_reg_316  |   34   |
|      row_list_addr_reg_330     |    8   |
|   row_list_size_read_reg_321   |   32   |
|     select_ln1643_1_reg_396    |   64   |
|     select_ln1643_2_reg_401    |   64   |
|      select_ln1643_reg_391     |   32   |
|      select_ln180_reg_340      |   34   |
|       sext_ln1643_reg_345      |   64   |
| start_index_write_assign_reg_99|   32   |
|start_value_write_assign_reg_111|   64   |
|        sub_ln534_reg_335       |   34   |
+--------------------------------+--------+
|              Total             |   787  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_69         |  p0  |   2  |   8  |   16   ||    9    |
|             j_reg_75             |  p0  |   2  |  32  |   64   ||    9    |
|        p_x_assign_1_reg_87       |  p0  |   2  |  64  |   128  ||    9    |
|  start_index_write_assign_reg_99 |  p0  |   2  |  32  |   64   ||    9    |
| start_value_write_assign_reg_111 |  p0  |   2  |  64  |   128  ||    9    |
|            grp_fu_123            |  p1  |   2  |  64  |   128  ||    9    |
|            grp_fu_127            |  p0  |   3  |  64  |   192  ||    14   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   720  || 2.74186 ||    68   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   411  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   68   |
|  Register |    -   |   787  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   787  |   479  |
+-----------+--------+--------+--------+
