{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686924943528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686924943530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 16:15:43 2023 " "Processing started: Fri Jun 16 16:15:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686924943530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686924943530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NetworkAnalyser -c NetworkAnalyser " "Command: quartus_map --read_settings_files=on --write_settings_files=off NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686924943530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686924943876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NetworkAnalyser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NetworkAnalyser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NetworkAnalyser-rtl " "Found design unit 1: NetworkAnalyser-rtl" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944300 ""} { "Info" "ISGN_ENTITY_NAME" "1 NetworkAnalyser " "Found entity 1: NetworkAnalyser" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924944300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "debounce.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944301 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924944301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FrequencyDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-Behavioral " "Found design unit 1: FrequencyDivider-Behavioral" {  } { { "FrequencyDivider.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/FrequencyDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944308 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/FrequencyDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924944308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NetworkAnalyser " "Elaborating entity \"NetworkAnalyser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686924944385 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1Mhz NetworkAnalyser.vhd(47) " "Verilog HDL or VHDL warning at NetworkAnalyser.vhd(47): object \"clock_1Mhz\" assigned a value but never read" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686924944387 "|NetworkAnalyser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_module " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_module\"" {  } { { "NetworkAnalyser.vhd" "debounce_module" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686924944389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:FrequencyDivider_module " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:FrequencyDivider_module\"" {  } { { "NetworkAnalyser.vhd" "FrequencyDivider_module" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686924944391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8r14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8r14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8r14 " "Found entity 1: altsyncram_8r14" {  } { { "db/altsyncram_8r14.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_8r14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924944953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924944953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686924945374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686924945374 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686924945420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686924946564 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1686924947050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686924947080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686924947080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686924947248 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686924947248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "536 " "Implemented 536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686924947248 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686924947248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686924947248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686924947281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 16:15:47 2023 " "Processing ended: Fri Jun 16 16:15:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686924947281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686924947281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686924947281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686924947281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686924965388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686924965389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 16:16:05 2023 " "Processing started: Fri Jun 16 16:16:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686924965389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686924965389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686924965390 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686924965416 ""}
{ "Info" "0" "" "Project  = NetworkAnalyser" {  } {  } 0 0 "Project  = NetworkAnalyser" 0 0 "Fitter" 0 0 1686924965417 ""}
{ "Info" "0" "" "Revision = NetworkAnalyser" {  } {  } 0 0 "Revision = NetworkAnalyser" 0 0 "Fitter" 0 0 1686924965418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1686924965655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NetworkAnalyser EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"NetworkAnalyser\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686924965661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686924965747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686924965747 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686924966002 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686924966019 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686924966216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686924966216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686924966216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686924966216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686924966216 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686924966216 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686924966226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686924966226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686924966226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686924966226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686924966226 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686924966226 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686924966230 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686924966233 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_0 " "Pin LED_0 not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { LED_0 } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 16 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_1 " "Pin LED_1 not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { LED_1 } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 17 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_2 " "Pin LED_2 not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { LED_2 } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 18 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KERNEL_CS " "Pin KERNEL_CS not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_CS } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_CS" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 20 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KERNEL_MISO " "Pin KERNEL_MISO not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_MISO } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_MISO" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 22 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_MISO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KERNEL_SCLK " "Pin KERNEL_SCLK not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_SCLK } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_SCLK" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 23 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT_OUT " "Pin INT_OUT not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { INT_OUT } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 31 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INT_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KERNEL_MOSI " "Pin KERNEL_MOSI not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_MOSI } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_MOSI" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 21 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 14 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT_IN " "Pin INT_IN not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { INT_IN } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 30 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INT_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUTTON " "Pin BUTTON not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { BUTTON } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 33 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686924967638 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1686924967638 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686924967918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686924967918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1686924967918 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1686924967918 ""}
{ "Info" "ISTA_SDC_FOUND" "NetworkAnalyser.sdc " "Reading SDC File: 'NetworkAnalyser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686924967922 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_instance_assignment " "Command \"set_instance_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1686924967923 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686924967925 "|NetworkAnalyser|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686924967925 "|NetworkAnalyser|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686924967928 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686924967928 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1686924967928 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686924967929 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686924967929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686924967929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686924967929 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686924967929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686924967984 ""}  } { { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686924967984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686924967984 ""}  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 14 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686924967984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686924967984 ""}  } { { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686924967984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686924968296 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686924968298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686924968298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686924968300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686924968302 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686924968303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686924968303 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686924968304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686924968334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686924968336 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686924968336 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 5 5 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 5 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1686924968339 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1686924968339 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686924968339 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686924968341 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1686924968341 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686924968341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686924968360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686924969045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686924969233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686924969249 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686924969515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686924969516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686924970097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686924970795 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686924970795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686924970900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686924970901 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1686924970901 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686924970901 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686924970924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686924970977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686924971229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686924971279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686924971560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686924971989 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KERNEL_CS 3.3-V LVTTL B13 " "Pin KERNEL_CS uses I/O standard 3.3-V LVTTL at B13" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_CS } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_CS" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 20 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KERNEL_SCLK 3.3-V LVTTL J4 " "Pin KERNEL_SCLK uses I/O standard 3.3-V LVTTL at J4" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_SCLK } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_SCLK" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 23 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KERNEL_MOSI 3.3-V LVTTL E12 " "Pin KERNEL_MOSI uses I/O standard 3.3-V LVTTL at E12" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_MOSI } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_MOSI" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 21 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL T2 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at T2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 14 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INT_IN 3.3-V LVTTL F15 " "Pin INT_IN uses I/O standard 3.3-V LVTTL at F15" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { INT_IN } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 30 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INT_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON 3.3-V LVTTL W6 " "Pin BUTTON uses I/O standard 3.3-V LVTTL at W6" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { BUTTON } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 33 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "auto_stp_external_clock_0 3.3-V LVTTL G1 " "Pin auto_stp_external_clock_0 uses I/O standard 3.3-V LVTTL at G1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686924973301 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1686924973301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/output_files/NetworkAnalyser.fit.smsg " "Generated suppressed messages file /ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/output_files/NetworkAnalyser.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686924973418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686924973855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 16:16:13 2023 " "Processing ended: Fri Jun 16 16:16:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686924973855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686924973855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686924973855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686924973855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686924993269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686924993270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 16:16:33 2023 " "Processing started: Fri Jun 16 16:16:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686924993270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686924993270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686924993271 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686924994300 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686924994322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686924994563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 16:16:34 2023 " "Processing ended: Fri Jun 16 16:16:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686924994563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686924994563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686924994563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686924994563 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686925014148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686925015456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686925015457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 16:16:55 2023 " "Processing started: Fri Jun 16 16:16:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686925015457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686925015457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NetworkAnalyser -c NetworkAnalyser " "Command: quartus_sta NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686925015458 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1686925015486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686925015759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686925015838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686925015838 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016137 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016137 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1686925016137 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1686925016137 ""}
{ "Info" "ISTA_SDC_FOUND" "NetworkAnalyser.sdc " "Reading SDC File: 'NetworkAnalyser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1686925016141 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_instance_assignment " "Command \"set_instance_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Quartus II" 0 -1 1686925016141 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686925016144 "|NetworkAnalyser|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686925016144 "|NetworkAnalyser|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686925016280 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686925016280 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1686925016280 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1686925016281 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1686925016287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.685 " "Worst-case setup slack is 42.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.685         0.000 altera_reserved_tck  " "   42.685         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 altera_reserved_tck  " "    0.456         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.120 " "Worst-case recovery slack is 48.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.120         0.000 altera_reserved_tck  " "   48.120         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.131 " "Worst-case removal slack is 1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131         0.000 altera_reserved_tck  " "    1.131         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.419 " "Worst-case minimum pulse width slack is 49.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.419         0.000 altera_reserved_tck  " "   49.419         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016304 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686925016368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1686925016397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1686925016875 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686925016962 "|NetworkAnalyser|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686925016962 "|NetworkAnalyser|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686925016964 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686925016964 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1686925016964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.280 " "Worst-case setup slack is 43.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.280         0.000 altera_reserved_tck  " "   43.280         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "    0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.428 " "Worst-case recovery slack is 48.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.428         0.000 altera_reserved_tck  " "   48.428         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 altera_reserved_tck  " "    1.031         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.263 " "Worst-case minimum pulse width slack is 49.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.263         0.000 altera_reserved_tck  " "   49.263         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925016985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925016985 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686925017055 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686925017260 "|NetworkAnalyser|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1686925017260 "|NetworkAnalyser|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686925017262 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1686925017262 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1686925017262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.061 " "Worst-case setup slack is 47.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.061         0.000 altera_reserved_tck  " "   47.061         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925017266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 altera_reserved_tck  " "    0.188         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925017270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.474 " "Worst-case recovery slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474         0.000 altera_reserved_tck  " "   49.474         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925017274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495         0.000 altera_reserved_tck  " "    0.495         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925017277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.298 " "Worst-case minimum pulse width slack is 49.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298         0.000 altera_reserved_tck  " "   49.298         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686925017280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686925017280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686925017674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686925017675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686925017791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 16:16:57 2023 " "Processing ended: Fri Jun 16 16:16:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686925017791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686925017791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686925017791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686925017791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686925040715 ""}
