Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: lcd_ex1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_ex1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_ex1"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : lcd_ex1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard.vhd" into library work
Parsing entity <ps2_keyboard>.
Parsing architecture <logic> of entity <ps2_keyboard>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\divider.vhd" into library work
Parsing entity <DIVIDER>.
Parsing architecture <RTL> of entity <divider>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard_to_ascii.vhd" into library work
Parsing entity <ps2_keyboard_to_ascii>.
Parsing architecture <behavior> of entity <ps2_keyboard_to_ascii>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\message_rom.vhd" into library work
Parsing entity <message_rom>.
Parsing architecture <rom32x8_beh> of entity <message_rom>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\lcd_control.vhd" into library work
Parsing entity <lcd_control>.
Parsing architecture <Behavioral> of entity <lcd_control>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\lcd_ex1.vhd" into library work
Parsing entity <lcd_ex1>.
Parsing architecture <Behavioral> of entity <lcd_ex1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lcd_ex1> (architecture <Behavioral>) from library <work>.

Elaborating entity <message_rom> (architecture <rom32x8_beh>) from library <work>.

Elaborating entity <lcd_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIVIDER> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\lcd_control.vhd" Line 47: refresh should be on the sensitivity list of the process

Elaborating entity <ps2_keyboard_to_ascii> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ps2_keyboard> (architecture <logic>) with generics from library <work>.

Elaborating entity <debounce> (architecture <logic>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lcd_ex1>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\lcd_ex1.vhd".
INFO:Xst:3210 - "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\lcd_ex1.vhd" line 57: Output port <debug> of the instance <lcd_control> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <addr_q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <lcd_ex1> synthesized.

Synthesizing Unit <message_rom>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\message_rom.vhd".
WARNING:Xst:2935 - Signal 'debug_data', unconnected in block 'message_rom', is tied to its initial value (00000000).
    Found 32-bit register for signal <pointer>.
    Found 8-bit register for signal <D>.
    Found 32-bit adder for signal <pointer[31]_GND_5_o_add_10_OUT> created at line 40.
    Found 32-bit subtractor for signal <pointer[31]_GND_5_o_sub_5_OUT<31:0>> created at line 33.
    Found 32x8-bit dual-port RAM <Mram_rom> for signal <rom>.
    Found 32-bit comparator greater for signal <pointer[31]_GND_5_o_LessThan_4_o> created at line 32
    Found 32-bit comparator greater for signal <GND_5_o_pointer[31]_LessThan_9_o> created at line 36
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <message_rom> synthesized.

Synthesizing Unit <lcd_control>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\lcd_control.vhd".
WARNING:Xst:653 - Signal <debug> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <lcd_rs>.
    Found 8-bit register for signal <lcd_data>.
    Found 32-bit register for signal <j>.
    Found 5-bit register for signal <address>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk5k (rising_edge)                            |
    | Reset              | _n0075 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | initial_lcd                                    |
    | Power Up State     | initial_lcd                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <j[31]_GND_6_o_add_9_OUT> created at line 83.
    Found 8x8-bit Read Only RAM for signal <j[2]_X_6_o_wide_mux_0_OUT>
    Found 8-bit 3-to-1 multiplexer for signal <state[1]_X_6_o_wide_mux_15_OUT> created at line 52.
    Found 32-bit comparator greater for signal <j[31]_GND_6_o_LessThan_5_o> created at line 62
    Found 32-bit comparator greater for signal <j[31]_GND_6_o_LessThan_14_o> created at line 85
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_control> synthesized.

Synthesizing Unit <DIVIDER>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\divider.vhd".
        fin = 50000000
        fout = 5000
    Found 1-bit register for signal <qs>.
    Found 13-bit register for signal <COUNT>.
    Found 13-bit adder for signal <COUNT[12]_GND_7_o_add_1_OUT> created at line 23.
    Found 13-bit comparator greater for signal <n0000> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIVIDER> synthesized.

Synthesizing Unit <ps2_keyboard_to_ascii>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard_to_ascii.vhd".
        clk_freq = 50000000
        ps2_debounce_counter_size = 8
    Found 1-bit register for signal <ascii_new>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <e0_code>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <control_r>.
    Found 1-bit register for signal <control_l>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Found 8-bit register for signal <ascii_code>.
    Found 1-bit register for signal <prev_ps2_code_new>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ps2_keyboard_to_ascii> synthesized.

Synthesizing Unit <ps2_keyboard>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard.vhd".
        clk_freq = 50000000
        debounce_counter_size = 8
    Found 11-bit register for signal <ps2_word>.
    Found 12-bit register for signal <count_idle>.
    Found 1-bit register for signal <ps2_code_new>.
    Found 8-bit register for signal <ps2_code>.
    Found 2-bit register for signal <sync_ffs>.
    Found 12-bit adder for signal <count_idle[11]_GND_9_o_add_3_OUT> created at line 95.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <ps2_keyboard> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\debounce.vhd".
        counter_size = 8
    Found 9-bit register for signal <counter_out>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 9-bit adder for signal <counter_out[8]_GND_12_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 9-bit adder                                           : 2
# Registers                                            : 32
 1-bit register                                        : 15
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 1
 2-bit register                                        : 3
 32-bit register                                       : 2
 5-bit register                                        : 2
 8-bit register                                        : 5
 9-bit register                                        : 2
# Comparators                                          : 5
 13-bit comparator greater                             : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 29
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DIVIDER>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DIVIDER> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter_out>: 1 register on signal <counter_out>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_j[2]_X_6_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j<2:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lcd_control> synthesized (advanced).

Synthesizing (advanced) Unit <message_rom>.
The following registers are absorbed into counter <pointer>: 1 register on signal <pointer>.
INFO:Xst:3231 - The small RAM <Mram_rom> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <newAscii>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <_n0045>        |          |
    |     diA            | connected to signal <_n0043>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <A>             |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <message_rom> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_keyboard>.
The following registers are absorbed into counter <count_idle>: 1 register on signal <count_idle>.
Unit <ps2_keyboard> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 32-bit updown counter                                 : 1
 9-bit up counter                                      : 2
# Registers                                            : 114
 Flip-Flops                                            : 114
# Comparators                                          : 5
 13-bit comparator greater                             : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 29
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lcd_control/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 initial_lcd | 00
 set_cursor  | 01
 lcd_print   | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ps2_keyboard_to_ascii/FSM_1> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------

Optimizing unit <lcd_ex1> ...

Optimizing unit <message_rom> ...

Optimizing unit <lcd_control> ...

Optimizing unit <ps2_keyboard_to_ascii> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <debounce> ...
WARNING:Xst:1293 - FF/Latch <lcd_control/j_5> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_6> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_7> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_8> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_9> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_10> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_11> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_12> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_13> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_14> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_15> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_16> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_17> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_18> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_19> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_20> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_21> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_22> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_23> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_24> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_25> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_26> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_27> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_28> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_29> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_30> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lcd_control/j_31> has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ps2_keyboard_to_ascii/ascii_code_7> (without init value) has a constant value of 0 in block <lcd_ex1>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_ex1, actual ratio is 7.
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_0 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_1 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_2 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_3 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_4 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_5 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_6 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_7 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <lcd_ex1> :
	Found 2-bit shift register for signal <ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_data/flipflops_0>.
	Found 2-bit shift register for signal <ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/flipflops_0>.
Unit <lcd_ex1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 178
 Flip-Flops                                            : 178
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lcd_ex1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 551
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 45
#      LUT2                        : 39
#      LUT3                        : 34
#      LUT4                        : 32
#      LUT5                        : 67
#      LUT6                        : 123
#      MUXCY                       : 106
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 180
#      FD                          : 19
#      FD_1                        : 11
#      FDE                         : 104
#      FDR                         : 15
#      FDRE                        : 31
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 3
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             180  out of  11440     1%  
 Number of Slice LUTs:                  363  out of   5720     6%  
    Number used as Logic:               353  out of   5720     6%  
    Number used as Memory:               10  out of   1440     0%  
       Number used as RAM:                8
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    420
   Number with an unused Flip Flop:     240  out of    420    57%  
   Number with an unused LUT:            57  out of    420    13%  
   Number of fully used LUT-FF pairs:   123  out of    420    29%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  23  out of    102    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                 | Load  |
------------------------------------------------------------+-------------------------------------------------------+-------+
clk                                                         | BUFGP                                                 | 117   |
ps2_keyboard_to_ascii/ascii_new                             | BUFG                                                  | 35    |
lcd_control/DIVIDER1/qs                                     | BUFG                                                  | 22    |
ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result| NONE(ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_10)| 11    |
------------------------------------------------------------+-------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.545ns (Maximum Frequency: 152.779MHz)
   Minimum input arrival time before clock: 3.459ns
   Maximum output required time after clock: 4.210ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2_keyboard_to_ascii/ascii_new'
  Clock period: 5.896ns (frequency: 169.593MHz)
  Total number of paths / destination ports: 24265 / 84
-------------------------------------------------------------------------
Delay:               5.896ns (Levels of Logic = 10)
  Source:            message_rom/pointer_4 (FF)
  Destination:       message_rom/pointer_31 (FF)
  Source Clock:      ps2_keyboard_to_ascii/ascii_new rising
  Destination Clock: ps2_keyboard_to_ascii/ascii_new rising

  Data Path: message_rom/pointer_4 to message_rom/pointer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.028  message_rom/pointer_4 (message_rom/pointer_4)
     LUT5:I0->O            1   0.203   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_lut<0> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<0> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<1> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<2> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<3> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<4> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<5> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<5>)
     MUXCY:CI->O          20   0.213   1.093  message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<6> (message_rom/Mcompar_pointer[31]_GND_5_o_LessThan_4_o_cy<6>)
     LUT6:I5->O            1   0.205   0.580  message_rom/GND_5_o_pointer[31]_AND_1_o_1 (message_rom/GND_5_o_pointer[31]_AND_1_o)
     LUT2:I1->O           35   0.205   1.334  message_rom/_n0041_inv1 (message_rom/_n0041_inv)
     FDE:CE                    0.322          message_rom/pointer_0
    ----------------------------------------
    Total                      5.896ns (1.862ns logic, 4.034ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.545ns (frequency: 152.779MHz)
  Total number of paths / destination ports: 4531 / 203
-------------------------------------------------------------------------
Delay:               6.545ns (Levels of Logic = 6)
  Source:            ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_7_1 (FF)
  Destination:       ps2_keyboard_to_ascii/ascii_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_7_1 to ps2_keyboard_to_ascii/ascii_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.845  ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_7_1 (ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_7_1)
     LUT3:I0->O           16   0.205   1.005  ps2_keyboard_to_ascii/GND_8_o_GND_8_o_select_52_OUT<4>21 (ps2_keyboard_to_ascii/GND_8_o_GND_8_o_select_52_OUT<4>2)
     LUT5:I4->O            4   0.205   0.684  ps2_keyboard_to_ascii/GND_8_o_ps2_code[7]_equal_111_o<7>11 (ps2_keyboard_to_ascii/GND_8_o_ps2_code[7]_equal_111_o<7>1)
     LUT5:I4->O            1   0.205   0.580  ps2_keyboard_to_ascii/Mmux_state[1]_ascii[7]_wide_mux_136_OUT151111_SW0 (N48)
     LUT6:I5->O            3   0.205   0.651  ps2_keyboard_to_ascii/out311 (ps2_keyboard_to_ascii/out31)
     LUT6:I5->O            7   0.205   1.002  ps2_keyboard_to_ascii/out31 (ps2_keyboard_to_ascii/n0100)
     LUT6:I3->O            1   0.205   0.000  ps2_keyboard_to_ascii/Mmux_state[1]_ascii[7]_wide_mux_136_OUT618 (ps2_keyboard_to_ascii/state[1]_ascii[7]_wide_mux_136_OUT<1>)
     FDE:D                     0.102          ps2_keyboard_to_ascii/ascii_1
    ----------------------------------------
    Total                      6.545ns (1.779ns logic, 4.766ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lcd_control/DIVIDER1/qs'
  Clock period: 4.803ns (frequency: 208.192MHz)
  Total number of paths / destination ports: 185 / 27
-------------------------------------------------------------------------
Delay:               4.803ns (Levels of Logic = 14)
  Source:            lcd_control/j_1 (FF)
  Destination:       lcd_control/state_FSM_FFd2 (FF)
  Source Clock:      lcd_control/DIVIDER1/qs rising
  Destination Clock: lcd_control/DIVIDER1/qs rising

  Data Path: lcd_control/j_1 to lcd_control/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   0.830  lcd_control/j_1 (lcd_control/j_1)
     LUT1:I0->O            1   0.205   0.000  lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<1>_rt (lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<1> (lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<2> (lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<3> (lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_cy<3>)
     XORCY:CI->O           3   0.180   0.898  lcd_control/Madd_j[31]_GND_6_o_add_9_OUT_xor<4> (lcd_control/j[31]_GND_6_o_add_9_OUT<4>)
     LUT4:I0->O            1   0.203   0.000  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_lut<0>1 (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<0> (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<1> (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<2> (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<3> (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<4> (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<4>)
     MUXCY:CI->O           2   0.019   0.845  lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<5> (lcd_control/Mcompar_j[31]_GND_6_o_LessThan_14_o_cy<5>)
     LUT4:I1->O            1   0.205   0.000  lcd_control/state_FSM_FFd2-In1_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_lut (lcd_control/state_FSM_FFd2-In1_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_lut)
     MUXCY:S->O            1   0.411   0.000  lcd_control/state_FSM_FFd2-In1_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (lcd_control/state_FSM_FFd2-In)
     FDR:D                     0.102          lcd_control/state_FSM_FFd2
    ----------------------------------------
    Total                      4.803ns (2.230ns logic, 2.573ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result'
  Clock period: 1.293ns (frequency: 773.545MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.293ns (Levels of Logic = 0)
  Source:            ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7 (FF)
  Destination:       ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_6 (FF)
  Source Clock:      ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result falling
  Destination Clock: ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result falling

  Data Path: ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7 to ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.447   0.744  ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7 (ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7)
     FD_1:D                    0.102          ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_6
    ----------------------------------------
    Total                      1.293ns (0.549ns logic, 0.744ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lcd_control/DIVIDER1/qs'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.459ns (Levels of Logic = 2)
  Source:            lcd_rst (PAD)
  Destination:       lcd_control/lcd_data_7 (FF)
  Destination Clock: lcd_control/DIVIDER1/qs rising

  Data Path: lcd_rst to lcd_control/lcd_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  lcd_rst_IBUF (lcd_rst_IBUF)
     LUT2:I0->O           14   0.203   0.957  lcd_control/_n0099_inv1 (lcd_control/_n0099_inv)
     FDE:CE                    0.322          lcd_control/j_0
    ----------------------------------------
    Total                      3.459ns (1.747ns logic, 1.712ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            ps2_data (PAD)
  Destination:       ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0 (FF)
  Destination Clock: clk rising

  Data Path: ps2_data to ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ps2_data_IBUF (ps2_data_IBUF)
     SRLC16E:D                -0.060          ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lcd_control/DIVIDER1/qs'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 1)
  Source:            lcd_control/e (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      lcd_control/DIVIDER1/qs rising

  Data Path: lcd_control/e to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            25   0.447   1.192  lcd_control/e (lcd_control/e)
     OBUF:I->O                 2.571          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      4.210ns (3.018ns logic, 1.192ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
clk                                                         |    6.545|         |         |         |
lcd_control/DIVIDER1/qs                                     |    1.128|         |         |         |
ps2_keyboard_to_ascii/ascii_new                             |    1.601|         |         |         |
ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result|         |    5.169|         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock lcd_control/DIVIDER1/qs
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk                    |    2.707|         |         |         |
lcd_control/DIVIDER1/qs|    4.803|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2_keyboard_to_ascii/ascii_new
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |    5.292|         |         |         |
ps2_keyboard_to_ascii/ascii_new|    5.896|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
clk                                                         |         |         |    1.128|         |
ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result|         |         |    1.293|         |
------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.07 secs
 
--> 

Total memory usage is 4502496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    4 (   0 filtered)

