// Seed: 2899546994
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  always @(posedge 1'b0 or posedge id_0) id_1 = id_0;
endmodule
