/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright (c) 2021 StarFive Technology Co., Ltd. */

/******************************************************************
*
* isp_clkgen controller C MACRO generated by ezchip
*
******************************************************************/

#ifndef _ISP_CLKGEN_MACRO_H_
#define _ISP_CLKGEN_MACRO_H_

//#define ISP_CLKGEN_BASE_ADDR 0x0
#define dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x0
#define dphy_refclk_ispcore_2x_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x4
#define dphy_txclkesc_in_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x8
#define clk_mipi_rx0_pxl_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0xC
#define clk_mipi_rx1_pxl_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x10
#define clk_mipi_rx0_pxl_0_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x14
#define clk_mipi_rx0_pxl_1_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x18
#define clk_mipi_rx0_pxl_2_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x1C
#define clk_mipi_rx0_pxl_3_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x20
#define clk_mipi_rx0_sys0_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x24
#define clk_mipi_rx1_pxl_0_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x28
#define clk_mipi_rx1_pxl_1_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x2C
#define clk_mipi_rx1_pxl_2_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x30
#define clk_mipi_rx1_pxl_3_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x34
#define clk_mipi_rx1_sys1_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x38
#define clk_isp0_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x3C
#define clk_isp0_2x_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x40
#define clk_isp0_mipi_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x44
#define clk_isp1_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x48
#define clk_isp1_2x_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x4C
#define clk_isp1_mipi_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x50
#define clk_dom4_apb_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x54
#define clk_csi2rx0_apb_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x58
#define clk_vin_axi_wr_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x5C
#define clk_vin_axi_rd_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x60
#define clk_c_isp0_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x64
#define clk_c_isp1_ctrl_REG_ADDR  ISP_CLKGEN_BASE_ADDR + 0x68

#define _ENABLE_CLOCK_dphy_cfgclk_ispcore_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_dphy_cfgclk_ispcore_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_dphy_cfgclk_ispcore_2x_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_dphy_cfgclk_ispcore_2x_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1F); \
	_ezchip_macro_read_value_ |= (div&0x1F); \
	MA_OUTW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_dphy_cfgclk_ispcore_2x_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(dphy_cfgclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x1f;\
}

#define _ENABLE_CLOCK_dphy_refclk_ispcore_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_dphy_refclk_ispcore_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_dphy_refclk_ispcore_2x_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_dphy_refclk_ispcore_2x_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1F); \
	_ezchip_macro_read_value_ |= (div&0x1F); \
	MA_OUTW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_dphy_refclk_ispcore_2x_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(dphy_refclk_ispcore_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x1f;\
}

#define _ENABLE_CLOCK_dphy_txclkesc_in_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_txclkesc_in_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(dphy_txclkesc_in_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_dphy_txclkesc_in_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_txclkesc_in_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(dphy_txclkesc_in_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_dphy_txclkesc_in_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(dphy_txclkesc_in_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_dphy_txclkesc_in_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(dphy_txclkesc_in_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3F); \
	_ezchip_macro_read_value_ |= (div&0x3F); \
	MA_OUTW(dphy_txclkesc_in_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_dphy_txclkesc_in_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(dphy_txclkesc_in_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x3f;\
}

#define _ENABLE_CLOCK_clk_mipi_rx0_pxl_ {}

#define _DIVIDE_CLOCK_clk_mipi_rx0_pxl_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1F); \
	_ezchip_macro_read_value_ |= (div&0x1F); \
	MA_OUTW(clk_mipi_rx0_pxl_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_mipi_rx0_pxl_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x1f;\
}

#define _ENABLE_CLOCK_clk_mipi_rx1_pxl_ {}

#define _DIVIDE_CLOCK_clk_mipi_rx1_pxl_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1F); \
	_ezchip_macro_read_value_ |= (div&0x1F); \
	MA_OUTW(clk_mipi_rx1_pxl_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_mipi_rx1_pxl_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x1f;\
}

#define _ENABLE_CLOCK_clk_mipi_rx0_pxl_0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx0_pxl_0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx0_pxl_0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_0_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx0_pxl_1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx0_pxl_1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx0_pxl_1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_1_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx0_pxl_2_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_2_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx0_pxl_2_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_2_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx0_pxl_2_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_2_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx0_pxl_3_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_3_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_3_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx0_pxl_3_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_3_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_pxl_3_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx0_pxl_3_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_pxl_3_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx0_sys0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_sys0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_sys0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx0_sys0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_sys0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx0_sys0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx0_sys0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_sys0_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_clk_mipi_rx0_sys0_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_sys0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1F); \
	_ezchip_macro_read_value_ |= (div&0x1F); \
	MA_OUTW(clk_mipi_rx0_sys0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_mipi_rx0_sys0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx0_sys0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x1f;\
}

#define _ENABLE_CLOCK_clk_mipi_rx1_pxl_0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx1_pxl_0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx1_pxl_0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_0_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx1_pxl_1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx1_pxl_1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx1_pxl_1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_1_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx1_pxl_2_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_2_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx1_pxl_2_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_2_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx1_pxl_2_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_2_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx1_pxl_3_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_3_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_3_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx1_pxl_3_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_3_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_pxl_3_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx1_pxl_3_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_pxl_3_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_mipi_rx1_sys1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_sys1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_sys1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_mipi_rx1_sys1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_sys1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_mipi_rx1_sys1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_mipi_rx1_sys1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_sys1_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_clk_mipi_rx1_sys1_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_sys1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1F); \
	_ezchip_macro_read_value_ |= (div&0x1F); \
	MA_OUTW(clk_mipi_rx1_sys1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_mipi_rx1_sys1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_mipi_rx1_sys1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x1f;\
}

#define _ENABLE_CLOCK_clk_isp0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_isp0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_isp0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp0_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_clk_isp0_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3); \
	_ezchip_macro_read_value_ |= (div&0x3); \
	MA_OUTW(clk_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_isp0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x3;\
}

#define _ENABLE_CLOCK_clk_isp0_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_isp0_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_isp0_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_isp0_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_isp0_2x_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp0_2x_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_isp0_mipi_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_isp0_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_isp0_mipi_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_isp0_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_isp0_mipi_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp0_mipi_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _SWITCH_CLOCK_clk_isp0_mipi_SOURCE_clk_mipi_rx0_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<24); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
	MA_OUTW(clk_isp0_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_isp0_mipi_SOURCE_clk_mipi_rx1_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<24); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
	MA_OUTW(clk_isp0_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_SOURCE_STATUS_clk_isp0_mipi_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp0_mipi_ctrl_REG_ADDR) >> 24; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_isp1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_isp1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_isp1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp1_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _DIVIDE_CLOCK_clk_isp1_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3); \
	_ezchip_macro_read_value_ |= (div&0x3); \
	MA_OUTW(clk_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_isp1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x3;\
}

#define _ENABLE_CLOCK_clk_isp1_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_isp1_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_isp1_2x_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_2x_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_isp1_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_isp1_2x_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp1_2x_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_isp1_mipi_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_isp1_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_isp1_mipi_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_isp1_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_isp1_mipi_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp1_mipi_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _SWITCH_CLOCK_clk_isp1_mipi_SOURCE_clk_mipi_rx0_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<24); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
	MA_OUTW(clk_isp1_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_isp1_mipi_SOURCE_clk_mipi_rx1_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_mipi_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<24); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
	MA_OUTW(clk_isp1_mipi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_SOURCE_STATUS_clk_isp1_mipi_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_isp1_mipi_ctrl_REG_ADDR) >> 24; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_dom4_apb_ {}

#define _DIVIDE_CLOCK_clk_dom4_apb_(div) { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_dom4_apb_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x7); \
	_ezchip_macro_read_value_ |= (div&0x7); \
	MA_OUTW(clk_dom4_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_DIVIDE_STATUS_clk_dom4_apb_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_dom4_apb_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= 0x7;\
}

#define _ENABLE_CLOCK_clk_csi2rx0_apb_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_csi2rx0_apb_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
	MA_OUTW(clk_csi2rx0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _DISABLE_CLOCK_clk_csi2rx0_apb_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_csi2rx0_apb_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<31); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
	MA_OUTW(clk_csi2rx0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_ENABLE_STATUS_clk_csi2rx0_apb_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_csi2rx0_apb_ctrl_REG_ADDR) >> 31; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_vin_axi_wr_ {}

#define _SWITCH_CLOCK_clk_vin_axi_wr_SOURCE_clk_mipi_rx0_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_wr_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
	MA_OUTW(clk_vin_axi_wr_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_vin_axi_wr_SOURCE_clk_mipi_rx1_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_wr_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
	MA_OUTW(clk_vin_axi_wr_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_vin_axi_wr_SOURCE_clk_dvp_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_wr_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
	MA_OUTW(clk_vin_axi_wr_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_SOURCE_STATUS_clk_vin_axi_wr_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_vin_axi_wr_ctrl_REG_ADDR) >> 24; \
	_ezchip_macro_read_value_ &= 0x3;\
}

#define _ENABLE_CLOCK_clk_vin_axi_rd_ {}

#define _SWITCH_CLOCK_clk_vin_axi_rd_SOURCE_clk_mipi_rx0_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_rd_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<24); \
	_ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
	MA_OUTW(clk_vin_axi_rd_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_vin_axi_rd_SOURCE_clk_mipi_rx1_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_rd_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x1<<24); \
	_ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
	MA_OUTW(clk_vin_axi_rd_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_SOURCE_STATUS_clk_vin_axi_rd_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_vin_axi_rd_ctrl_REG_ADDR) >> 24; \
	_ezchip_macro_read_value_ &= 0x1;\
}

#define _ENABLE_CLOCK_clk_c_isp0_ {}

#define _SWITCH_CLOCK_clk_c_isp0_SOURCE_clk_mipi_rx0_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
	MA_OUTW(clk_c_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_c_isp0_SOURCE_clk_mipi_rx1_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
	MA_OUTW(clk_c_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_c_isp0_SOURCE_clk_dvp_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
	MA_OUTW(clk_c_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_c_isp0_SOURCE_clk_isp0_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp0_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x3&0x3)<<24; \
	MA_OUTW(clk_c_isp0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_SOURCE_STATUS_clk_c_isp0_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_c_isp0_ctrl_REG_ADDR) >> 24; \
	_ezchip_macro_read_value_ &= 0x3;\
}

#define _ENABLE_CLOCK_clk_c_isp1_ {}

#define _SWITCH_CLOCK_clk_c_isp1_SOURCE_clk_mipi_rx0_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
	MA_OUTW(clk_c_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_c_isp1_SOURCE_clk_mipi_rx1_pxl_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
	MA_OUTW(clk_c_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_c_isp1_SOURCE_clk_dvp_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
	MA_OUTW(clk_c_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _SWITCH_CLOCK_clk_c_isp1_SOURCE_clk_isp1_ { \
	uint32_t _ezchip_macro_read_value_=MA_INW(clk_c_isp1_ctrl_REG_ADDR); \
	_ezchip_macro_read_value_ &= ~(0x3<<24); \
	_ezchip_macro_read_value_ |= (0x3&0x3)<<24; \
	MA_OUTW(clk_c_isp1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
}

#define _GET_CLOCK_SOURCE_STATUS_clk_c_isp1_(_ezchip_macro_read_value_) { \
	_ezchip_macro_read_value_=MA_INW(clk_c_isp1_ctrl_REG_ADDR) >> 24; \
	_ezchip_macro_read_value_ &= 0x3;\
}

#endif //_ISP_CLKGEN_MACRO_H_
