<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p373" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_373{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_373{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_373{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_373{left:87px;bottom:979px;letter-spacing:-0.18px;}
#t5_373{left:143px;bottom:979px;letter-spacing:-0.15px;}
#t6_373{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t7_373{left:429px;bottom:979px;letter-spacing:-0.1px;}
#t8_373{left:523px;bottom:979px;letter-spacing:-0.12px;}
#t9_373{left:190px;bottom:955px;letter-spacing:-0.13px;}
#ta_373{left:523px;bottom:955px;letter-spacing:-0.12px;}
#tb_373{left:523px;bottom:933px;letter-spacing:-0.11px;}
#tc_373{left:523px;bottom:917px;letter-spacing:-0.12px;}
#td_373{left:523px;bottom:900px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#te_373{left:523px;bottom:883px;letter-spacing:-0.11px;}
#tf_373{left:190px;bottom:859px;letter-spacing:-0.14px;}
#tg_373{left:522px;bottom:859px;letter-spacing:-0.11px;}
#th_373{left:523px;bottom:837px;letter-spacing:-0.1px;}
#ti_373{left:523px;bottom:820px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tj_373{left:523px;bottom:804px;letter-spacing:-0.11px;}
#tk_373{left:190px;bottom:779px;letter-spacing:-0.13px;}
#tl_373{left:523px;bottom:779px;letter-spacing:-0.13px;}
#tm_373{left:87px;bottom:755px;letter-spacing:-0.18px;}
#tn_373{left:143px;bottom:755px;letter-spacing:-0.15px;}
#to_373{left:190px;bottom:755px;letter-spacing:-0.15px;}
#tp_373{left:429px;bottom:755px;letter-spacing:-0.13px;}
#tq_373{left:523px;bottom:755px;letter-spacing:-0.13px;}
#tr_373{left:523px;bottom:733px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ts_373{left:87px;bottom:709px;letter-spacing:-0.18px;}
#tt_373{left:143px;bottom:709px;letter-spacing:-0.15px;}
#tu_373{left:190px;bottom:709px;letter-spacing:-0.15px;}
#tv_373{left:429px;bottom:709px;letter-spacing:-0.13px;}
#tw_373{left:522px;bottom:709px;letter-spacing:-0.12px;}
#tx_373{left:523px;bottom:687px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ty_373{left:87px;bottom:663px;letter-spacing:-0.16px;}
#tz_373{left:143px;bottom:663px;letter-spacing:-0.14px;}
#t10_373{left:190px;bottom:663px;letter-spacing:-0.15px;}
#t11_373{left:429px;bottom:663px;letter-spacing:-0.12px;}
#t12_373{left:523px;bottom:663px;letter-spacing:-0.12px;}
#t13_373{left:523px;bottom:642px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t14_373{left:83px;bottom:617px;letter-spacing:-0.15px;}
#t15_373{left:143px;bottom:617px;letter-spacing:-0.17px;}
#t16_373{left:190px;bottom:617px;letter-spacing:-0.15px;}
#t17_373{left:429px;bottom:617px;letter-spacing:-0.11px;}
#t18_373{left:523px;bottom:617px;letter-spacing:-0.12px;}
#t19_373{left:523px;bottom:596px;letter-spacing:-0.11px;}
#t1a_373{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t1b_373{left:190px;bottom:554px;letter-spacing:-0.11px;}
#t1c_373{left:523px;bottom:554px;letter-spacing:-0.11px;}
#t1d_373{left:523px;bottom:533px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1e_373{left:523px;bottom:516px;letter-spacing:-0.1px;}
#t1f_373{left:523px;bottom:495px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1g_373{left:523px;bottom:474px;letter-spacing:-0.11px;}
#t1h_373{left:523px;bottom:452px;letter-spacing:-0.1px;}
#t1i_373{left:523px;bottom:435px;letter-spacing:-0.11px;}
#t1j_373{left:523px;bottom:419px;letter-spacing:-0.11px;}
#t1k_373{left:523px;bottom:402px;letter-spacing:-0.11px;}
#t1l_373{left:190px;bottom:377px;letter-spacing:-0.14px;}
#t1m_373{left:523px;bottom:377px;letter-spacing:-0.12px;}
#t1n_373{left:82px;bottom:353px;letter-spacing:-0.17px;}
#t1o_373{left:143px;bottom:353px;letter-spacing:-0.17px;}
#t1p_373{left:190px;bottom:353px;letter-spacing:-0.15px;}
#t1q_373{left:429px;bottom:353px;letter-spacing:-0.12px;}
#t1r_373{left:523px;bottom:353px;letter-spacing:-0.14px;}
#t1s_373{left:190px;bottom:328px;}
#t1t_373{left:523px;bottom:328px;letter-spacing:-0.13px;}
#t1u_373{left:190px;bottom:304px;}
#t1v_373{left:523px;bottom:304px;letter-spacing:-0.13px;}
#t1w_373{left:523px;bottom:283px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1x_373{left:523px;bottom:266px;letter-spacing:-0.12px;}
#t1y_373{left:523px;bottom:249px;letter-spacing:-0.11px;}
#t1z_373{left:523px;bottom:232px;letter-spacing:-0.12px;}
#t20_373{left:523px;bottom:215px;letter-spacing:-0.11px;}
#t21_373{left:523px;bottom:199px;letter-spacing:-0.11px;}
#t22_373{left:190px;bottom:174px;letter-spacing:-0.14px;}
#t23_373{left:523px;bottom:174px;letter-spacing:-0.12px;}
#t24_373{left:82px;bottom:150px;letter-spacing:-0.18px;}
#t25_373{left:143px;bottom:150px;letter-spacing:-0.15px;}
#t26_373{left:190px;bottom:150px;letter-spacing:-0.15px;}
#t27_373{left:429px;bottom:150px;letter-spacing:-0.13px;}
#t28_373{left:522px;bottom:150px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t29_373{left:82px;bottom:125px;letter-spacing:-0.16px;}
#t2a_373{left:143px;bottom:125px;letter-spacing:-0.17px;}
#t2b_373{left:190px;bottom:125px;letter-spacing:-0.13px;}
#t2c_373{left:430px;bottom:125px;letter-spacing:-0.14px;}
#t2d_373{left:523px;bottom:125px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2e_373{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2f_373{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2g_373{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2h_373{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t2i_373{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2j_373{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2k_373{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2l_373{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_373{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t2n_373{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2o_373{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2p_373{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_373{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_373{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_373{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_373{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_373{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts373" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg373Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg373" style="-webkit-user-select: none;"><object width="935" height="1210" data="373/373.svg" type="image/svg+xml" id="pdf373" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_373" class="t s1_373">Vol. 4 </span><span id="t2_373" class="t s1_373">2-357 </span>
<span id="t3_373" class="t s2_373">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_373" class="t s3_373">E4H </span><span id="t5_373" class="t s3_373">228 </span><span id="t6_373" class="t s3_373">MSR_PMG_IO_CAPTURE_BASE </span><span id="t7_373" class="t s3_373">Tile </span><span id="t8_373" class="t s3_373">Power Management IO Capture Base (R/W) </span>
<span id="t9_373" class="t s3_373">15:0 </span><span id="ta_373" class="t s3_373">LVL_2 Base Address (R/W) </span>
<span id="tb_373" class="t s3_373">Microcode will compare IO-read zone to this base </span>
<span id="tc_373" class="t s3_373">address to determine if an MWAIT(C2/3/4) needs to be </span>
<span id="td_373" class="t s3_373">issued instead of the IO-read. Should be programmed to </span>
<span id="te_373" class="t s3_373">the chipset Plevel_2 IO address. </span>
<span id="tf_373" class="t s3_373">22:16 </span><span id="tg_373" class="t s3_373">C-State Range (R/W) </span>
<span id="th_373" class="t s3_373">The IO-port block size in which IO-redirection will be </span>
<span id="ti_373" class="t s3_373">executed (0-127). Should be programmed based on the </span>
<span id="tj_373" class="t s3_373">number of LVLx registers existing in the chipset. </span>
<span id="tk_373" class="t s3_373">63:23 </span><span id="tl_373" class="t s3_373">Reserved </span>
<span id="tm_373" class="t s3_373">E7H </span><span id="tn_373" class="t s3_373">231 </span><span id="to_373" class="t s3_373">IA32_MPERF </span><span id="tp_373" class="t s3_373">Thread </span><span id="tq_373" class="t s3_373">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="tr_373" class="t s3_373">See Table 2-2. </span>
<span id="ts_373" class="t s3_373">E8H </span><span id="tt_373" class="t s3_373">232 </span><span id="tu_373" class="t s3_373">IA32_APERF </span><span id="tv_373" class="t s3_373">Thread </span><span id="tw_373" class="t s3_373">Actual Performance Frequency Clock Count (R/W) </span>
<span id="tx_373" class="t s3_373">See Table 2-2. </span>
<span id="ty_373" class="t s3_373">FEH </span><span id="tz_373" class="t s3_373">254 </span><span id="t10_373" class="t s3_373">IA32_MTRRCAP </span><span id="t11_373" class="t s3_373">Core </span><span id="t12_373" class="t s3_373">Memory Type Range Register (R) </span>
<span id="t13_373" class="t s3_373">See Table 2-2. </span>
<span id="t14_373" class="t s3_373">13CH </span><span id="t15_373" class="t s3_373">316 </span><span id="t16_373" class="t s3_373">MSR_FEATURE_CONFIG </span><span id="t17_373" class="t s3_373">Core </span><span id="t18_373" class="t s3_373">AES Configuration (RW-L) </span>
<span id="t19_373" class="t s3_373">Privileged post-BIOS agent must provide a #GP handler </span>
<span id="t1a_373" class="t s3_373">to handle unsuccessful read of this MSR. </span>
<span id="t1b_373" class="t s3_373">1:0 </span><span id="t1c_373" class="t s3_373">AES Configuration (RW-L) </span>
<span id="t1d_373" class="t s3_373">Upon a successful read of this MSR, the configuration of </span>
<span id="t1e_373" class="t s3_373">AES instruction set availability is as follows: </span>
<span id="t1f_373" class="t s3_373">11b: AES instructions are not available until next RESET. </span>
<span id="t1g_373" class="t s3_373">Otherwise, AES instructions are available. </span>
<span id="t1h_373" class="t s3_373">Note, the AES instruction set is not available if read is </span>
<span id="t1i_373" class="t s3_373">unsuccessful. If the configuration is not 01b, AES </span>
<span id="t1j_373" class="t s3_373">instructions can be mis-configured if a privileged agent </span>
<span id="t1k_373" class="t s3_373">unintentionally writes 11b. </span>
<span id="t1l_373" class="t s3_373">63:2 </span><span id="t1m_373" class="t s3_373">Reserved </span>
<span id="t1n_373" class="t s3_373">140H </span><span id="t1o_373" class="t s3_373">320 </span><span id="t1p_373" class="t s3_373">MISC_FEATURE_ENABLES </span><span id="t1q_373" class="t s3_373">Thread </span><span id="t1r_373" class="t s3_373">MISC_FEATURE_ENABLES </span>
<span id="t1s_373" class="t s3_373">0 </span><span id="t1t_373" class="t s3_373">Reserved </span>
<span id="t1u_373" class="t s3_373">1 </span><span id="t1v_373" class="t s3_373">User Mode MONITOR and MWAIT (R/W) </span>
<span id="t1w_373" class="t s3_373">If set to 1, the MONITOR and MWAIT instructions do not </span>
<span id="t1x_373" class="t s3_373">cause invalid-opcode exceptions when executed with </span>
<span id="t1y_373" class="t s3_373">CPL &gt; 0 or in virtual-8086 mode. If MWAIT is executed </span>
<span id="t1z_373" class="t s3_373">when CPL &gt; 0 or in virtual-8086 mode, and if EAX </span>
<span id="t20_373" class="t s3_373">indicates a C-state other than C0 or C1, the instruction </span>
<span id="t21_373" class="t s3_373">operates as if EAX indicated the C-state C1. </span>
<span id="t22_373" class="t s3_373">63:2 </span><span id="t23_373" class="t s3_373">Reserved </span>
<span id="t24_373" class="t s3_373">174H </span><span id="t25_373" class="t s3_373">372 </span><span id="t26_373" class="t s3_373">IA32_SYSENTER_CS </span><span id="t27_373" class="t s3_373">Thread </span><span id="t28_373" class="t s3_373">See Table 2-2. </span>
<span id="t29_373" class="t s3_373">175H </span><span id="t2a_373" class="t s3_373">373 </span><span id="t2b_373" class="t s3_373">IA32_SYSENTER_ESP </span><span id="t2c_373" class="t s3_373">Thread </span><span id="t2d_373" class="t s3_373">See Table 2-2. </span>
<span id="t2e_373" class="t s4_373">Table 2-53. </span><span id="t2f_373" class="t s4_373">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t2g_373" class="t s4_373">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t2h_373" class="t s4_373">(Contd.) </span>
<span id="t2i_373" class="t s5_373">Register </span>
<span id="t2j_373" class="t s5_373">Address </span><span id="t2k_373" class="t s5_373">Register Name / Bit Fields </span>
<span id="t2l_373" class="t s5_373">(Former MSR Name) </span>
<span id="t2m_373" class="t s5_373">Scope </span><span id="t2n_373" class="t s5_373">Bit Description </span>
<span id="t2o_373" class="t s5_373">Hex </span><span id="t2p_373" class="t s5_373">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
