// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_HH_
#define _dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_fadd_32ns_3bkb.h"
#include "dense_fmul_32ns_3cud.h"
#include "dense_fdiv_32ns_3dEe.h"
#include "dense_fexp_32ns_3eOg.h"
#include "dense_mux_32_32_1_1.h"

namespace ap_rtl {

struct dense : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > flat_array_address0;
    sc_out< sc_logic > flat_array_ce0;
    sc_in< sc_lv<32> > flat_array_q0;
    sc_out< sc_lv<3> > flat_array_address1;
    sc_out< sc_logic > flat_array_ce1;
    sc_in< sc_lv<32> > flat_array_q1;
    sc_out< sc_lv<2> > prediction_address0;
    sc_out< sc_logic > prediction_ce0;
    sc_out< sc_logic > prediction_we0;
    sc_out< sc_lv<32> > prediction_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<32> > ap_var_for_const11;
    sc_signal< sc_lv<32> > ap_var_for_const12;
    sc_signal< sc_lv<32> > ap_var_for_const13;
    sc_signal< sc_lv<32> > ap_var_for_const14;
    sc_signal< sc_lv<32> > ap_var_for_const15;
    sc_signal< sc_lv<32> > ap_var_for_const16;
    sc_signal< sc_lv<32> > ap_var_for_const17;
    sc_signal< sc_lv<32> > ap_var_for_const18;
    sc_signal< sc_lv<32> > ap_var_for_const19;


    // Module declarations
    dense(sc_module_name name);
    SC_HAS_PROCESS(dense);

    ~dense();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U1;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U2;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U3;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U4;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U5;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U6;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U7;
    dense_fadd_32ns_3bkb<1,2,32,32,32>* dense_fadd_32ns_3bkb_U8;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U9;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U10;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U11;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U12;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U13;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U14;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U15;
    dense_fmul_32ns_3cud<1,2,32,32,32>* dense_fmul_32ns_3cud_U16;
    dense_fdiv_32ns_3dEe<1,5,32,32,32>* dense_fdiv_32ns_3dEe_U17;
    dense_fexp_32ns_3eOg<1,3,32,32,32>* dense_fexp_32ns_3eOg_U18;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U19;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U20;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U21;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U22;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U23;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U24;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U25;
    dense_mux_32_32_1_1<1,1,32,32,32,2,32>* dense_mux_32_32_1_1_U26;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > d_0_reg_231;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter2_reg;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter3_reg;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter4_reg;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter5_reg;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter6_reg;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter7_reg;
    sc_signal< sc_lv<2> > d_0_reg_231_pp0_iter8_reg;
    sc_signal< sc_lv<32> > sum_0_i_reg_243;
    sc_signal< sc_lv<2> > i_0_i_reg_255;
    sc_signal< sc_lv<2> > j_0_i_reg_266;
    sc_signal< sc_lv<2> > j_0_i_reg_266_pp2_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state25_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state26_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter7;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<2> > j_0_i_reg_266_pp2_iter2_reg;
    sc_signal< sc_lv<2> > j_0_i_reg_266_pp2_iter3_reg;
    sc_signal< sc_lv<2> > j_0_i_reg_266_pp2_iter4_reg;
    sc_signal< sc_lv<2> > j_0_i_reg_266_pp2_iter5_reg;
    sc_signal< sc_lv<2> > j_0_i_reg_266_pp2_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_278_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_892;
    sc_signal< sc_lv<1> > icmp_ln10_reg_892_pp1_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_363_p2;
    sc_signal< sc_lv<32> > reg_383;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906_pp2_iter1_reg;
    sc_signal< sc_lv<2> > add_ln26_fu_398_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln26_fu_456_p2;
    sc_signal< sc_lv<32> > flat_array_load_reg_711;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > flat_array_load_1_reg_716;
    sc_signal< sc_lv<32> > flat_array_load_2_reg_731;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > flat_array_load_3_reg_736;
    sc_signal< sc_lv<32> > flat_array_load_4_reg_751;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > flat_array_load_5_reg_756;
    sc_signal< sc_lv<32> > flat_array_load_6_reg_771;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > flat_array_load_7_reg_776;
    sc_signal< sc_lv<1> > icmp_ln29_fu_492_p2;
    sc_signal< sc_lv<1> > icmp_ln29_reg_781;
    sc_signal< sc_lv<2> > d_fu_498_p2;
    sc_signal< sc_lv<2> > d_reg_785;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_8_fu_504_p5;
    sc_signal< sc_lv<32> > grp_fu_319_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_517_p5;
    sc_signal< sc_lv<32> > grp_fu_324_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_530_p5;
    sc_signal< sc_lv<32> > grp_fu_283_p2;
    sc_signal< sc_lv<32> > grp_fu_329_p2;
    sc_signal< sc_lv<32> > tmp_10_fu_543_p5;
    sc_signal< sc_lv<32> > grp_fu_288_p2;
    sc_signal< sc_lv<32> > grp_fu_334_p2;
    sc_signal< sc_lv<32> > tmp_11_fu_556_p5;
    sc_signal< sc_lv<32> > grp_fu_293_p2;
    sc_signal< sc_lv<32> > grp_fu_339_p2;
    sc_signal< sc_lv<32> > tmp_12_fu_570_p5;
    sc_signal< sc_lv<32> > grp_fu_344_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_862;
    sc_signal< sc_lv<32> > tmp_6_reg_862_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_298_p2;
    sc_signal< sc_lv<32> > grp_fu_348_p2;
    sc_signal< sc_lv<32> > grp_fu_353_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_877;
    sc_signal< sc_lv<32> > tmp_7_reg_877_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_303_p2;
    sc_signal< sc_lv<32> > grp_fu_308_p2;
    sc_signal< sc_lv<1> > icmp_ln10_fu_599_p2;
    sc_signal< sc_lv<2> > i_fu_605_p2;
    sc_signal< sc_lv<2> > i_reg_896;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > tmp_13_fu_611_p5;
    sc_signal< sc_lv<1> > icmp_ln16_fu_624_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_906_pp2_iter6_reg;
    sc_signal< sc_lv<2> > j_fu_630_p2;
    sc_signal< sc_lv<2> > j_reg_910;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > tmp_14_fu_636_p5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state18;
    sc_signal< bool > ap_block_state19_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state21_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state24;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_lv<2> > phi_ln26_reg_220;
    sc_signal< sc_lv<2> > ap_phi_mux_d_0_phi_fu_235_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_i_0_i_phi_fu_259_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_i_phi_fu_270_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln18_fu_649_p1;
    sc_signal< sc_lv<32> > dense_array_0_0_fu_102;
    sc_signal< sc_lv<32> > select_ln26_4_fu_448_p3;
    sc_signal< sc_lv<32> > dense_array_1_0_fu_106;
    sc_signal< sc_lv<32> > select_ln26_3_fu_440_p3;
    sc_signal< sc_lv<32> > dense_array_2_0_fu_110;
    sc_signal< sc_lv<32> > select_ln26_1_fu_424_p3;
    sc_signal< sc_lv<32> > dense_array_2_fu_114;
    sc_signal< sc_lv<32> > grp_fu_313_p2;
    sc_signal< sc_lv<32> > dense_array_2_1_fu_118;
    sc_signal< sc_lv<32> > dense_array_2_2_fu_122;
    sc_signal< sc_lv<32> > grp_fu_357_p2;
    sc_signal< sc_lv<32> > grp_fu_278_p0;
    sc_signal< sc_lv<32> > grp_fu_278_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<32> > grp_fu_363_p1;
    sc_signal< sc_lv<1> > icmp_ln26_1_fu_404_p2;
    sc_signal< sc_lv<1> > icmp_ln26_2_fu_418_p2;
    sc_signal< sc_lv<32> > select_ln26_fu_410_p3;
    sc_signal< sc_lv<32> > select_ln26_2_fu_432_p3;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state17;
    static const sc_lv<13> ap_ST_fsm_pp1_stage0;
    static const sc_lv<13> ap_ST_fsm_pp1_stage1;
    static const sc_lv<13> ap_ST_fsm_state23;
    static const sc_lv<13> ap_ST_fsm_pp2_stage0;
    static const sc_lv<13> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_3F51D31D;
    static const sc_lv<32> ap_const_lv32_BE89F10E;
    static const sc_lv<32> ap_const_lv32_3E846572;
    static const sc_lv<32> ap_const_lv32_BC4063BE;
    static const sc_lv<32> ap_const_lv32_BF3E370A;
    static const sc_lv<32> ap_const_lv32_BF4F13EE;
    static const sc_lv<32> ap_const_lv32_3F4D9893;
    static const sc_lv<32> ap_const_lv32_3D1C62CF;
    static const sc_lv<32> ap_const_lv32_3F57E873;
    static const sc_lv<32> ap_const_lv32_BEE50E1E;
    static const sc_lv<32> ap_const_lv32_3ED7D03A;
    static const sc_lv<32> ap_const_lv32_BEF0CFC6;
    static const sc_lv<32> ap_const_lv32_3E267CA4;
    static const sc_lv<32> ap_const_lv32_BF2E109B;
    static const sc_lv<32> ap_const_lv32_BF189A92;
    static const sc_lv<32> ap_const_lv32_BE94B39A;
    static const sc_lv<32> ap_const_lv32_BC7F8EA1;
    static const sc_lv<32> ap_const_lv32_BE37171D;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const19();
    void thread_ap_clk_no_reset_();
    void thread_add_ln26_fu_398_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage0_iter5();
    void thread_ap_block_state13_pp0_stage0_iter6();
    void thread_ap_block_state14_pp0_stage0_iter7();
    void thread_ap_block_state15_pp0_stage0_iter8();
    void thread_ap_block_state16_pp0_stage0_iter9();
    void thread_ap_block_state18_pp1_stage0_iter0();
    void thread_ap_block_state19_pp1_stage1_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage1_iter1();
    void thread_ap_block_state22_pp1_stage0_iter2();
    void thread_ap_block_state24_pp2_stage0_iter0();
    void thread_ap_block_state25_pp2_stage0_iter1();
    void thread_ap_block_state26_pp2_stage0_iter2();
    void thread_ap_block_state27_pp2_stage0_iter3();
    void thread_ap_block_state28_pp2_stage0_iter4();
    void thread_ap_block_state29_pp2_stage0_iter5();
    void thread_ap_block_state30_pp2_stage0_iter6();
    void thread_ap_block_state31_pp2_stage0_iter7();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state7();
    void thread_ap_condition_pp1_exit_iter0_state18();
    void thread_ap_condition_pp2_exit_iter0_state24();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_d_0_phi_fu_235_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_259_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_270_p4();
    void thread_ap_ready();
    void thread_d_fu_498_p2();
    void thread_flat_array_address0();
    void thread_flat_array_address1();
    void thread_flat_array_ce0();
    void thread_flat_array_ce1();
    void thread_grp_fu_278_p0();
    void thread_grp_fu_278_p1();
    void thread_grp_fu_363_p1();
    void thread_i_fu_605_p2();
    void thread_icmp_ln10_fu_599_p2();
    void thread_icmp_ln16_fu_624_p2();
    void thread_icmp_ln26_1_fu_404_p2();
    void thread_icmp_ln26_2_fu_418_p2();
    void thread_icmp_ln26_fu_456_p2();
    void thread_icmp_ln29_fu_492_p2();
    void thread_j_fu_630_p2();
    void thread_prediction_address0();
    void thread_prediction_ce0();
    void thread_prediction_d0();
    void thread_prediction_we0();
    void thread_select_ln26_1_fu_424_p3();
    void thread_select_ln26_2_fu_432_p3();
    void thread_select_ln26_3_fu_440_p3();
    void thread_select_ln26_4_fu_448_p3();
    void thread_select_ln26_fu_410_p3();
    void thread_zext_ln18_fu_649_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
