 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Tue Mar 29 18:10:06 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.49
  Critical Path Slack:           8.07
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        3.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17482
  Buf/Inv Cell Count:            2381
  Buf Cell Count:                1547
  Inv Cell Count:                 834
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     16544
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31667.504078
  Noncombinational Area:  4454.100199
  Buf/Inv Area:           1901.239262
  Total Buffer Area:          1385.45
  Total Inverter Area:         515.79
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             36121.604277
  Design Area:           36121.604277


  Design Rules
  -----------------------------------
  Total Number of Nets:         22144
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-167

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  4.57
  Mapping Optimization:               17.87
  -----------------------------------------
  Overall Compile Time:               25.85
  Overall Compile Wall Clock Time:    26.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 3

  --------------------------------------------------------------------


1
