; Top Design: "Characteristics_of_chain_structure_lib:cell_1:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="Characteristics_of_chain_structure_lib:cell_1:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
V_Source:SRC1  N__1 0 Type="VtPulse" V_Tran=cos_pulse(time, 0 V,1.2 V,0 nsec,Tr,Tr,4.8 nsec,10 nsec) SaveCurrent=1 
Tran:Tran1 StartTime=0.0 nsec StopTime=100.0 nsec MaxTimeStep=1.0 psec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes ImpSkipTotalEnergy=1000 ImpLFEOn=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"


Tr=0 psec

Td_M=100 psec
Td_B=500 psec tune{ 0 psec to 1500 psec by 100 psec }
R:R1  N__1 N__2 R=50 Ohm Noise=yes 
#uselib "ckt" , "TLIND"
TLIND:TLD1  N__2 N__9 Z=50.0 Ohm Delay=500 psec 
#uselib "ckt" , "TLIND"
TLIND:TLD2  N__9 N__7 Z=50.0 Ohm Delay=Td_M 
#uselib "ckt" , "TLIND"
TLIND:TLD3  N__7 N__11 Z=50.0 Ohm Delay=Td_M 
#uselib "ckt" , "TLIND"
TLIND:TLD4  N__11 N__20 Z=50.0 Ohm Delay=Td_M 
#uselib "ckt" , "TLIND"
TLIND:TLD6  N__8 V_Rcv_1 Z=50.0 Ohm Delay=Td_B 

Cap=2pF
R:R2  V_Rcv_1 0 R=50 MOhm Noise=yes 
C:C1  V_Rcv_1 0 C=Cap 
R:R3  V_Rcv_2 0 R=50 MOhm Noise=yes 
#uselib "ckt" , "TLIND"
TLIND:TLD7  N__10 V_Rcv_2 Z=50.0 Ohm Delay=Td_B 
C:C2  V_Rcv_2 0 C=Cap 
R:R4  V_Rcv_3 0 R=50 MOhm Noise=yes 
#uselib "ckt" , "TLIND"
TLIND:TLD8  N__16 V_Rcv_3 Z=50.0 Ohm Delay=Td_B 
C:C3  V_Rcv_3 0 C=Cap 
R:R5  V_Rcv_4 0 R=50 MOhm Noise=yes 
#uselib "ckt" , "TLIND"
TLIND:TLD9  N__19 V_Rcv_4 Z=50.0 Ohm Delay=Td_B 
C:C4  V_Rcv_4 0 C=Cap 
R:R6  N__20 0 R=50 Ohm Noise=yes 

R_B=100 Ohm tune{ 25 Ohm to 100 Ohm by 5 Ohm }
R:R7  N__9 N__8 R=R_B Noise=yes 
R:R8  N__7 N__10 R=R_B Noise=yes 
R:R10  N__11 N__16 R=R_B Noise=yes 
R:R11  N__20 N__19 R=R_B Noise=yes 
