#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_rts0.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_rts0.inpad[0] (.input)                            0.000     0.000
_n416.in[0] (.names)                                                                  2.390     2.390
_n416.out[0] (.names)                                                                 0.118     2.508
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.D[0] (.latch)                         1.882     4.391
data arrival time                                                                               4.391

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -4.391
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -4.335


#Path 2
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n416.in[1] (.names)                                                                  1.402     1.715
_n416.out[0] (.names)                                                                 0.152     1.867
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.D[0] (.latch)                         1.882     3.750
data arrival time                                                                               3.750

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -3.750
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -3.694


#Path 3
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                                 0.000     0.000
clock source latency                                                                   0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda.outpad[0] (.output)                        2.386     2.699
data arrival time                                                                                2.699

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -2.699
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.699


#Path 4
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF.clk[0] (.latch)                            0.010     0.010
sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF.Q[0] (.latch) [clock-to-output]            0.303     0.313
out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl.outpad[0] (.output)                       2.371     2.684
data arrival time                                                                               2.684

clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -2.684
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.684


#Path 5
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_rts0.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^temp_reg1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_rts0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^temp_reg1_FF.D[0] (.latch)                             2.604     2.604
data arrival time                                                                          2.604

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^temp_reg1_FF.clk[0] (.latch)                           0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -2.604
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.548


#Path 6
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~9_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n111.in[2] (.names)                                                                  0.607     2.270
_n111.out[0] (.names)                                                                 0.152     2.422
sv_chip3_hierarchy_no_mem^vidin_addr_reg~9_FF.D[0] (.latch)                           0.096     2.518
data arrival time                                                                               2.518

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~9_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.518
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.462


#Path 7
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n321.in[2] (.names)                                                                  0.607     2.270
_n321.out[0] (.names)                                                                 0.150     2.420
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7_FF.D[0] (.latch)                            0.096     2.516
data arrival time                                                                               2.516

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.516
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.460


#Path 8
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n316.in[2] (.names)                                                                  0.607     2.270
_n316.out[0] (.names)                                                                 0.118     2.388
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6_FF.D[0] (.latch)                            0.096     2.484
data arrival time                                                                               2.484

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.484
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.428


#Path 9
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n311.in[2] (.names)                                                                  0.544     2.207
_n311.out[0] (.names)                                                                 0.152     2.359
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5_FF.D[0] (.latch)                            0.096     2.455
data arrival time                                                                               2.455

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.455
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.399


#Path 10
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n306.in[2] (.names)                                                                  0.531     2.194
_n306.out[0] (.names)                                                                 0.152     2.346
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4_FF.D[0] (.latch)                            0.096     2.442
data arrival time                                                                               2.442

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.442
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.386


#Path 11
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n246.in[2] (.names)                                                                  0.531     2.194
_n246.out[0] (.names)                                                                 0.150     2.344
sv_chip3_hierarchy_no_mem^vidin_addr_reg~2_FF.D[0] (.latch)                           0.096     2.440
data arrival time                                                                               2.440

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~2_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.440
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.384


#Path 12
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n231.in[2] (.names)                                                                  0.531     2.194
_n231.out[0] (.names)                                                                 0.150     2.344
sv_chip3_hierarchy_no_mem^vidin_addr_reg~1_FF.D[0] (.latch)                           0.096     2.440
data arrival time                                                                               2.440

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~1_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.440
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.384


#Path 13
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~15_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n201.in[2] (.names)                                                                  0.531     2.194
_n201.out[0] (.names)                                                                 0.150     2.344
sv_chip3_hierarchy_no_mem^vidin_addr_reg~15_FF.D[0] (.latch)                          0.096     2.440
data arrival time                                                                               2.440

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~15_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.440
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.384


#Path 14
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n296.in[2] (.names)                                                                  0.544     2.207
_n296.out[0] (.names)                                                                 0.118     2.325
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2_FF.D[0] (.latch)                            0.096     2.421
data arrival time                                                                               2.421

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.421
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.365


#Path 15
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~10_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n126.in[2] (.names)                                                                  0.544     2.207
_n126.out[0] (.names)                                                                 0.118     2.325
sv_chip3_hierarchy_no_mem^vidin_addr_reg~10_FF.D[0] (.latch)                          0.096     2.421
data arrival time                                                                               2.421

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~10_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.421
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.365


#Path 16
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n291.in[2] (.names)                                                                  0.531     2.194
_n291.out[0] (.names)                                                                 0.118     2.312
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1_FF.D[0] (.latch)                            0.096     2.408
data arrival time                                                                               2.408

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.408
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.352


#Path 17
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~11_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n141.in[2] (.names)                                                                  0.531     2.194
_n141.out[0] (.names)                                                                 0.118     2.312
sv_chip3_hierarchy_no_mem^vidin_addr_reg~11_FF.D[0] (.latch)                          0.096     2.408
data arrival time                                                                               2.408

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~11_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.408
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.352


#Path 18
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~8_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n276.in[2] (.names)                                                                  0.470     2.132
_n276.out[0] (.names)                                                                 0.152     2.284
sv_chip3_hierarchy_no_mem^vidin_addr_reg~8_FF.D[0] (.latch)                           0.096     2.380
data arrival time                                                                               2.380

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~8_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.380
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.324


#Path 19
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n266.in[2] (.names)                                                                  0.470     2.132
_n266.out[0] (.names)                                                                 0.152     2.284
sv_chip3_hierarchy_no_mem^vidin_addr_reg~6_FF.D[0] (.latch)                           0.096     2.380
data arrival time                                                                               2.380

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~6_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.380
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.324


#Path 20
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n301.in[2] (.names)                                                                  0.468     2.131
_n301.out[0] (.names)                                                                 0.152     2.283
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3_FF.D[0] (.latch)                            0.096     2.379
data arrival time                                                                               2.379

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.379
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.323


#Path 21
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n271.in[2] (.names)                                                                  0.470     2.132
_n271.out[0] (.names)                                                                 0.150     2.282
sv_chip3_hierarchy_no_mem^vidin_addr_reg~7_FF.D[0] (.latch)                           0.096     2.378
data arrival time                                                                               2.378

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~7_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.378
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.322


#Path 22
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~13_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n171.in[2] (.names)                                                                  0.470     2.132
_n171.out[0] (.names)                                                                 0.118     2.250
sv_chip3_hierarchy_no_mem^vidin_addr_reg~13_FF.D[0] (.latch)                          0.096     2.346
data arrival time                                                                               2.346

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~13_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.346
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.290


#Path 23
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~12_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n156.in[2] (.names)                                                                  0.468     2.131
_n156.out[0] (.names)                                                                 0.118     2.249
sv_chip3_hierarchy_no_mem^vidin_addr_reg~12_FF.D[0] (.latch)                          0.096     2.345
data arrival time                                                                               2.345

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~12_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.345
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.289


#Path 24
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n286.in[2] (.names)                                                                  0.468     2.131
_n286.out[0] (.names)                                                                 0.118     2.249
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0_FF.D[0] (.latch)                            0.096     2.345
data arrival time                                                                               2.345

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.345
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.289


#Path 25
Startpoint: sv_chip3_hierarchy_no_mem^iic_state~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                                 0.000     0.000
clock source latency                                                                   0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                                 0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~2_FF.clk[0] (.latch)                               0.010     0.010
sv_chip3_hierarchy_no_mem^iic_state~2_FF.Q[0] (.latch) [clock-to-output]               0.303     0.313
n386.in[2] (.names)                                                                    0.166     0.479
n386.out[0] (.names)                                                                   0.152     0.631
n382.in[1] (.names)                                                                    0.370     1.002
n382.out[0] (.names)                                                                   0.150     1.152
n376.in[0] (.names)                                                                    0.370     1.521
n376.out[0] (.names)                                                                   0.152     1.673
n180.in[0] (.names)                                                                    0.369     2.043
n180.out[0] (.names)                                                                   0.150     2.193
sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF.D[0] (.latch)                         0.096     2.289
data arrival time                                                                                2.289

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                                 0.000     0.000
clock source latency                                                                   0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                      0.000     0.010
cell setup time                                                                        0.046     0.056
data required time                                                                               0.056
------------------------------------------------------------------------------------------------------
data required time                                                                               0.056
data arrival time                                                                               -2.289
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.233


#Path 26
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~16_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n216.in[2] (.names)                                                                  0.372     2.035
_n216.out[0] (.names)                                                                 0.152     2.187
sv_chip3_hierarchy_no_mem^vidin_addr_reg~16_FF.D[0] (.latch)                          0.096     2.283
data arrival time                                                                               2.283

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~16_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.283
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.227


#Path 27
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n251.in[2] (.names)                                                                  0.372     2.035
_n251.out[0] (.names)                                                                 0.152     2.187
sv_chip3_hierarchy_no_mem^vidin_addr_reg~3_FF.D[0] (.latch)                           0.096     2.283
data arrival time                                                                               2.283

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~3_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.283
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.227


#Path 28
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n261.in[2] (.names)                                                                  0.372     2.035
_n261.out[0] (.names)                                                                 0.152     2.187
sv_chip3_hierarchy_no_mem^vidin_addr_reg~5_FF.D[0] (.latch)                           0.096     2.283
data arrival time                                                                               2.283

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~5_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.283
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.227


#Path 29
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n256.in[2] (.names)                                                                  0.372     2.035
_n256.out[0] (.names)                                                                 0.150     2.185
sv_chip3_hierarchy_no_mem^vidin_addr_reg~4_FF.D[0] (.latch)                           0.096     2.281
data arrival time                                                                               2.281

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~4_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.281
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.225


#Path 30
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~14_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n186.in[2] (.names)                                                                  0.372     2.035
_n186.out[0] (.names)                                                                 0.118     2.153
sv_chip3_hierarchy_no_mem^vidin_addr_reg~14_FF.D[0] (.latch)                          0.096     2.249
data arrival time                                                                               2.249

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~14_FF.clk[0] (.latch)                        0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.249
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.193


#Path 31
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
_n226.in[2] (.names)                                                                  0.203     1.866
_n226.out[0] (.names)                                                                 0.150     2.016
sv_chip3_hierarchy_no_mem^vidin_addr_reg~0_FF.D[0] (.latch)                           0.096     2.112
data arrival time                                                                               2.112

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg~0_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -2.112
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.056


#Path 32
Startpoint: sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~0_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n279.in[0] (.names)                                                          0.198     0.511
n279.out[0] (.names)                                                         0.160     0.671
n291.in[0] (.names)                                                          0.373     1.044
n291.out[0] (.names)                                                         0.162     1.206
n304.in[0] (.names)                                                          0.254     1.460
n304.out[0] (.names)                                                         0.152     1.612
_n206.in[1] (.names)                                                         0.203     1.815
_n206.out[0] (.names)                                                        0.118     1.933
sv_chip3_hierarchy_no_mem^vert~7_FF.D[0] (.latch)                            0.096     2.029
data arrival time                                                                      2.029

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~7_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -2.029
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.973


#Path 33
Startpoint: sv_chip3_hierarchy_no_mem^horiz~8_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~8_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~8_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n278.in[2] (.names)                                                          0.149     0.462
n278.out[0] (.names)                                                         0.150     0.612
n277.in[1] (.names)                                                          0.353     0.965
n277.out[0] (.names)                                                         0.118     1.083
n284.in[0] (.names)                                                          0.353     1.436
n284.out[0] (.names)                                                         0.152     1.588
_n131.in[0] (.names)                                                         0.203     1.791
_n131.out[0] (.names)                                                        0.118     1.909
sv_chip3_hierarchy_no_mem^vert~2_FF.D[0] (.latch)                            0.096     2.005
data arrival time                                                                      2.005

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~2_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -2.005
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.949


#Path 34
Startpoint: sv_chip3_hierarchy_no_mem^horiz~8_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~8_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~8_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n278.in[2] (.names)                                                          0.149     0.462
n278.out[0] (.names)                                                         0.150     0.612
n277.in[1] (.names)                                                          0.353     0.965
n277.out[0] (.names)                                                         0.118     1.083
n284.in[0] (.names)                                                          0.353     1.436
n284.out[0] (.names)                                                         0.152     1.588
_n116.in[1] (.names)                                                         0.203     1.791
_n116.out[0] (.names)                                                        0.118     1.909
sv_chip3_hierarchy_no_mem^vert~1_FF.D[0] (.latch)                            0.096     2.005
data arrival time                                                                      2.005

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~1_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -2.005
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.949


#Path 35
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~9_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n332.in[2] (.names)                                                          0.343     0.656
n332.out[0] (.names)                                                         0.150     0.806
n335.in[0] (.names)                                                          0.203     1.009
n335.out[0] (.names)                                                         0.150     1.159
n344.in[0] (.names)                                                          0.374     1.532
n344.out[0] (.names)                                                         0.160     1.692
_n406.in[0] (.names)                                                         0.000     1.692
_n406.out[0] (.names)                                                        0.118     1.810
sv_chip3_hierarchy_no_mem^horiz~9_FF.D[0] (.latch)                           0.096     1.906
data arrival time                                                                      1.906

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~9_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.906
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.850


#Path 36
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n481.in[2] (.names)                                                                1.617     1.617
_n481.out[0] (.names)                                                               0.152     1.769
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF.D[0] (.latch)                         0.096     1.865
data arrival time                                                                             1.865

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.865
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.809


#Path 37
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n221.in[2] (.names)                                                                 1.617     1.617
_n221.out[0] (.names)                                                                0.152     1.769
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF.D[0] (.latch)                         0.096     1.865
data arrival time                                                                              1.865

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.865
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.809


#Path 38
Startpoint: sv_chip3_hierarchy_no_mem^horiz~8_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~8_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~8_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n278.in[2] (.names)                                                          0.149     0.462
n278.out[0] (.names)                                                         0.150     0.612
n277.in[1] (.names)                                                          0.353     0.965
n277.out[0] (.names)                                                         0.118     1.083
_n101.in[1] (.names)                                                         0.535     1.618
_n101.out[0] (.names)                                                        0.150     1.768
sv_chip3_hierarchy_no_mem^vert~0_FF.D[0] (.latch)                            0.096     1.864
data arrival time                                                                      1.864

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~0_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.864
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.808


#Path 39
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n412.in[2] (.names)                                                                 0.203     0.989
n412.out[0] (.names)                                                                0.118     1.107
n200.in[0] (.names)                                                                 0.468     1.575
n200.out[0] (.names)                                                                0.152     1.727
sv_chip3_hierarchy_no_mem^iic_state~4_FF.D[0] (.latch)                              0.096     1.823
data arrival time                                                                             1.823

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~4_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.823
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.767


#Path 40
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n412.in[2] (.names)                                                                 0.203     0.989
n412.out[0] (.names)                                                                0.118     1.107
n210.in[0] (.names)                                                                 0.468     1.575
n210.out[0] (.names)                                                                0.152     1.727
sv_chip3_hierarchy_no_mem^iic_state~6_FF.D[0] (.latch)                              0.096     1.823
data arrival time                                                                             1.823

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~6_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.823
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.767


#Path 41
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n412.in[2] (.names)                                                                 0.203     0.989
n412.out[0] (.names)                                                                0.118     1.107
n205.in[0] (.names)                                                                 0.468     1.575
n205.out[0] (.names)                                                                0.150     1.725
sv_chip3_hierarchy_no_mem^iic_state~5_FF.D[0] (.latch)                              0.096     1.821
data arrival time                                                                             1.821

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~5_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.821
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.765


#Path 42
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n332.in[2] (.names)                                                          0.343     0.656
n332.out[0] (.names)                                                         0.150     0.806
n335.in[0] (.names)                                                          0.203     1.009
n335.out[0] (.names)                                                         0.150     1.159
_n366.in[0] (.names)                                                         0.374     1.532
_n366.out[0] (.names)                                                        0.152     1.684
sv_chip3_hierarchy_no_mem^horiz~5_FF.D[0] (.latch)                           0.096     1.780
data arrival time                                                                      1.780

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~5_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.780
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.724


#Path 43
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n332.in[2] (.names)                                                          0.343     0.656
n332.out[0] (.names)                                                         0.150     0.806
n335.in[0] (.names)                                                          0.203     1.009
n335.out[0] (.names)                                                         0.150     1.159
_n376.in[0] (.names)                                                         0.374     1.532
_n376.out[0] (.names)                                                        0.152     1.684
sv_chip3_hierarchy_no_mem^horiz~6_FF.D[0] (.latch)                           0.096     1.780
data arrival time                                                                      1.780

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~6_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.780
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.724


#Path 44
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~9_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
n332.in[0] (.names)                                                              0.553     0.553
n332.out[0] (.names)                                                             0.118     0.671
n335.in[0] (.names)                                                              0.203     0.874
n335.out[0] (.names)                                                             0.150     1.024
n344.in[0] (.names)                                                              0.374     1.398
n344.out[0] (.names)                                                             0.160     1.558
_n406.in[0] (.names)                                                             0.000     1.558
_n406.out[0] (.names)                                                            0.118     1.676
sv_chip3_hierarchy_no_mem^horiz~9_FF.D[0] (.latch)                               0.096     1.772
data arrival time                                                                          1.772

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~9_FF.clk[0] (.latch)                             0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.772
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.716


#Path 45
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~8_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n332.in[2] (.names)                                                          0.343     0.656
n332.out[0] (.names)                                                         0.150     0.806
n335.in[0] (.names)                                                          0.203     1.009
n335.out[0] (.names)                                                         0.150     1.159
_n396.in[0] (.names)                                                         0.374     1.532
_n396.out[0] (.names)                                                        0.128     1.660
sv_chip3_hierarchy_no_mem^horiz~8_FF.D[0] (.latch)                           0.107     1.767
data arrival time                                                                      1.767

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~8_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.767
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.711


#Path 46
Startpoint: sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n486.in[1] (.names)                                                                1.206     1.519
_n486.out[0] (.names)                                                               0.150     1.669
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF.D[0] (.latch)                         0.096     1.765
data arrival time                                                                             1.765

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.765
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.709


#Path 47
Startpoint: sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_new_data_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
_n281.in[1] (.names)                                                                  1.200     1.513
_n281.out[0] (.names)                                                                 0.150     1.663
sv_chip3_hierarchy_no_mem^vidin_new_data_FF.D[0] (.latch)                             0.096     1.759
data arrival time                                                                               1.759

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_new_data_FF.clk[0] (.latch)                           0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -1.759
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.703


#Path 48
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n332.in[2] (.names)                                                          0.343     0.656
n332.out[0] (.names)                                                         0.150     0.806
n335.in[0] (.names)                                                          0.203     1.009
n335.out[0] (.names)                                                         0.150     1.159
_n386.in[0] (.names)                                                         0.374     1.532
_n386.out[0] (.names)                                                        0.118     1.650
sv_chip3_hierarchy_no_mem^horiz~7_FF.D[0] (.latch)                           0.096     1.746
data arrival time                                                                      1.746

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~7_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.746
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.690


#Path 49
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n412.in[2] (.names)                                                                 0.203     0.989
n412.out[0] (.names)                                                                0.118     1.107
n190.in[3] (.names)                                                                 0.372     1.478
n190.out[0] (.names)                                                                0.150     1.628
sv_chip3_hierarchy_no_mem^iic_state~2_FF.D[0] (.latch)                              0.096     1.724
data arrival time                                                                             1.724

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~2_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.724
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.668


#Path 50
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n412.in[2] (.names)                                                                 0.203     0.989
n412.out[0] (.names)                                                                0.118     1.107
n185.in[2] (.names)                                                                 0.372     1.478
n185.out[0] (.names)                                                                0.150     1.628
sv_chip3_hierarchy_no_mem^iic_state~1_FF.D[0] (.latch)                              0.096     1.724
data arrival time                                                                             1.724

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~1_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.724
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.668


#Path 51
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n412.in[2] (.names)                                                                 0.203     0.989
n412.out[0] (.names)                                                                0.118     1.107
n195.in[4] (.names)                                                                 0.372     1.478
n195.out[0] (.names)                                                                0.128     1.606
sv_chip3_hierarchy_no_mem^iic_state~3_FF.D[0] (.latch)                              0.107     1.713
data arrival time                                                                             1.713

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~3_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.713
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.657


#Path 52
Startpoint: sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~0_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n279.in[0] (.names)                                                          0.198     0.511
n279.out[0] (.names)                                                         0.160     0.671
n291.in[0] (.names)                                                          0.373     1.044
n291.out[0] (.names)                                                         0.162     1.206
_n146.in[1] (.names)                                                         0.254     1.460
_n146.out[0] (.names)                                                        0.150     1.610
sv_chip3_hierarchy_no_mem^vert~3_FF.D[0] (.latch)                            0.096     1.706
data arrival time                                                                      1.706

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~3_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.706
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.650


#Path 53
Startpoint: sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~0_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n279.in[0] (.names)                                                          0.198     0.511
n279.out[0] (.names)                                                         0.160     0.671
n291.in[0] (.names)                                                          0.373     1.044
n291.out[0] (.names)                                                         0.162     1.206
_n176.in[0] (.names)                                                         0.254     1.460
_n176.out[0] (.names)                                                        0.150     1.610
sv_chip3_hierarchy_no_mem^vert~5_FF.D[0] (.latch)                            0.096     1.706
data arrival time                                                                      1.706

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~5_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.706
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.650


#Path 54
Startpoint: sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~0_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n279.in[0] (.names)                                                          0.198     0.511
n279.out[0] (.names)                                                         0.160     0.671
n291.in[0] (.names)                                                          0.373     1.044
n291.out[0] (.names)                                                         0.162     1.206
_n191.in[0] (.names)                                                         0.254     1.460
_n191.out[0] (.names)                                                        0.128     1.588
sv_chip3_hierarchy_no_mem^vert~6_FF.D[0] (.latch)                            0.107     1.695
data arrival time                                                                      1.695

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~6_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.695
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.639


#Path 55
Startpoint: sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~0_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n279.in[0] (.names)                                                          0.198     0.511
n279.out[0] (.names)                                                         0.160     0.671
n291.in[0] (.names)                                                          0.373     1.044
n291.out[0] (.names)                                                         0.162     1.206
_n161.in[0] (.names)                                                         0.254     1.460
_n161.out[0] (.names)                                                        0.118     1.578
sv_chip3_hierarchy_no_mem^vert~4_FF.D[0] (.latch)                            0.096     1.674
data arrival time                                                                      1.674

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^vert~4_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.674
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.618


#Path 56
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
n332.in[0] (.names)                                                              0.553     0.553
n332.out[0] (.names)                                                             0.118     0.671
n335.in[0] (.names)                                                              0.203     0.874
n335.out[0] (.names)                                                             0.150     1.024
_n376.in[0] (.names)                                                             0.374     1.398
_n376.out[0] (.names)                                                            0.152     1.550
sv_chip3_hierarchy_no_mem^horiz~6_FF.D[0] (.latch)                               0.096     1.646
data arrival time                                                                          1.646

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~6_FF.clk[0] (.latch)                             0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.646
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.590


#Path 57
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
n332.in[0] (.names)                                                              0.553     0.553
n332.out[0] (.names)                                                             0.118     0.671
n335.in[0] (.names)                                                              0.203     0.874
n335.out[0] (.names)                                                             0.150     1.024
_n366.in[0] (.names)                                                             0.374     1.398
_n366.out[0] (.names)                                                            0.152     1.550
sv_chip3_hierarchy_no_mem^horiz~5_FF.D[0] (.latch)                               0.096     1.646
data arrival time                                                                          1.646

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~5_FF.clk[0] (.latch)                             0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.646
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.590


#Path 58
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~8_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
n332.in[0] (.names)                                                              0.553     0.553
n332.out[0] (.names)                                                             0.118     0.671
n335.in[0] (.names)                                                              0.203     0.874
n335.out[0] (.names)                                                             0.150     1.024
_n396.in[0] (.names)                                                             0.374     1.398
_n396.out[0] (.names)                                                            0.128     1.526
sv_chip3_hierarchy_no_mem^horiz~8_FF.D[0] (.latch)                               0.107     1.633
data arrival time                                                                          1.633

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~8_FF.clk[0] (.latch)                             0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.633
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.577


#Path 59
Startpoint: sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~0_FF.clk[0] (.latch)                                 0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~0_FF.Q[0] (.latch) [clock-to-output]                 0.303     0.313
_n221.in[1] (.names)                                                                 1.056     1.369
_n221.out[0] (.names)                                                                0.150     1.519
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF.D[0] (.latch)                         0.096     1.615
data arrival time                                                                              1.615

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.615
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.559


#Path 60
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
n332.in[0] (.names)                                                              0.553     0.553
n332.out[0] (.names)                                                             0.118     0.671
n335.in[0] (.names)                                                              0.203     0.874
n335.out[0] (.names)                                                             0.150     1.024
_n386.in[0] (.names)                                                             0.374     1.398
_n386.out[0] (.names)                                                            0.118     1.516
sv_chip3_hierarchy_no_mem^horiz~7_FF.D[0] (.latch)                               0.096     1.612
data arrival time                                                                          1.612

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~7_FF.clk[0] (.latch)                             0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.612
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.556


#Path 61
Startpoint: sv_chip3_hierarchy_no_mem^iic_stop_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_stop_FF.clk[0] (.latch)                               0.010     0.010
sv_chip3_hierarchy_no_mem^iic_stop_FF.Q[0] (.latch) [clock-to-output]               0.303     0.313
n422.in[0] (.names)                                                                 0.323     0.636
n422.out[0] (.names)                                                                0.150     0.786
n225.in[2] (.names)                                                                 0.526     1.312
n225.out[0] (.names)                                                                0.152     1.464
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.D[0] (.latch)                         0.096     1.560
data arrival time                                                                             1.560

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.560
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.504


#Path 62
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n165.in[2] (.names)                                                                 0.449     1.235
n165.out[0] (.names)                                                                0.160     1.395
sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF.D[0] (.latch)                         0.107     1.502
data arrival time                                                                             1.502

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.502
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.446


#Path 63
Startpoint: sv_chip3_hierarchy_no_mem^iic_stop_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_stop_FF.clk[0] (.latch)                               0.010     0.010
sv_chip3_hierarchy_no_mem^iic_stop_FF.Q[0] (.latch) [clock-to-output]               0.303     0.313
n422.in[0] (.names)                                                                 0.323     0.636
n422.out[0] (.names)                                                                0.150     0.786
n230.in[0] (.names)                                                                 0.468     1.254
n230.out[0] (.names)                                                                0.152     1.406
sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF.D[0] (.latch)                         0.096     1.502
data arrival time                                                                             1.502

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.502
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.446


#Path 64
Startpoint: sv_chip3_hierarchy_no_mem^iic_state~4_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~4_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^iic_state~4_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n372.in[2] (.names)                                                              0.168     0.481
n372.out[0] (.names)                                                             0.152     0.633
n371.in[1] (.names)                                                              0.457     1.090
n371.out[0] (.names)                                                             0.160     1.250
n175.in[4] (.names)                                                              0.000     1.250
n175.out[0] (.names)                                                             0.152     1.402
sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF.D[0] (.latch)                         0.096     1.498
data arrival time                                                                          1.498

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.498
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.442


#Path 65
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n215.in[1] (.names)                                                                 0.467     1.253
n215.out[0] (.names)                                                                0.128     1.381
sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF.D[0] (.latch)                         0.107     1.488
data arrival time                                                                             1.488

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.488
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.432


#Path 66
Startpoint: sv_chip3_hierarchy_no_mem^iic_stop_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_stop_FF.clk[0] (.latch)                               0.010     0.010
sv_chip3_hierarchy_no_mem^iic_stop_FF.Q[0] (.latch) [clock-to-output]               0.303     0.313
n422.in[0] (.names)                                                                 0.323     0.636
n422.out[0] (.names)                                                                0.150     0.786
n220.in[2] (.names)                                                                 0.452     1.238
n220.out[0] (.names)                                                                0.150     1.388
sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF.D[0] (.latch)                         0.096     1.484
data arrival time                                                                             1.484

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.484
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.428


#Path 67
Startpoint: sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_state~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n367.in[0] (.names)                                                                 0.323     0.636
n367.out[0] (.names)                                                                0.150     0.786
n170.in[2] (.names)                                                                 0.371     1.157
n170.out[0] (.names)                                                                0.160     1.317
sv_chip3_hierarchy_no_mem^iic_state~0_FF.D[0] (.latch)                              0.107     1.424
data arrival time                                                                             1.424

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~0_FF.clk[0] (.latch)                            0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.424
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.368


#Path 68
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n277.in[2] (.names)                                                              0.337     0.337
n277.out[0] (.names)                                                             0.152     0.489
n284.in[0] (.names)                                                              0.353     0.843
n284.out[0] (.names)                                                             0.152     0.995
_n116.in[1] (.names)                                                             0.203     1.198
_n116.out[0] (.names)                                                            0.118     1.316
sv_chip3_hierarchy_no_mem^vert~1_FF.D[0] (.latch)                                0.096     1.412
data arrival time                                                                          1.412

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~1_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.412
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.356


#Path 69
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n277.in[2] (.names)                                                              0.337     0.337
n277.out[0] (.names)                                                             0.152     0.489
n284.in[0] (.names)                                                              0.353     0.843
n284.out[0] (.names)                                                             0.152     0.995
_n131.in[0] (.names)                                                             0.203     1.198
_n131.out[0] (.names)                                                            0.118     1.316
sv_chip3_hierarchy_no_mem^vert~2_FF.D[0] (.latch)                                0.096     1.412
data arrival time                                                                          1.412

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~2_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.412
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.356


#Path 70
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                         0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]         0.303     0.313
n332.in[2] (.names)                                                          0.343     0.656
n332.out[0] (.names)                                                         0.150     0.806
_n356.in[0] (.names)                                                         0.352     1.157
_n356.out[0] (.names)                                                        0.152     1.309
sv_chip3_hierarchy_no_mem^horiz~4_FF.D[0] (.latch)                           0.096     1.405
data arrival time                                                                      1.405

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                       0.000     0.000
clock source latency                                                         0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~4_FF.clk[0] (.latch)                         0.010     0.010
clock uncertainty                                                            0.000     0.010
cell setup time                                                              0.046     0.056
data required time                                                                     0.056
--------------------------------------------------------------------------------------------
data required time                                                                     0.056
data arrival time                                                                     -1.405
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.349


#Path 71
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n291.in[2] (.names)                                                              0.337     0.337
n291.out[0] (.names)                                                             0.160     0.497
n304.in[0] (.names)                                                              0.254     0.752
n304.out[0] (.names)                                                             0.152     0.904
_n206.in[1] (.names)                                                             0.203     1.107
_n206.out[0] (.names)                                                            0.118     1.225
sv_chip3_hierarchy_no_mem^vert~7_FF.D[0] (.latch)                                0.096     1.321
data arrival time                                                                          1.321

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~7_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.321
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.265


#Path 72
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                            0.000     0.000
_n166.in[2] (.names)                                                                  1.029     1.029
_n166.out[0] (.names)                                                                 0.150     1.179
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF.D[0] (.latch)                         0.096     1.275
data arrival time                                                                               1.275

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -1.275
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.219


#Path 73
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                            0.000     0.000
_n181.in[2] (.names)                                                                  1.029     1.029
_n181.out[0] (.names)                                                                 0.150     1.179
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF.D[0] (.latch)                         0.096     1.275
data arrival time                                                                               1.275

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -1.275
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.219


#Path 74
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^horiz~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
n332.in[0] (.names)                                                              0.553     0.553
n332.out[0] (.names)                                                             0.118     0.671
_n356.in[0] (.names)                                                             0.352     1.023
_n356.out[0] (.names)                                                            0.152     1.175
sv_chip3_hierarchy_no_mem^horiz~4_FF.D[0] (.latch)                               0.096     1.271
data arrival time                                                                          1.271

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~4_FF.clk[0] (.latch)                             0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.271
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.215


#Path 75
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~0_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n277.in[2] (.names)                                                              0.337     0.337
n277.out[0] (.names)                                                             0.152     0.489
_n101.in[1] (.names)                                                             0.535     1.025
_n101.out[0] (.names)                                                            0.150     1.175
sv_chip3_hierarchy_no_mem^vert~0_FF.D[0] (.latch)                                0.096     1.271
data arrival time                                                                          1.271

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~0_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.271
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.215


#Path 76
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n391.in[2] (.names)                                                                 1.029     1.029
_n391.out[0] (.names)                                                                0.118     1.147
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF.D[0] (.latch)                         0.096     1.243
data arrival time                                                                              1.243

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.243
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.187


#Path 77
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n411.in[2] (.names)                                                                 1.029     1.029
_n411.out[0] (.names)                                                                0.118     1.147
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF.D[0] (.latch)                         0.096     1.243
data arrival time                                                                              1.243

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.243
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.187


#Path 78
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n401.in[2] (.names)                                                                 1.029     1.029
_n401.out[0] (.names)                                                                0.118     1.147
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF.D[0] (.latch)                         0.096     1.243
data arrival time                                                                              1.243

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.243
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.187


#Path 79
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n381.in[2] (.names)                                                                 1.029     1.029
_n381.out[0] (.names)                                                                0.118     1.147
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF.D[0] (.latch)                         0.096     1.243
data arrival time                                                                              1.243

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.243
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.187


#Path 80
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n371.in[2] (.names)                                                                 1.029     1.029
_n371.out[0] (.names)                                                                0.118     1.147
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF.D[0] (.latch)                         0.096     1.243
data arrival time                                                                              1.243

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.243
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.187


#Path 81
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n361.in[2] (.names)                                                                 1.029     1.029
_n361.out[0] (.names)                                                                0.118     1.147
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF.D[0] (.latch)                         0.096     1.243
data arrival time                                                                              1.243

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.243
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.187


#Path 82
Startpoint: sv_chip3_hierarchy_no_mem^iic_state~1_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Endpoint  : sv_chip3_hierarchy_no_mem^iic_stop_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v2)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                         0.000     0.000
clock source latency                                                           0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                         0.000     0.000
sv_chip3_hierarchy_no_mem^iic_state~1_FF.clk[0] (.latch)                       0.010     0.010
sv_chip3_hierarchy_no_mem^iic_state~1_FF.Q[0] (.latch) [clock-to-output]       0.303     0.313
n365.in[0] (.names)                                                            0.263     0.576
n365.out[0] (.names)                                                           0.150     0.726
n160.in[0] (.names)                                                            0.203     0.929
n160.out[0] (.names)                                                           0.160     1.089
sv_chip3_hierarchy_no_mem^iic_stop_FF.D[0] (.latch)                            0.107     1.196
data arrival time                                                                        1.196

clock sv_chip3_hierarchy_no_mem^tm3_clk_v2 (rise edge)                         0.000     0.000
clock source latency                                                           0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v2.inpad[0] (.input)                         0.000     0.000
sv_chip3_hierarchy_no_mem^iic_stop_FF.clk[0] (.latch)                          0.010     0.010
clock uncertainty                                                              0.000     0.010
cell setup time                                                                0.046     0.056
data required time                                                                       0.056
----------------------------------------------------------------------------------------------
data required time                                                                       0.056
data arrival time                                                                       -1.196
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.140


#Path 83
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^creg1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                       0.000     0.000
sv_chip3_hierarchy_no_mem^creg1_FF.D[0] (.latch)                                 1.179     1.179
data arrival time                                                                          1.179

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^creg1_FF.clk[0] (.latch)                               0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -1.179
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -1.123


#Path 84
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n341.in[2] (.names)                                                                 0.931     0.931
_n341.out[0] (.names)                                                                0.152     1.083
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF.D[0] (.latch)                         0.096     1.179
data arrival time                                                                              1.179

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.179
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.123


#Path 85
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                            0.000     0.000
_n196.in[2] (.names)                                                                  0.931     0.931
_n196.out[0] (.names)                                                                 0.150     1.081
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF.D[0] (.latch)                         0.096     1.177
data arrival time                                                                               1.177

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -1.177
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.121


#Path 86
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                           0.000     0.000
_n351.in[2] (.names)                                                                 0.931     0.931
_n351.out[0] (.names)                                                                0.150     1.081
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF.D[0] (.latch)                         0.096     1.177
data arrival time                                                                              1.177

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.177
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.121


#Path 87
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                            0.000     0.000
_n106.in[2] (.names)                                                                  0.832     0.832
_n106.out[0] (.names)                                                                 0.152     0.984
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF.D[0] (.latch)                         0.096     1.080
data arrival time                                                                               1.080

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -1.080
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.024


#Path 88
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n436.in[2] (.names)                                                                0.832     0.832
_n436.out[0] (.names)                                                               0.152     0.984
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF.D[0] (.latch)                         0.096     1.080
data arrival time                                                                             1.080

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.080
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.024


#Path 89
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n496.in[2] (.names)                                                                0.832     0.832
_n496.out[0] (.names)                                                               0.152     0.984
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF.D[0] (.latch)                         0.096     1.080
data arrival time                                                                             1.080

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.080
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.024


#Path 90
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n466.in[2] (.names)                                                                0.832     0.832
_n466.out[0] (.names)                                                               0.152     0.984
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF.D[0] (.latch)                         0.096     1.080
data arrival time                                                                             1.080

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.080
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.024


#Path 91
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n461.in[2] (.names)                                                                0.832     0.832
_n461.out[0] (.names)                                                               0.152     0.984
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF.D[0] (.latch)                         0.096     1.080
data arrival time                                                                             1.080

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.080
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.024


#Path 92
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n491.in[2] (.names)                                                                0.832     0.832
_n491.out[0] (.names)                                                               0.150     0.982
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF.D[0] (.latch)                         0.096     1.078
data arrival time                                                                             1.078

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.078
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.022


#Path 93
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n486.in[2] (.names)                                                                0.832     0.832
_n486.out[0] (.names)                                                               0.150     0.982
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF.D[0] (.latch)                         0.096     1.078
data arrival time                                                                             1.078

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.078
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.022


#Path 94
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n431.in[2] (.names)                                                                0.832     0.832
_n431.out[0] (.names)                                                               0.150     0.982
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF.D[0] (.latch)                         0.096     1.078
data arrival time                                                                             1.078

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -1.078
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.022


#Path 95
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                    0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                            0.000     0.000
_n136.in[2] (.names)                                                                  0.832     0.832
_n136.out[0] (.names)                                                                 0.150     0.982
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF.D[0] (.latch)                         0.096     1.078
data arrival time                                                                               1.078

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                                0.000     0.000
clock source latency                                                                  0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                                0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                     0.000     0.010
cell setup time                                                                       0.046     0.056
data required time                                                                              0.056
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.056
data arrival time                                                                              -1.078
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.022


#Path 96
Startpoint: sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^horiz~2_FF.clk[0] (.latch)                                 0.010     0.010
sv_chip3_hierarchy_no_mem^horiz~2_FF.Q[0] (.latch) [clock-to-output]                 0.303     0.313
_n341.in[1] (.names)                                                                 0.513     0.826
_n341.out[0] (.names)                                                                0.150     0.976
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF.D[0] (.latch)                         0.096     1.072
data arrival time                                                                              1.072

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                               0.000     0.000
clock source latency                                                                 0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                               0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                    0.000     0.010
cell setup time                                                                      0.046     0.056
data required time                                                                             0.056
----------------------------------------------------------------------------------------------------
data required time                                                                             0.056
data arrival time                                                                             -1.072
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.016


#Path 97
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n291.in[2] (.names)                                                              0.337     0.337
n291.out[0] (.names)                                                             0.160     0.497
_n146.in[1] (.names)                                                             0.254     0.752
_n146.out[0] (.names)                                                            0.150     0.902
sv_chip3_hierarchy_no_mem^vert~3_FF.D[0] (.latch)                                0.096     0.998
data arrival time                                                                          0.998

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~3_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -0.998
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -0.942


#Path 98
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~5_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n291.in[2] (.names)                                                              0.337     0.337
n291.out[0] (.names)                                                             0.160     0.497
_n176.in[0] (.names)                                                             0.254     0.752
_n176.out[0] (.names)                                                            0.150     0.902
sv_chip3_hierarchy_no_mem^vert~5_FF.D[0] (.latch)                                0.096     0.998
data arrival time                                                                          0.998

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~5_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -0.998
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -0.942


#Path 99
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vert~6_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_href.inpad[0] (.input)                       0.000     0.000
n291.in[2] (.names)                                                              0.337     0.337
n291.out[0] (.names)                                                             0.160     0.497
_n191.in[0] (.names)                                                             0.254     0.752
_n191.out[0] (.names)                                                            0.128     0.880
sv_chip3_hierarchy_no_mem^vert~6_FF.D[0] (.latch)                                0.107     0.987
data arrival time                                                                          0.987

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                           0.000     0.000
clock source latency                                                             0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                           0.000     0.000
sv_chip3_hierarchy_no_mem^vert~6_FF.clk[0] (.latch)                              0.010     0.010
clock uncertainty                                                                0.000     0.010
cell setup time                                                                  0.046     0.056
data required time                                                                         0.056
------------------------------------------------------------------------------------------------
data required time                                                                         0.056
data arrival time                                                                         -0.987
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -0.931


#Path 100
Startpoint: sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF.D[0] (.latch clocked by sv_chip3_hierarchy_no_mem^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_vidin_cref.inpad[0] (.input)                          0.000     0.000
_n456.in[2] (.names)                                                                0.728     0.728
_n456.out[0] (.names)                                                               0.152     0.880
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF.D[0] (.latch)                         0.096     0.976
data arrival time                                                                             0.976

clock sv_chip3_hierarchy_no_mem^tm3_clk_v0 (rise edge)                              0.000     0.000
clock source latency                                                                0.000     0.000
sv_chip3_hierarchy_no_mem^tm3_clk_v0.inpad[0] (.input)                              0.000     0.000
sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF.clk[0] (.latch)                       0.010     0.010
clock uncertainty                                                                   0.000     0.010
cell setup time                                                                     0.046     0.056
data required time                                                                            0.056
---------------------------------------------------------------------------------------------------
data required time                                                                            0.056
data arrival time                                                                            -0.976
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -0.920


#End of timing report
