* Z:\mnt\design.r\spice\examples\1963.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=50m
? Missing component
XU1 IN IN 0 OUT OUT LT1963
.tran 1
.lib LT1963.lib
.backanno
.end
