;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #-1, #-20
	SUB @121, 108
	DJN @12, #200
	JMN -1, @-20
	SUB -207, <-121
	SUB @121, 108
	JMZ 210, 30
	SLT @-127, 100
	DAT #-1, #-20
	MOV -7, <-20
	CMP @0, @75
	CMP @0, @75
	ADD 3, 320
	SUB @121, 108
	CMP @0, @2
	SUB <0, @2
	DJN 0, #2
	SUB @2, @10
	CMP @0, @2
	SUB @38, 9
	SUB @121, 106
	SUB <0, @2
	SUB <0, @2
	SLT @-127, 100
	JMP @210, 60
	JMP -7, @-20
	SLT 210, 30
	MOV 1, <-21
	ADD 210, 60
	CMP #12, 260
	SUB <0, @2
	SLT 210, 30
	ADD 210, 60
	ADD 210, 60
	DJN @121, 108
	SPL 0, <332
	MOV -7, <-20
	CMP -207, <-121
	SPL 0, <332
	SPL 0, <332
	JMN -1, @-20
	ADD 270, 60
	CMP -207, <-121
	MOV -7, <-20
	MOV -1, <-20
	ADD 210, 30
