Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,344
design__instance__area,4617.65
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001066065815393813
power__switching__total,0.00002286290873598773
power__leakage__total,0.0000015451577155545237
power__total,0.00013101464719511569
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25810843082294505
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2578008435252735
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10467194074428687
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.880907594025624
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104672
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26761452145111925
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2651879069175667
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5904539801996159
timing__setup__ws__corner:nom_slow_1p08V_125C,13.65487939147342
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.590454
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2617260371398478
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26058150819139225
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2845105342959559
timing__setup__ws__corner:nom_typ_1p20V_25C,14.441094950827665
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284511
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25810843082294505
clock__skew__worst_setup,0.2578008435252735
timing__hold__ws,0.10467194074428687
timing__setup__ws,13.65487939147342
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104672
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,344
design__instance__area__stdcell,4617.65
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.159551
design__instance__utilization__stdcell,0.159551
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,23
design__instance__area__class:inverter,125.194
design__instance__count__class:sequential_cell,33
design__instance__area__class:sequential_cell,1556.76
design__instance__count__class:multi_input_combinational_cell,212
design__instance__area__class:multi_input_combinational_cell,1961.37
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,59
design__instance__area__class:timing_repair_buffer,847.325
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5727.28
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,43
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,389
route__net__special,2
route__drc_errors__iter:0,156
route__wirelength__iter:0,6117
route__drc_errors__iter:1,88
route__wirelength__iter:1,6125
route__drc_errors__iter:2,67
route__wirelength__iter:2,6084
route__drc_errors__iter:3,7
route__wirelength__iter:3,6024
route__drc_errors__iter:4,0
route__wirelength__iter:4,5998
route__drc_errors,0
route__wirelength,5998
route__vias,1845
route__vias__singlecut,1845
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,232.98
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,45
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,45
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,45
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000996338
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000112406
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000122053
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000112406
design_powergrid__voltage__worst,0.0000112406
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000112406
design_powergrid__drop__worst__net:VPWR,0.00000996338
design_powergrid__voltage__worst__net:VGND,0.0000112406
design_powergrid__drop__worst__net:VGND,0.0000112406
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001390000000000000032391082004090687718189656152389943599700927734375
ir__drop__worst,0.0000099599999999999995069395464231121195552987046539783477783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
