VERSION 5.7 ;
ALIAS alias1 aliasValue1 1 ;
ALIAS alias2 aliasValue2 0 ;
DIVIDERCHAR ":" ;
BUSBITCHARS "[]" ;
DESIGN muk ;
TECHNOLOGY muk ;
UNITS DISTANCE MICRONS 100 ;
ARRAY muk ;
FLOORPLAN DEFAULT ;
HISTORY  04/05/99 Created from small.lef/def 5.2.all  ;
HISTORY  04/05/99 Added ACCURRENTDENSITY and DCCURRENTDENSITY statements (lef)  ;
HISTORY  04/05/99 Added FREQUENCY MEGAHERTZ keywords in the UNITS statement (lef)  ;
HISTORY  04/05/99 Removed CURRENTDEN from LAYER statement (lef)  ;
HISTORY  04/05/99 Added M2_TURN via (lef)  ;
HISTORY  04/05/99 Added + SHIELD in the SPECIALNETS section (def)  ;
HISTORY  04/05/99 Removed + SPACING from the SPECIALNETS section (def)  ;
HISTORY  04/05/99 Added a regular net ("my_net") with + SHIELDNET and + NOSHIELD (def)  ;
HISTORY  04/05/99 Added "VDD" special net (def)  ;
HISTORY  04/05/99 Added 2 components I1 and BUF (def)  ;

PROPERTYDEFINITIONS
REGION scum STRING ;
REGION center INTEGER ;
REGION area REAL ;
GROUP ggrp STRING ;
GROUP side INTEGER RANGE 0 25 ;
GROUP maxarea REAL ;
COMPONENT cc STRING ;
COMPONENT index INTEGER ;
COMPONENT size REAL ;
NET alt INTEGER ;
NET lastName STRING ;
NET MULTI_LINE STRING ;
NET length REAL ;
SPECIALNET contype STRING ;
SPECIALNET ind INTEGER ;
SPECIALNET maxlength REAL ;
DESIGN title STRING "Buffer" ;
DESIGN priority INTEGER 14 ;
DESIGN howbig REAL 15.16 ;
Parsed 50 number of lines!!
DESIGN estimatedArea REAL 1.72795e+11 ;
DESIGN deBlkAreaUtil REAL 0.995156 ;
ROW minlength REAL RANGE 1 100 ;
ROW firstName STRING ;
ROW idx INTEGER ;
COMPONENTPIN dpIgnoreTerm INTEGER ;
COMPONENTPIN dpBit STRING ;
COMPONENTPIN realProperty REAL ;
NONDEFAULTRULE ndprop1 STRING ;
NONDEFAULTRULE ndprop2 INTEGER ;
NONDEFAULTRULE ndprop3 REAL 0.009 ;
NONDEFAULTRULE ndprop4 REAL RANGE 0.1 1 ;
END PROPERTYDEFINITIONS

DIEAREA -190000 -120000 190000 70000 ;
DIEAREA -190000 -120000 190000 70000 70000 54400 85000 45000 ;
ROW ROW_9 CORE -177320 -111250 FS DO 911 BY 1 STEP 360 0 ;
  + PROPERTY minlength 50.5 REAL   + PROPERTY firstName Only STRING   + PROPERTY idx 1 INTEGER ;
ROW ROW_10 CORE1 -19000 -11000 FN DO 1 BY 100 STEP 0 600 ;
ROW ROW_11 CORE2 -19000 -11000 N ;
ROW ROW_12 CORE2 -19000 -11000 N ;
  + PROPERTY minlength 50.5 REAL   + PROPERTY firstName Only STRING   + PROPERTY idx 1 INTEGER ;
ROW row_0 siteA 1000 1000 N ;
ROW row_1 siteA 1000 1000 N DO 1 BY 1 ;
ROW row_2 siteA 1000 1000 N DO 1 BY 1 STEP 200 0 ;
ROW row_3 siteA 1000 1000 N DO 10 BY 1 ;
ROW row_4 siteA 1000 1000 N DO 10 BY 1 STEP 200 0 ;
ROW row_5 siteA 1000 1000 N DO 1 BY 10 ;
ROW row_6 siteA 1000 1000 N DO 1 BY 10 STEP 0 900 ;
ROW STD_ROW_0 CORE 0 871640 N DO 3360 BY 1 STEP 280 3920 ;
TRACKS X 3000 DO 40 STEP 120 LAYER M1 ;
TRACKS Y 5000 DO 10 STEP 20 LAYER M2 ;
GCELLGRID X 0 DO 100 STEP 600 ;
GCELLGRID Y 10 DO 120 STEP 400 ;
CANPLACE dp 45 64 N DO 35 BY 1 STEP 39 1 ;
CANNOTOCCUPY dp 54 44 S DO 55 BY 2 STEP 45 3 ;
Parsed 100 number of lines!!

VIAS 10 ;
- _VIA_ARRAY + RECT M1 -40 -40 40 40 
+ RECT V1 -40 -40 40 40 
+ RECT M2 -50 -50 50 50 
 ;
- $via1  ;
+ VIARULE 'viaRule1'
  + CUTSIZE 4 5
  + LAYERS botLayer cutLayer topLayer
  + CUTSPACING 5 5
  + ENCLOSURE 0 4 0 1
- via2  ;
+ VIARULE 'viaRule2'
  + CUTSIZE 5 6
  + LAYERS botLayer2 cutLayer2 topLayer2
  + CUTSPACING 6 6
  + ENCLOSURE 1 5 0 1
  + OFFSET 4 1 4 1
  + PATTERN '2_F0_2_F8_1_78'
- via3 + RECT M2 -40 -40 40 40 
+ RECT V2 -40 -40 40 40 
 ;
- via4  ;
+ VIARULE 'viaRule4'
  + CUTSIZE 6 7
  + LAYERS botLayer4 cutLayer4 topLayer4
  + CUTSPACING 6 6
  + ENCLOSURE 1 5 0 1
  + ROWCOL 5 5
  + ORIGIN 3 4
  + OFFSET 4 1 4 1
- via5  ;
+ VIARULE 'viaRule5'
  + CUTSIZE 7 8
  + LAYERS botLayer5 cutLayer5 topLayer5
  + CUTSPACING 7 7
  + ENCLOSURE 2 6 1 2
- via6 + RECT V1 -40 -40 40 40 
+ RECT M2 -50 -50 50 50 
 ;
- via7 + RECT M4 -80 -80 80 80 
+ RECT M6 300 200 350 400 

  + POLYGON M3 -2 -1 -2 1 2 1 2 -1 
  + POLYGON M5 100 100 200 200 300 200 300 100  ;
- via8 
  + POLYGON M7 200 200 300 200 300 100 200 100  ;
- |MERGEDEF_VIA_5_W + RECT _M3 -45 -45 45 45 
+ RECT {V2} -45 -45 45 45 
+ RECT <M2> -45 -9 45 9 
 ;
END VIAS

REGIONS 3 ;
- region1 -500 -500 300 100 
500 500 1000 1000 
+ TYPE FENCE
+ PROPERTY scum on top STRING + PROPERTY center 250 INTEGER + PROPERTY area 730000 REAL ;
Parsed 150 number of lines!!
- region2 4000 0 5000 1000 
+ TYPE GUIDE
+ PROPERTY scum on bottom STRING ;
- region3 4000 0 5000 1000 
+ PROPERTY scum on bottom STRING ;
END REGIONS

COMPONENTS 17 ;
- I1 INV ;
- BUF INV * ;
- Z38A01 DFF3 + PLACED 18592 5400 FS ;
- Z38A03 DFF3 + FIXED 16576 42600 FN ;
- Z38A05 DFF3 + COVER 51520 9600 FE ;
- |i0 INV_B net1 net2 + EEQMASTER INV + REGION region1 + HALO 100 0 50 200
;
- |i1 INV_B + UNPLACED + EEQMASTER INV ;
- I2 INV + PLACED 0 0 E ;
- cell1 CHM6A + FIXED 0 10 N + SOURCE USER + GENERATE generator + WEIGHT 100 + PROPERTY MULTI_LINE 
      SPACINGTABLE DEFAULT 0.08 ;
          CUTCLASS    VX         VXBAR SIDE  VXBAR END   VXLRG
          #----PRL    >= 0 < 0   >= 0 < 0    >= 0 < 0    >= 0  < 0
          VX          0.07 -     -    -      -    0.100  -     -
          VXBAR SIDE  -    -     -    -      -    0.130  -     -
          VXBAR END   -    0.100 -    0.130  -    0.130  -     0.100
          VXLRG       -    -     -    -      -    0.100  0.108 0.108 ;
  NUMBER ;
- cell2 CHM6A + COVER 120 10 FW + SOURCE NETLIST + GENERATE gen1 m1 + WEIGHT 2 ;
- cell3 CHM6A + PLACED 240 10 W + SOURCE TIMING + REGION region1 + ROUTEHALO 100 metal1 metal3
;
- cell4 CHK3A + PLACED 360 10 W + SOURCE DIST + EEQMASTER CHM6A + HALO SOFT 100 0 50 200
+ PROPERTY cc This is the copy list STRING + PROPERTY index 9 INTEGER + PROPERTY size 7.8 REAL ;
- scancell1 CHK3A + PLACED 500 10 FW ;
Parsed 200 number of lines!!
- scancell2 CHK3A + PLACED 700 10 FS ;
- driver1 drivercell + PLACED 100 100 N ;
- bumpa1 bumpcell + COVER 100 100 N ;
- bumpa2 bumpcell + COVER 200 100 N ;
END COMPONENTS

SLOTS 3 ;
- LAYER metal1
   RECT 100 200 150 400
   RECT 300 200 350 400
   POLYGON 100 100 200 200 300 200 300 100 ;
;
- LAYER MET1
   RECT 1000 2000 1500 4000
   RECT 2000 2000 2500 4000
   RECT 3000 2000 3500 4000
;
- LAYER MET2
   RECT 1000 2000 1500 4000
;
END SLOTS

FILLS 5 ;
- LAYER metal1
   RECT 100 200 150 400
   RECT 300 200 350 400
   POLYGON 100 100 200 200 300 200 300 100 ;
;
- LAYER MET1 + OPC
   RECT 1000 2000 1500 4000
   RECT 1000 4500 1500 6700
   RECT 1000 7000 1500 9000
   RECT 1000 9500 1500 11500
;
- LAYER MET2
   RECT 1000 2000 1500 4000
   RECT 2000 2000 2500 4000
   RECT 3000 2000 3500 4000
;
- VIA via28 + OPC
 900 900;
;
- VIA via26
 500 500 800 800 990 990;
;
END FILLS

PINS 25 ;
- scanpin + NET SCAN + DIRECTION INPUT ;
Parsed 250 number of lines!!
- pin1 + NET net1 + USE SCAN 
  + LAYER M1 -5000 -100 -4950 -90 
  + POLYGON pinPoly SPACING 0 0 0 30 135 55 155 + SPECIAL ANTENNAPINPARTIALMETALAREA 4580 LAYER M1
ANTENNAPINPARTIALMETALAREA 4580
ANTENNAPINPARTIALMETALAREA 4580 LAYER M12
ANTENNAPINPARTIALMETALSIDEAREA 4580 LAYER M1
ANTENNAPINPARTIALMETALSIDEAREA 4580 LAYER M11
ANTENNAPINDIFFAREA 4580 LAYER M3
ANTENNAPINDIFFAREA 4580 LAYER M31
ANTENNAPINPARTIALCUTAREA 4580 LAYER M4
ANTENNAPINPARTIALCUTAREA 4580 LAYER M41
ANTENNAMODEL OXIDE1
ANTENNAPINGATEAREA 4580 LAYER M2
ANTENNAPINGATEAREA 4580 LAYER M21
ANTENNAPINGATEAREA 4580
ANTENNAPINMAXAREACAR 5000 LAYER L2
ANTENNAPINMAXAREACAR 5000 LAYER L1
ANTENNAPINMAXAREACAR 5500 LAYER L3
ANTENNAPINMAXSIDEAREACAR 5000 LAYER L3
ANTENNAPINMAXSIDEAREACAR 5200 LAYER L1
ANTENNAPINMAXSIDEAREACAR 5300 LAYER L2
ANTENNAPINMAXCUTCAR 5000 LAYER L1
;
- pin2 + NET net2 + DIRECTION INPUT + USE SIGNAL 
  + LAYER M1 -5000 0 -4950 10 
  + LAYER pinLayer DESIGNRULEWIDTH 0 0 0 30 135 ANTENNAPINPARTIALMETALAREA 5000
ANTENNAPINPARTIALMETALSIDEAREA 4580 LAYER M2
ANTENNAPINDIFFAREA 5600
ANTENNAPINPARTIALCUTAREA 5000
ANTENNAMODEL OXIDE1
ANTENNAPINGATEAREA 5000
ANTENNAPINMAXAREACAR 7500 LAYER L2
ANTENNAPINMAXAREACAR 7500 LAYER L1
ANTENNAPINMAXSIDEAREACAR 5400 LAYER L1
ANTENNAPINMAXCUTCAR 4540 LAYER L1
ANTENNAPINMAXCUTCAR 4540 LAYER L2
;
- INBUS[1] + NET |INBUS[1] + DIRECTION OUTPUT + USE TIEOFF 
  + LAYER M2 0 0 30 135 + FIXED ( 45 -2160 ) N ;
Parsed 300 number of lines!!
- INBUS<0> + NET |INBUS<0> + DIRECTION INOUT + USE POWER 
  + LAYER M2 0 0 30 135 + PLACED ( -45 2160 ) S ;
- OUTBUS<1> + NET |OUTBUS<1> + DIRECTION FEEDTHRU + USE RESET 
  + LAYER M1 0 0 30 135 + COVER ( 2160 645 ) W ;
- VDD + NET VDD + DIRECTION INOUT + USE POWER + SPECIAL ;
- A[0] + NET A[0] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 -30 0 30 180 ;
- A[1] + NET A[1] + DIRECTION INPUT + USE GROUND ;
- A[2] + NET A[2] + DIRECTION INPUT + USE CLOCK 
  + LAYER met3 -30 0 30 180 + PLACED ( 14700 130 ) W ;
- !n1 + NET n1 + DIRECTION INPUT ;
- $n2 + NET n2 + DIRECTION INPUT ;
- &myPin1 + NET myNet1 + DIRECTION INPUT 
  + LAYER metal1 -100 0 100 200 + FIXED ( 10000 5000 ) S ;
- |myPin2 + NET myNet2 + DIRECTION INPUT 
  + LAYER metal1 -100 0 100 200 + COVER ( 10000 5000 ) S ;
- :myPin3 + NET myNet1 + DIRECTION INPUT 
  + POLYGON metal1 0 0 100 100 200 100 200 0 + FIXED ( 10000 5000 ) N ;
- 'myPin4 + NET myNet1 + DIRECTION INPUT 
  + LAYER metal6 -100 1 100 200 
  + LAYER metal7 -100 2 100 200 
  + LAYER metal8 -100 3 100 200 
  + POLYGON metal1 10 0 100 100 200 100 200 0 
  + POLYGON metal2 10 1 100 100 200 100 200 0 
  + POLYGON metal3 10 2 100 100 200 100 200 0 
  + POLYGON metal4 10 3 100 100 200 100 200 0 
  + POLYGON metal5 10 4 100 100 200 100 200 0 + FIXED ( 10000 5000 ) N ;
- @in1 + NET myNet + DIRECTION INOUT + SUPPLYSENSITIVITY vddpin1 ;
Parsed 350 number of lines!!
- ~vddpin1 + NET VDD1 + DIRECTION INOUT + USE POWER + NETEXPR "power1 VDD1" ;
- =vddpin2 + NET VDD2 + DIRECTION INOUT + USE POWER + NETEXPR "power2 VDD2" ;
- .gndpin1 + NET GND + DIRECTION INOUT + USE GROUND + NETEXPR "gnd1 GND" + GROUNDSENSITIVITY vddpin1 ;
- ?gndpin2 + NET GND + DIRECTION INOUT + USE GROUND + NETEXPR "gnd2 GND" ;
- {myPin5} + NET myNet5 + DIRECTION INPUT 
  + LAYER metal1 DESIGNRULEWIDTH 1000 -100 0 100 200 + FIXED ( 10000 5000 ) S ;
- BUSA[0] + NET BUSA[0] + DIRECTION INPUT + USE SIGNAL 
  + LAYER M1 -25 0 25 50 
  + LAYER M2 -10 0 10 75 
  + VIA via12 0 25 + PLACED ( 0 -2500 ) N ;
- VDD + NET VDD + DIRECTION INOUT + USE POWER 
  + PORT
     + LAYER M2 -25 0 25 50 
     + PLACED ( 0 2500 ) S 
  + PORT
     + LAYER M1 -25 0 25 50 
     + PLACED ( -2500 0 ) E 
  + PORT
     + LAYER M1 -25 0 25 50 
     + PLACED ( 2500 0 ) W + SPECIAL ;
- <myPin6> + NET myNet6 + DIRECTION INPUT 
  + LAYER metal1 SPACING 500 -100 0 100 200 + COVER ( 10000 5000 ) S ;
END PINS
- ^myPin7 + NET myNet7 + DIRECTION INPUT 
  + LAYER metal2 200 200 300 300 
  + POLYGON metal1 SPACING 500 0 0 100 100 200 100 200 0 
  + POLYGON metal2 DESIGNRULEWIDTH 1000 0 0 100 100 200 100 200 0 + FIXED ( 10000 5000 ) N ;
END PINS
Parsed 400 number of lines!!

PINPROPERTIES 2 ;
- cell1 PB1 ;
  + PROPERTY dpBit 1 STRING   + PROPERTY realProperty 3.4 REAL ;
- PIN pin1 ;
  + PROPERTY dpIgnoreTerm 2 INTEGER ;
END PINPROPERTIES

SPECIALNETS 14 ;
- net1 ( cell1 VDD ) ( cell2 VDD ) ( cell3 VDD ) ( cell4 VDD ) 
  + FIXED 
M1 250 + SHAPE BLOCKRING + STYLE 4 ( 140 150 ) 
( 140 160 ) 
  + PROPERTY contype star STRING 
  + PROPERTY ind 1 INTEGER 
  + PROPERTY maxlength 12.13 REAL 

  + FREQUENCY 100 
  + VOLTAGE 3200 
  + WEIGHT 30 
  + SOURCE TIMING 
  + PATTERN BALANCED 
  + ORIGINAL VDD 
  + USE POWER ;
- VSS ( cell1 GND ) ( cell2 GND ) ( cell3 GND ) ( cell4 GND ) + SYNTHESIZED 
  + ROUTED 
M1 250 + STYLE 0 + SHAPE IOWIRE ( 5 15 ) 
$VIACENTER12 ( 125 15 ) ( 245 15 ) 

  + SHIELD my_net M2 90 ( 14100 342440 ) ( 13920 342440 ) 
{M2_TURN} ( 13920 263200 ) M1_M2 ( 2400 263200 ) 

  + SOURCE NETLIST 
  + PATTERN STEINER 
  + USE SCAN ;
- VDD 
  + FIXED M2 200 + SHAPE PADRING ( 305 15 ) 
VIACENTER12 ( 425 15 ) ( 545 15 ) NEW metal1 0 
( 200 100 ) _VIAGEN21_2 _VIAGEN22_2 $VIAGEN23_2 DO 10 BY 20 STEP 10000 20000 
NEW metal2 0 ( -900 -30 ) VIAGEN21_2 DO 1000 BY 1 STEP 5000 0 

  + SHIELD my_net M2 90 ( 14100 340440 ) ( 8160 340440 ) 
M2_TURN ( 8160 301600 ) M1_M2 ( 2400 301600 ) 

  + SOURCE DIST 
  + PATTERN TRUNK 
  + USE CLOCK ;
- CLOCK 
  + COVER M2 200 + SHAPE STRIPE ( 305 15 ) 
VIACENTER12 VIACENTER22 FW ( 425 15 ) ( 545 15 ) 
NEW M1 345 + SHAPE BLOCKAGEWIRE ( 345 543 ) ( 543 543 ) 
VIAWIRE1 ( 543 453 ) ( 343 633 ) VIAWIRE2 ( 453 809 ) 

  + SHIELD my_net M2 90 ( 14100 340440 ) ( 8160 340440 ) 
M2_TURN ( 8160 301600 ) M1_M2 FE ( 2400 301600 ) 

  + SOURCE USER 
  + PATTERN WIREDLOGIC 
  + USE RESET ;
- NET2 Parsed 450 number of lines!!

  + COVER M2 200 + SHAPE FILLWIRE ( 305 15 ) 
VIACENTER12 FW ( 425 15 ) ( 545 15 ) NEW M1 
345 + SHAPE FILLWIRE ( 345 543 ) ( 543 543 ) VIAWIRE1 
( 543 453 ) ( 343 633 ) VIAWIRE2 ( 453 809 ) 

  + SHIELD my_net M2 90 ( 14100 340440 ) ( 8160 340440 ) 
M2_TURN ( 8160 301600 ) M1_M2 FE ( 2400 301600 ) 

  + USE RESET ;
- NET3 
  + ROUTED M2 200 + SHAPE DRCFILL ( 304 14 ) 
NEW M3 455 + SHAPE DRCFILL ( 650 10 ) 

  + USE TIEOFF ;
- n1 ( PIN n1 ) ( driver1 in ) ( bumpa1 bumppin ) 
  + FIXEDBUMP ;
- n2 ( PIN n2 ) ( driver2 in ) ( bumpa2 bumppin ) ;
- mySnet ( * VDD ) 
  + ROUTED M6 3780 ( -1096650 -1111200 ) 
( -1096650 -1105200 ) NEW M6 3780 ( -1083330 -1111200 ) ( -1083330 -1105200 ) 
NEW M6 3780 ( -1070010 -1111200 ) ( -1070010 -1105200 ) NEW M7 
0 ( -1105200 -1098800 ) TURN7_480_480 NEW M7 0 
( -1089990 -1098800 ) TURN7_378_480 NEW M7 0 ( -1105200 -1090600 ) 
TURN7_480_392 NEW M7 0 ( -1090800 -1098800 ) WWGV67_352_480_ALL 
;
- mySnet1 
  + COVER M2 200 + STYLE 1 ( 305 15 ) 
VIACENTER12 FW ( 425 15 ) ( 545 15 ) NEW M1 
345 + STYLE 1 + SHAPE FILLWIRE ( 345 543 ) ( 543 543 ) 
VIAWIRE1 ( 543 453 ) ( 343 633 ) VIAWIRE2 ( 453 809 ) 
;
- mySnet2 
  + COVER M2 200 + STYLE 1 ( 305 15 ) 
VIACENTER12 FW ( 425 15 ) ( 545 15 ) NEW M1 
345 + STYLE 1 + SHAPE FILLWIREOPC ( 345 543 ) ( 543 543 ) 
VIAWIRE1 ( 543 453 ) ( 343 633 ) VIAWIRE2 ( 453 809 ) 
;
- VSS1 
  + ROUTED metal1 100 ( 0 0 50 ) ( 100 0 50 ) 
via12 ( 100 100 50 ) 

  + ROUTED metal2 100 + STYLE 1 ( 0 0 ) 
( 100 100 ) ( 200 100 ) 

  + POLYGON metal1 0 0 0 100 100 100 200 200 200 0 
  + POLYGON metal2 100 100 100 200 200 200 300 300 300 100 
  + RECT metal1 0 0 100 200
  + RECT metal2 1 1 100 200
  + USE POWER ;
- POWER ( * power ) 
  + ROUTED metal3 50 + STYLE 1 
( 0 0 ) ( 150 150 ) via1 ( 600 150 ) via12 
NEW metal3 50 + STYLE 2 ( 150 150 ) ( 300 0 ) 
( 400 0 ) 
;
- mySnet2 
  + ROUTED metal3 80 ( 0 0 40 ) ( 100 0 40 ) 
( 200 100 40 ) ( 300 100 40 ) 

  + POLYGON metal1 0 0 0 100 100 100 200 200 200 0 ;
END SPECIALNETS

NETS 18 ;
- net1 ( Z38A01 Q ) ( Z38A03 Q ) ( Z38A05 Q ) + USE SCAN ;
- net2 Parsed 500 number of lines!!
( cell1 PB1 ) ( cell2 PB1 ) ( cell3 PB1 ) + WEIGHT 2 + ESTCAP 200 + SOURCE TEST + PATTERN TRUNK + USE GROUND ;
- net3 ( cell4 PA3 ) ( PIN P10 ) + SYNTHESIZED   + PROPERTY alt 37 INTEGER 
  + PROPERTY lastName Unknown STRING 
  + PROPERTY length 10.11 REAL 
+ SOURCE TIMING + FREQUENCY 100 + PATTERN BALANCED + ORIGINAL extra_crispy + USE SIGNAL ;
- my_net    + NONDEFAULTRULE CBK RULE1    + SUBNET CBK SUB0_XX100 ( I1 A ) ( BUF Z ) + NONDEFAULTRULE RULE1

  + ROUTED M2 STYLE 0 ( 14000 341440 ) ( 9600 341440 ) 
( 9600 282400 ) nd1VIA12 S ( 2400 282400 ) NEW M1 
TAPER ( 2400 282400 ) VIA4 FN ( 240 282400 ) 

  + NOSHIELD M2 ( 14100 341440 ) ( 14000 341440 ) NEW M1 
TAPER ( 2400 282400 ) ( 240 282400 ) 

  + NOSHIELD M3 ( 14100 341440 ) ( 14000 341440 ) M1 
( 2400 282400 ) ( 240 282400 ) 

  + ROUTED M4 TAPERRULE R1 ( 345 435 45 ) nd1VIA21 
NEW M5 TAPERRULE R4 ( 453 543 ) ( 435 543 ) 

  + SHIELDNET VSS
  + SHIELDNET VDD
  + SUBNET SUB0_XX100  ( VPIN V_SUB1_XX100 )
 ( VPIN V_SUB2_XX100 )
 ( VPIN V_SUB3_XX100 )
  ROUTED M3 ( 169400 64500 0 ) TAPER N 
( 169400 54900 ) ( 170520 54900 ) ( 170520 37500 ) ( 170520 30300 ) nd1VIA23 
FS ( 171080 30300 ) ( 174440 30300 0 ) nd1VIA23 ( 174440 30300 ) 
( 174440 26700 800 ) nd1VIA23 W ( 177800 26700 ) nd1VIA23 
nd1VIA33 nd1VIA43 ( 177800 26700 800 ) ( 177800 30300 800 ) nd1VIA23 
( 189560 30300 800 ) nd1VIA12 nd1VIA22 ( 189560 27300 0 ) NEW M3 
TAPER ( 55160 31500 800 ) ( 55160 34500 0 ) M2_M3 M3_M3 
N ( 149800 34500 800 ) M2_M3 ( 149800 35700 ) ( 149800 37500 ) 
M2_M3 FW ( 149800 37500 800 ) ( 170520 37500 0 ) M2_M3 + SOURCE NETLIST + PATTERN STEINER + USE TIEOFF ;
- |INBUS[1] ( |i1 A ) ;
- |INBUS<0> ( |i0 A ) ;
- |OUTBUS<1> ( |i0 Z ) ;
   + SUBNET CBK SUB2_XX100 Parsed 550 number of lines!!
- MUSTJOIN ( cell4 PA1 ) 
  + SUBNET SUB2_XX100  ( Z38A03 G )
 ( VPIN V_SUB2_XX100 )
 ( PIN P )
  NOSHIELD M1 ( 168280 63300 700 ) ( 168280 64500 ) M1_M2 
FN ( 169400 64500 800 ) M2_M3 W ;
- XX100    + SUBNET CBK SUB1_XX100    + SUBNET CBK SUB2_XX100    + SUBNET CBK SUB3_XX100    + SUBNET CBK SUB0_XX100 ( Z38A05 G ) ( Z38A03 G ) ( Z38A01 G )   + V_SUB3_XX100 M1 -333 -333 333 333 P 189560 27300 N
  + V_SUB2_XX100 -333 -333 333 333 F 169400 64500 S
  + V_SUB1_XX100 -333 -333 333 333 C 55160 31500 E

  + SUBNET SUB1_XX100  ( Z38A05 G )
 ( VPIN V_SUB1_XX100 )
  ROUTED M1 TAPERRULE  RULE1 ( 54040 30300 0 ) ( 54040 30900 ) 
nd1VIA12 ( 54040 30900 0 ) ( 56280 30900 ) nd1VIA23 ( 56280 31500 ) 
( 55160 31500 ) 
  + SUBNET SUB2_XX100  ( Z38A03 G )
 ( VPIN V_SUB2_XX100 )
 ( PIN P )
  FIXED M1 ( 168280 63300 700 ) ( 168280 64500 ) M1_M2 
FN ( 169400 64500 800 ) M2_M3 W 
  + SUBNET SUB3_XX100  ( Z38A01 G )
 ( VPIN V_SUB3_XX100 )
  COVER M1 TAPERRULE  R1 ( 188440 26100 0 ) ( 188440 27300 0 ) 
M1_M2 ( 189560 27300 0 ) M1_M2 
  + SUBNET SUB0_XX100  ( VPIN V_SUB1_XX100 )
 ( VPIN V_SUB2_XX100 )
 ( VPIN V_SUB3_XX100 )
  ROUTED M3 TAPER ( 169400 64500 0 ) ( 169400 54900 ) 
( 170520 54900 ) ( 170520 37500 ) ( 170520 30300 ) nd1VIA23 FS 
( 171080 30300 ) ( 174440 30300 0 ) nd1VIA23 ( 174440 30300 ) ( 174440 26700 800 ) 
nd1VIA23 W ( 177800 26700 ) nd1VIA23 ( 177800 26700 800 ) 
( 177800 30300 800 ) nd1VIA23 ( 189560 30300 800 ) nd1VIA12 ( 189560 27300 0 ) 
NEW M3 TAPER ( 55160 31500 800 ) ( 55160 34500 0 ) M2_M3 
( 149800 34500 800 ) M2_M3 ( 149800 35700 ) ( 149800 37500 ) M2_M3 
FW ( 149800 37500 800 ) ( 170520 37500 0 ) M2_M3 + USE ANALOG ;
- SCAN ( scancell1 P10 ) + SYNTHESIZED ( scancell2 PA0 ) + SYNTHESIZED + SOURCE TEST + PATTERN WIREDLOGIC + USE POWER ;
- my_net2    + NONDEFAULTRULE CBK RULE1 ( I1 A ) ( BUF Z ) + NONDEFAULTRULE RULE1

  + ROUTED M2 ( 14000 341440 ) ( 9600 341440 ) ( 9600 282400 ) 
nd1VIA12 S ( 2400 282400 ) 

  + NOSHIELD M2 TAPER ( 14100 341440 ) ( 14000 341440 ) 
M1 N ( 2400 282400 ) ( 240 282400 ) 

  + SHIELDNET VSS
  + SHIELDNET VDD  + PROPERTY MULTI_LINE 
      SPACINGTABLE DEFAULT 0.08 ;
          CUTCLASS    VX         VXBAR SIDE  VXBAR END   VXLRG
          #----PRL    >= 0 < 0   >= 0 < 0    >= 0 < 0    >= 0  < 0
          VX          0.07 -     -    -      -    0.100  -     -
          VXBAR SIDE  -    -     -    -      -    0.130  -     -
          VXBAR END   -    0.100 -    0.130  -    0.130  -     0.100
          VXLRG       -    -     -    -      -    0.100  0.108 0.108 ;
  STRING 
+ USE RESET ;
- n0    + NONDEFAULTRULE CBK RULE1 Parsed 600 number of lines!!
   + SUBNET CBK SUB0_XX100 ( I1 B ) ( BUF Z1 ) + NONDEFAULTRULE RULE1

  + ROUTED M0 TAPERRULE r0 STYLE 0 ( 42400 54000 ) 
nd1VIA12 S ( 2400 54000 ) M1 N 
( 2400 282400 ) ( 240 282400 ) NEW M01 STYLE 1 ( 14100 341440 ) 

  + ROUTED M1 TAPERRULE r1 STYLE 1 ( 42400 54000 ) 
nd1VIA12 S ( 2400 54000 ) M1 N 
( 2400 282400 ) ( 240 282400 ) 

  + SHIELDNET VSS
  + SHIELDNET VDD
  + SUBNET SUB0_XX100  ( VPIN V_SUB1_XX100 )
 ( VPIN V_SUB2_XX100 )
 ( VPIN V_SUB3_XX100 )
  ROUTED M3 STYLE  0 ( 169400 64500 0 ) TAPER 
N ( 169400 54900 ) ( 170520 54900 ) ( 170520 37500 ) ( 170520 26700 800 ) 
nd1VIA23 W ( 177800 26700 ) nd1VIA23 ( 177800 26700 800 ) 
( 177800 30300 800 ) nd1VIA23 ( 189560 30300 800 ) nd1VIA12 NEW M3 
TAPER STYLE  4 ( 55160 31500 800 ) ( 55160 34500 0 ) M2_M3 
N ( 55160 35700 ) ( 55160 37500 ) M2_M3 FW 
( 55160 37500 800 ) ;
- n1 ( PIN n1 ) ( driver1 in ) ( bumpa1 bumppin ) + FIXEDBUMP ;
- n2 ( PIN n2 ) ( driver2 in ) ( bumpa2 bumppin ) ;
- mySignal ( PIN nm ) 
  + ROUTED metal3 STYLE 2 ( 150 150 ) ( 300 0 ) 
( 400 0 ) NEW metal3 STYLE 1 ( 0 0 ) ( 150 150 ) 
;
- mySignal1 ( PIN nm ) 
  + ROUTED metal3 ( 0 0 ) ( 100 0 0 ) ( 200 100 0 ) 
( 300 100 ) 
;
- VDD ( dec_itc/itc2_inst/itc2_regcnt/a_address_reg\[31\] D ) ( op_con_lock/new_opcode/d_opcode_parity_reg D ) ( dec2_su/su/length/a_length_reg\[2\] RN ) ( dec2_su/su/length/a_length_reg\[3\] RN ) 
( op_con_lock/new_opcode/a_opcode_reg\[7\] RN ) ( ROM_A ROMEN ) ( ROM_B ROMEN ) ( PIN VDD ) 
  + ROUTED met1 ( 218250 -252200 0 ) ( 218250 -253500 0 ) NEW met1 
( 342750 -200200 0 ) ( 342750 -201500 0 ) NEW met1 ( -29250 136500 0 ) ( -29250 135200 0 ) 
NEW met1 ( -126750 110500 0 ) ( -126750 109200 0 ) NEW met1 ( -107250 396500 0 ) 
( -107250 395200 0 ) NEW met2 ( -393750 406900 0 ) ( -393750 448500 400 ) via 
NEW met1 ( -393750 -448500 ) via ( -393750 -448500 400 ) ( -393750 -410800 0 ) 
+ USE POWER ;
- nclk    + SUBNET CBK sub64_nclk    + SUBNET CBK sub63_nclk Parsed 650 number of lines!!
   + SUBNET CBK sub62_nclk ( xstatus_lbt_pipe_1_cslat nclk ) ( xstatus_lbt_pipe_2_cslat nclk ) ( xstatus_nonlbt_pipe_1_0_cslat nclk ) 
  + SUBNET sub64_nclk  ( PIN nclk.extra1555 )
 ( xstop_ctr_tck_latch_c_lcbd_c_lcbbas_n1076 nclk )
  ROUTED m2 ( 102155 69600 ) VM3_M2_DW ( 102155 69600 130 ) 
( 101100 69600 130 )   FIXED m3 ( 101100 69600 ) VM4_M3_DC 
  + SUBNET sub63_nclk  ( PIN nclk.extra1553 )
 ( xstop_ctr_tck_latch_c_lcbd_ctl_n1075 nclk )
  FIXED m3 ( 101100 68400 ) VM4_M3_DC   ROUTED m2 ( 102200 68700 0 ) ( 102200 68400 130 ) VM3_M2_DE 
( 102200 68400 130 ) ( 101100 68400 130 ) 
  + SUBNET sub62_nclk  ( PIN nclk.extra3692 )
 ( xporstat_2ghz_latch_1_c_lcbd_c_lcbbas_n1070 nclk )
  ROUTED m2 ( 224600 142200 ) VM3_M2_DW ( 224600 142200 130 ) 
( 227100 142200 130 )   FIXED m3 ( 227100 142200 ) VM4_M3_DC   + PROPERTY PREFERLAYERRANGE 0 NUMBER 
+ WEIGHT 10 + USE CLOCK ;
END NETS

SCANCHAINS 6 ;
Parsed 700 number of lines!!
- the_chain
  + START PIN scanpin
  + STOP cell4 PA2
  + COMMONSCANPINS  ( IN PA1 )  ( OUT PA2 ) 
  + FLOATING
    scancell1 ( IN PA0 ) 
    scancell2 ( OUT P10 ) 
  + ORDERED
    cell2 ( IN PA0 ) 
    cell1 ( OUT P10 ) 
;
- chain2
  + START comp1 scanpin
  + STOP PIN 
  + FLOATING
    float1 ( IN P1 ) 
    float2 ( OUT P2 ) 
    float3 ( IN P1 ) ( OUT P2 ) 
  + ORDERED
    C1 ( IN P1 ) ( OUT P2 ) 
    C2 ( IN P1 ) 
    C3 ( OUT P2 ) 
    C4 ( IN P1 ) ( OUT P2 ) 
    C5 ( OUT P2 ) 
;
- chain1_clock1
  + START block1/bsr_reg_0 Q
  + STOP block/start_reset_d_reg SD
  + FLOATING
    block1/pgm_cgm_en_reg_reg ( IN SD ) ( OUT QZ ) 
    block1/start_reset_dd_reg ( IN SD ) ( OUT QZ ) 
  + PARTITION clock1 ;
- chain2_clock2
  + START block1/current_state_reg_0_QZ 
  + FLOATING
    block1/port2_phy_addr_reg_0_ ( IN SD ) ( OUT QZ ) 
    block1/port2_phy_addr_reg_4_ ( IN SD ) ( OUT QZ ) 
    block1/port3_intfc ( IN SD ) ( OUT MSB ) ( BITS 4 ) 
  + ORDERED
    block1/mux1 ( IN A ) ( OUT X ) ( BITS 0 ) 
    block1/ff1 ( IN SD ) ( OUT Q ) 
  + ORDERED
    block1/mux2 ( IN A ) ( OUT X ) ( BITS 0 ) 
    block1/ff1 ( IN SD ) ( OUT Q ) 
  + PARTITION clock2 MAXBITS 1000 ;
- chain3_clock2
  + START block1/LV_testpoint_0_Q_reg Q
  + FLOATING
    block1/LV_testpoint_0_Q_reg ( IN SE ) ( OUT Q ) ( BITS 0 ) 
    block1/tm_state_reg_1_ ( IN SD ) ( OUT QZ ) 
  + PARTITION clock2 MAXBITS 1200 ;
Parsed 750 number of lines!!
- chain4_clock3
  + START block1/prescaler_IO/lfsr_reg1 
  + FLOATING
    block1/dp1_timers 
    block1/bus8 ( BITS 8 ) 
  + ORDERED
    block1/ds1/ff1 ( IN SD ) ( OUT Q ) 
    block1/ds1/mux1 ( IN B ) ( OUT Y ) ( BITS 0 ) 
    block1/ds1/ff2 ( IN SD ) ( OUT Q ) 
  + PARTITION clock3 ;
END SCANCHAINS

GROUPS 2 ;
- group1 cell2 cell3
  + REGION region1 
  + PROPERTY ggrp xx STRING 
  + PROPERTY side 2 INTEGER 
  + PROPERTY maxarea 5.6 REAL  ;
- group2 cell1
  + PROPERTY ggrp after the fall STRING  ;
END GROUPS

BLOCKAGES 18 ;
- LAYER m1
   + COMPONENT comp1
   RECT 3456 4535 3000 4000
   RECT 4500 6500 5500 6000
   RECT 5000 6000 4000 5000
;
- PLACEMENT
   + COMPONENT comp2
   RECT 4000 6000 8000 4000
   RECT 8000 400 600 800
;
- LAYER m2
   RECT 3000 4000 6000 5000
;
- LAYER m3
   + SLOTS
   RECT 455 454 344 890
;
- LAYER m4
   + FILLS
   POLYGON 455 454 344 890 535 565 545 453 
   POLYGON 100 100 200 200 300 300 
;
- LAYER m5
   + PUSHDOWN
   RECT 455 454 344 890
;
- PLACEMENT
   + SOFT
   RECT 4000 6000 8000 4000
;
- PLACEMENT
   + PUSHDOWN
   RECT 4000 6000 8000 4000
;
- PLACEMENT
   + PARTIAL 1.1
   RECT 4000 6000 8000 4000
;
- LAYER metal1
   + SPACING 0
   RECT -300 -310 320 320
;
- LAYER metal1
   + DESIGNRULEWIDTH 0
   RECT -150 -160 170 180
;
- LAYER metal1
   + SPACING 1000
   RECT -300 -310 320 330
   RECT -200 -210 220 230
   POLYGON 0 0 0 100 100 100 200 200 200 0 
;
Parsed 800 number of lines!!
- LAYER metal1
   + DESIGNRULEWIDTH 1000
   RECT -250 -260 270 280
;
- LAYER metal1
   + SLOTS
   + DESIGNRULEWIDTH 4
   POLYGON 5000 6000 4000 5000 3000 4000 
;
- LAYER metal1
   + EXCEPTPGNET
   + SPACING 4
   POLYGON 5000 6000 4000 5000 3000 4000 
;
- LAYER metal1
   + COMPONENT comp1
   + SPACING 3
   RECT 0 0 50 530
   RECT 0 1210 50 1910
   RECT 0 0 50 530
   RECT 0 0 50 530
   RECT 0 1210 50 1910
   RECT 0 6490 50 7190
   POLYGON 10 10 20 20 30 30 40 40 50 50 
   POLYGON 10 10 20 20 30 30 40 40 50 50 
   POLYGON 100 100 200 200 300 300 400 400 
   POLYGON 100 100 200 200 300 300 
   POLYGON 1000 1000 2000 2000 3000 3000 
;
- LAYER metal1
   + PUSHDOWN
   RECT 5000 6000 4000 5000
;
- LAYER metal1
   RECT 3456 4535 3000 4000
   RECT 4500 6500 5500 6000
   RECT 5000 6000 4000 5000
   POLYGON 0 0 0 100 100 100 200 200 200 0 
   POLYGON 1 1 1 200 200 200 400 400 400 1 
;
END BLOCKAGES

NONDEFAULTRULES 5 ;
- doubleSpaceRule
   + LAYER metal1 WIDTH 0 SPACING 1
   + LAYER metal2 WIDTH 0 SPACING 1
   + LAYER metal3 WIDTH 0 SPACING 1
- lowerResistance
   + LAYER metal1 WIDTH 0
   + LAYER metal2 WIDTH 0
   + LAYER metal3 WIDTH 0
   + MINCUTS cut12 2
   + MINCUTS cut23 2
- myRule
   + LAYER metal1 WIDTH 0
   + LAYER metal2 WIDTH 0
   + LAYER metal3 WIDTH 0
   + VIARULE myvia12rule
   + VIARULE myvia23rule
Parsed 850 number of lines!!
- myCustomRule
   + LAYER metal1 WIDTH 0 SPACING 1
   + LAYER metal2 WIDTH 0 SPACING 1
   + LAYER metal3 WIDTH 0 SPACING 1
   + VIA myvia12_custom1
   + VIA myvia12_custom2
   + VIA myvia23_custom1
   + VIA myvia23_custom2
- myOwnRule
   + HARDSPACING
   + LAYER metal1 WIDTH 0 DIAGWIDTH 1 SPACING 0 WIREEXT 1
   + LAYER metal2 WIDTH 0 DIAGWIDTH 1 WIREEXT 1
   + MINCUTS cut1 1
   + PROPERTY ndprop1 on top STRING
   + PROPERTY ndprop2 250 INTEGER
   + PROPERTY ndprop2 730000 INTEGER
   + PROPERTY ndprop1 This is the copy list STRING
   + PROPERTY ndprop2 9 INTEGER
   + PROPERTY ndprop3 7.8 REAL
   + PROPERTY dump on bottom NUMBER
END NONDEFAULTRULES

STYLES 3 ;
- STYLE 1 30 10 10 30 -10 30 -30 10 -30 -10 -10 -30 ;
- STYLE 2 30 10 10 30 -10 30 -30 10 -30 -10 ;
- STYLE 3 30 10 10 30 -10 30 -30 10 -30 -10 -10 -30 10 -30 30 -10 ;
END STYLES
BEGINEXT  "tag"
- CREATOR "Cadence" ;
- OTTER furry
  + PROPERTY arrg later
  ;
- SEAL cousin to WALRUS ;
- REVISION "5.5" ;
ENDEXT
END DESIGN
