|shift_regis
saida[0] <= saida_reg[0].DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida_reg[1].DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida_reg[2].DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida_reg[3].DB_MAX_OUTPUT_PORT_TYPE
entrada => saida_reg[3].DATAIN
clock => saida_reg[0].CLK
clock => saida_reg[1].CLK
clock => saida_reg[2].CLK
clock => saida_reg[3].CLK
reset => saida_reg[0].ACLR
reset => saida_reg[1].ACLR
reset => saida_reg[2].ACLR
reset => saida_reg[3].ACLR


