{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 10:28:14 2020 " "Info: Processing started: Thu Jul 30 10:28:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\] " "Info: Detected ripple clock \"freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register greenredman:u7\|row_gen:M4\|cnt\[5\] register greenredman:u7\|row_gen:M4\|row\[0\] 69.44 MHz 14.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 69.44 MHz between source register \"greenredman:u7\|row_gen:M4\|cnt\[5\]\" and destination register \"greenredman:u7\|row_gen:M4\|row\[0\]\" (period= 14.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.500 ns + Longest register register " "Info: + Longest register to register delay is 12.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greenredman:u7\|row_gen:M4\|cnt\[5\] 1 REG LC4_B28 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B28; Fanout = 29; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { greenredman:u7|row_gen:M4|cnt[5] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 2.400 ns greenredman:u7\|row_gen:M4\|Equal0~0 2 COMB LC1_B28 5 " "Info: 2: + IC(0.200 ns) + CELL(2.200 ns) = 2.400 ns; Loc. = LC1_B28; Fanout = 5; COMB Node = 'greenredman:u7\|row_gen:M4\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { greenredman:u7|row_gen:M4|cnt[5] greenredman:u7|row_gen:M4|Equal0~0 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.400 ns greenredman:u7\|row_gen:M4\|Equal0~2 3 COMB LC4_B30 6 " "Info: 3: + IC(1.700 ns) + CELL(2.300 ns) = 6.400 ns; Loc. = LC4_B30; Fanout = 6; COMB Node = 'greenredman:u7\|row_gen:M4\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { greenredman:u7|row_gen:M4|Equal0~0 greenredman:u7|row_gen:M4|Equal0~2 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 8.800 ns greenredman:u7\|row_gen:M4\|row\[0\]~8 4 COMB LC2_B30 8 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 8.800 ns; Loc. = LC2_B30; Fanout = 8; COMB Node = 'greenredman:u7\|row_gen:M4\|row\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.000 ns) 12.500 ns greenredman:u7\|row_gen:M4\|row\[0\] 5 REG LC1_B32 2 " "Info: 5: + IC(1.700 ns) + CELL(2.000 ns) = 12.500 ns; Loc. = LC1_B32; Fanout = 2; REG Node = 'greenredman:u7\|row_gen:M4\|row\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.700 ns ( 69.60 % ) " "Info: Total cell delay = 8.700 ns ( 69.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 30.40 % ) " "Info: Total interconnect delay = 3.800 ns ( 30.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { greenredman:u7|row_gen:M4|cnt[5] greenredman:u7|row_gen:M4|Equal0~0 greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.500 ns" { greenredman:u7|row_gen:M4|cnt[5] {} greenredman:u7|row_gen:M4|Equal0~0 {} greenredman:u7|row_gen:M4|Equal0~2 {} greenredman:u7|row_gen:M4|row[0]~8 {} greenredman:u7|row_gen:M4|row[0] {} } { 0.000ns 0.200ns 1.700ns 0.200ns 1.700ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.200 ns - Smallest " "Info: - Smallest clock skew is 0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\] 2 REG LC5_B27 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B27; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 6.500 ns greenredman:u7\|row_gen:M4\|row\[0\] 3 REG LC1_B32 2 " "Info: 3: + IC(2.200 ns) + CELL(0.000 ns) = 6.500 ns; Loc. = LC1_B32; Fanout = 2; REG Node = 'greenredman:u7\|row_gen:M4\|row\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 32.31 % ) " "Info: Total cell delay = 2.100 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 67.69 % ) " "Info: Total interconnect delay = 4.400 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|row[0] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\] 2 REG LC5_B27 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B27; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 6.300 ns greenredman:u7\|row_gen:M4\|cnt\[5\] 3 REG LC4_B28 29 " "Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC4_B28; Fanout = 29; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[5] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.33 % ) " "Info: Total cell delay = 2.100 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.200 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|cnt[5] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|row[0] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|cnt[5] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { greenredman:u7|row_gen:M4|cnt[5] greenredman:u7|row_gen:M4|Equal0~0 greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.500 ns" { greenredman:u7|row_gen:M4|cnt[5] {} greenredman:u7|row_gen:M4|Equal0~0 {} greenredman:u7|row_gen:M4|Equal0~2 {} greenredman:u7|row_gen:M4|row[0]~8 {} greenredman:u7|row_gen:M4|row[0] {} } { 0.000ns 0.200ns 1.700ns 0.200ns 1.700ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|row[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|row[0] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|cnt[5] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:u4\|timer_clr2 nightcomes clk 7.500 ns register " "Info: tsu for register \"control:u4\|timer_clr2\" (data pin = \"nightcomes\", clock pin = \"clk\") is 7.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.400 ns + Longest pin register " "Info: + Longest pin to register delay is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.200 ns) 12.900 ns control:u4\|Selector11~3 2 COMB LC4_D1 1 " "Info: 2: + IC(4.800 ns) + CELL(2.200 ns) = 12.900 ns; Loc. = LC4_D1; Fanout = 1; COMB Node = 'control:u4\|Selector11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { nightcomes control:u4|Selector11~3 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 16.400 ns control:u4\|timer_clr2 3 REG LC3_D9 4 " "Info: 3: + IC(2.100 ns) + CELL(1.400 ns) = 16.400 ns; Loc. = LC3_D9; Fanout = 4; REG Node = 'control:u4\|timer_clr2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { control:u4|Selector11~3 control:u4|timer_clr2 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.500 ns ( 57.93 % ) " "Info: Total cell delay = 9.500 ns ( 57.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 42.07 % ) " "Info: Total interconnect delay = 6.900 ns ( 42.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { nightcomes control:u4|Selector11~3 control:u4|timer_clr2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { nightcomes {} nightcomes~out {} control:u4|Selector11~3 {} control:u4|timer_clr2 {} } { 0.000ns 0.000ns 4.800ns 2.100ns } { 0.000ns 5.900ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E27 36 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E27; Fanout = 36; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns control:u4\|timer_clr2 3 REG LC3_D9 4 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC3_D9; Fanout = 4; REG Node = 'control:u4\|timer_clr2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|timer_clr2 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|timer_clr2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|timer_clr2 {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { nightcomes control:u4|Selector11~3 control:u4|timer_clr2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { nightcomes {} nightcomes~out {} control:u4|Selector11~3 {} control:u4|timer_clr2 {} } { 0.000ns 0.000ns 4.800ns 2.100ns } { 0.000ns 5.900ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|timer_clr2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|timer_clr2 {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk column_green\[6\] greenredman:u7\|row_gen:M4\|cnt\[0\] 39.000 ns register " "Info: tco from clock \"clk\" to destination pin \"column_green\[6\]\" through register \"greenredman:u7\|row_gen:M4\|cnt\[0\]\" is 39.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\] 2 REG LC5_B27 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B27; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 6.500 ns greenredman:u7\|row_gen:M4\|cnt\[0\] 3 REG LC3_B31 30 " "Info: 3: + IC(2.200 ns) + CELL(0.000 ns) = 6.500 ns; Loc. = LC3_B31; Fanout = 30; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 32.31 % ) " "Info: Total cell delay = 2.100 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 67.69 % ) " "Info: Total interconnect delay = 4.400 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|cnt[0] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.800 ns + Longest register pin " "Info: + Longest register to pin delay is 31.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greenredman:u7\|row_gen:M4\|cnt\[0\] 1 REG LC3_B31 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B31; Fanout = 30; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { greenredman:u7|row_gen:M4|cnt[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 6.300 ns greenredman:u7\|rom_char:M5\|WideOr1~1 2 COMB LC4_B12 1 " "Info: 2: + IC(4.000 ns) + CELL(2.300 ns) = 6.300 ns; Loc. = LC4_B12; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { greenredman:u7|row_gen:M4|cnt[0] greenredman:u7|rom_char:M5|WideOr1~1 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 8.700 ns greenredman:u7\|rom_char:M5\|WideOr1~3 3 COMB LC6_B12 1 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 8.700 ns; Loc. = LC6_B12; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 11.100 ns greenredman:u7\|rom_char:M5\|WideOr1~5 4 COMB LC8_B12 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 11.100 ns; Loc. = LC8_B12; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 13.600 ns greenredman:u7\|rom_char:M5\|WideOr1~6 5 COMB LC2_B12 1 " "Info: 5: + IC(0.200 ns) + CELL(2.300 ns) = 13.600 ns; Loc. = LC2_B12; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.300 ns) 17.700 ns greenredman:u7\|rom_char:M5\|WideOr1~7 6 COMB LC6_B15 3 " "Info: 6: + IC(1.800 ns) + CELL(2.300 ns) = 17.700 ns; Loc. = LC6_B15; Fanout = 3; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.200 ns) 23.400 ns greenredman:u7\|column_green\[6\]~15 7 COMB LC4_C6 1 " "Info: 7: + IC(3.500 ns) + CELL(2.200 ns) = 23.400 ns; Loc. = LC4_C6; Fanout = 1; COMB Node = 'greenredman:u7\|column_green\[6\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_green[6]~15 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(7.100 ns) 31.800 ns column_green\[6\] 8 PIN PIN_113 0 " "Info: 8: + IC(1.300 ns) + CELL(7.100 ns) = 31.800 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'column_green\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { greenredman:u7|column_green[6]~15 column_green[6] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.600 ns ( 64.78 % ) " "Info: Total cell delay = 20.600 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 35.22 % ) " "Info: Total interconnect delay = 11.200 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.800 ns" { greenredman:u7|row_gen:M4|cnt[0] greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_green[6]~15 column_green[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.800 ns" { greenredman:u7|row_gen:M4|cnt[0] {} greenredman:u7|rom_char:M5|WideOr1~1 {} greenredman:u7|rom_char:M5|WideOr1~3 {} greenredman:u7|rom_char:M5|WideOr1~5 {} greenredman:u7|rom_char:M5|WideOr1~6 {} greenredman:u7|rom_char:M5|WideOr1~7 {} greenredman:u7|column_green[6]~15 {} column_green[6] {} } { 0.000ns 4.000ns 0.200ns 0.200ns 0.200ns 1.800ns 3.500ns 1.300ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.300ns 2.300ns 2.200ns 7.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] greenredman:u7|row_gen:M4|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[16] {} greenredman:u7|row_gen:M4|cnt[0] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.800 ns" { greenredman:u7|row_gen:M4|cnt[0] greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_green[6]~15 column_green[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.800 ns" { greenredman:u7|row_gen:M4|cnt[0] {} greenredman:u7|rom_char:M5|WideOr1~1 {} greenredman:u7|rom_char:M5|WideOr1~3 {} greenredman:u7|rom_char:M5|WideOr1~5 {} greenredman:u7|rom_char:M5|WideOr1~6 {} greenredman:u7|rom_char:M5|WideOr1~7 {} greenredman:u7|column_green[6]~15 {} column_green[6] {} } { 0.000ns 4.000ns 0.200ns 0.200ns 0.200ns 1.800ns 3.500ns 1.300ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.300ns 2.300ns 2.200ns 7.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:u4\|traffic_state.GREEN_LIGHT nightcomes clk 0.100 ns register " "Info: th for register \"control:u4\|traffic_state.GREEN_LIGHT\" (data pin = \"nightcomes\", clock pin = \"clk\") is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E27 36 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E27; Fanout = 36; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns control:u4\|traffic_state.GREEN_LIGHT 3 REG LC1_D9 12 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC1_D9; Fanout = 12; REG Node = 'control:u4\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.400 ns) 11.900 ns control:u4\|traffic_state.GREEN_LIGHT 2 REG LC1_D9 12 " "Info: 2: + IC(4.600 ns) + CELL(1.400 ns) = 11.900 ns; Loc. = LC1_D9; Fanout = 12; REG Node = 'control:u4\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 61.34 % ) " "Info: Total cell delay = 7.300 ns ( 61.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 38.66 % ) " "Info: Total interconnect delay = 4.600 ns ( 38.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { nightcomes {} nightcomes~out {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { nightcomes {} nightcomes~out {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 10:28:15 2020 " "Info: Processing ended: Thu Jul 30 10:28:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
