<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="e5adrc" fid="7107" alias="e5adrc" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Warning" level="2" text="EC2 dpram(Err$$d sig=$$s): invalid WADO to WAD connection, comp '$$s'\n."/>
	<msg uid="1002" type="Warning" level="2" text="E5A_PIO_INFO::init_lvds_buffer_sites(): This device has not a pininfo table."/>
	<msg uid="1003" type="Warning" level="2" text="E5A_PIO_INFO::init_lvds_buffer_sites(): No HIGHSPEED column in the pininfo table."/>
	<msg uid="1004" type="Warning" level="2" text="E5A_PIO_INFO::init_lvds_buffer_sites(): pad name entry is not a string."/>
	<msg uid="1005" type="Warning" level="2" text="E5A_PIO_INFO::init_lvds_buffer_sites(): HIGHSPEED entry is not a string."/>
	<msg uid="1101" type="Error" text="blockcheck: More than one PLL on the left side of the device has PLLCAP enabled.  Only one is allowed. "/>
	<msg uid="1102" type="Error" text="blockcheck: More than one PLL on the right side of the device has PLLCAP enabled.  Only one is allowed. "/>
	<msg uid="1103" type="Error" text="There is no logic for PIO $$s."/>
	<msg uid="1104" type="Error" text="chipcheck: $$s with PCICLAMP OFF cannot be placed on the proposed location as the bank $$d does not support it."/>
	<msg uid="1105" type="Error" text="chipcheck: bank $$d has illegal combination.\n $$s"/>
	<msg uid="1106" type="Warning" level="2" text="chipcheck: unbonded IO $$s used."/>
	<msg uid="1107" type="Error" text="chipcheck: differential driver polarity mismatch.                  Condition: A true differential PIO signal, $$s ($$s), has been locked to a complementary LVDS driver, device site (Pin = $$s).  Recommendation: Move the assignment to a device site with a true LVDS driver. For more information of LVDS support, see the sysIO Buffer topic in the device data sheet."/>
	<msg uid="1108" type="Warning" level="2" text="chipcheck: an emulated LVDS (IO_TYPE=LVDS25E)  output signal has been assigned to pin '$$s' with driver support for true LVDS. External resistors are not required"/>
	<msg uid="1109" type="Error" text="chipcheck: differential PIO $$s is assigned to site $$s, but the pairing site does not support differential PIO."/>
	<msg uid="1110" type="Error" text="chipcheck: differential PIO $$s is assigned to site $$s, but the pairing site is assigned by another PIO $$s."/>
	<msg uid="1111" type="Error" text="chipcheck: differential PIO $$s ($$s) is placed on site $$s that does not support HIGHSPEED."/>
	<msg uid="1112" type="Error" text="There is no logic for EBR instance $$s."/>
	<msg uid="1113" type="Error" text="No mode primitive for EBR instance $$s."/>
	<msg uid="1114" type="Error" text="No button name for mode found for EBR instance $$s."/>
	<msg uid="1115" type="Error" text="EBR instance $$s unable to find EMB primitive."/>
	<msg uid="1116" type="Status" text="chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details."/>
	<msg uid="1117" type="Status" text="chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state."/>
	<msg uid="1118" type="Error" text="There is no logic for SLICE $$s."/>
	<msg uid="1119" type="Error" text="Bad modehandle returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1120" type="Error" text="Bad modeid returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1121" type="Error" text="There is no cell model pointer for SLICE $$s."/>
	<msg uid="1122" type="Error" text="There is no mode for SLICE $$s."/>
	<msg uid="1123" type="Error" text="There is no SLICE cache pointer for SLICE $$s context."/>
	<msg uid="1124" type="Error" text="Primitive #$$d in SLICE $$s does not exist."/>
	<msg uid="1125" type="Warning" level="2" text="blockcheck: SLICE $$s, LSRMUX input must not be programmed to a 1. Doing so disables writing to the RAM."/>
	<msg uid="1126" type="Warning" level="2" text="blockcheck: SLICE $$s, CEMUX must be used to select CE or be programmed to a 1."/>
	<msg uid="1127" type="Warning" level="2" text="blockcheck: SLICE $$s, CEMUX input must not be programmed to a 0. Doing so disables reading of registers on the output of the RAM."/>
	<msg uid="1128" type="Warning" level="2" text="blockcheck: SLICE $$s is in SPRAM mode, but there is no active clock."/>
	<msg uid="1129" type="Error" text="In $$s, Port id evaluated does not correspond to a port."/>
	<msg uid="1130" type="Error" text="blockcheck: More than one signal is connected to $$s on $$s.  While in a memory mode, all ports connected to $$s must be sourced from the same signal.  Failing port is $$s."/>
	<msg uid="1131" type="Error" text="blockcheck: Port $$s on comp $$s has no signal on it. While in memory mode, all ports connected to $$s must be sourced from the same signal."/>
	<msg uid="1132" type="Error" text="There is no logic for $$s $$s."/>
	<msg uid="1133" type="Error" text="$$s: DQSMUX can only come from CLKIMUX in IDDR/GEN mode."/>
	<msg uid="1134" type="Warning" level="2" text="$$s: CLKIMUX can only come from ECLKI or CLK and cannot be VCC/GND in IDDR/GEN mode."/>
	<msg uid="1135" type="Error" text="$$s: SCLK cannot be used in IDDR/GEN mode."/>
	<msg uid="1136" type="Error" text="$$s: IDDR clk cannot be driven by ECLK.  It can only be driven by CLK."/>
	<msg uid="1137" type="Warning" level="2" text="$$s: CLKIMUX cannot be driven by VCC/GND in IDDR/FGEN mode.  It can only be driven by CLK."/>
	<msg uid="1138" type="Warning" level="2" text="$$s: CLKMUX cannot be driven by VCC/GND in IDDR/FGEN mode.  It can only be driven by CLK."/>
	<msg uid="1139" type="Error" text="$$s: DQSMUX can only be driven from CLKIMUX in IDDR/FGEN mode."/>
	<msg uid="1140" type="Error" text="$$s: IDDR SCLK &amp; CLK must be driven by the same source for IDDR/FGEN mode."/>
	<msg uid="1141" type="Error" text="$$s: DQSMUX can only be driven from DQS in IDDR/MEM mode."/>
	<msg uid="1142" type="Warning" level="2" text="$$s: CLKIMUX cannot be driven by VCC/GND in IDDR/MEM mode.  It can only be driven by CLK or ECLKI."/>
	<msg uid="1143" type="Error" text="$$s: SCLK cannot be used in IDDR/MEM mode."/>
	<msg uid="1144" type="Error" text="$$s: DQSMUX can only be driven from DQS in IDDR/FMEM mode."/>
	<msg uid="1145" type="Error" text="$$s: CLKIMUX cannot be driven by ECLKI in IDDR/FMEM mode."/>
	<msg uid="1146" type="Warning" level="2" text="$$s: CLKMUX cannot be driven by VCC/GND in IDDR/FMEM mode.  It can only be driven by CLK."/>
	<msg uid="1147" type="Error" text="$$s: IDDR SCLK &amp; CLK must be driven by the same source for IDDR/FMEM mode."/>
	<msg uid="1148" type="Warning" level="2" text="$$s: CLKIMUX cannot be driven by VCC/GND in IDDR2 mode.  It can only be driven ECLKI."/>
	<msg uid="1149" type="Error" text="$$s: CLKIMUX cannot be driven by CLK in IDDR2 mode."/>
	<msg uid="1150" type="Warning" level="2" text="$$s: CLKMUX cannot be driven by VCC/GND in IDDR2 mode.  It can only be driven by CLK."/>
	<msg uid="1151" type="Error" text="$$s: GSR cannot be enabled in DDR mode."/>
	<msg uid="1152" type="Error" text="$$s: DDR data output and DDR tristate output must be configured in the same mode."/>
	<msg uid="1153" type="Error" text="blockcheck: $$s: Pin C0 must be tied to VCC in this mode."/>
	<msg uid="1154" type="Error" text="blockcheck: $$s: Pin C1 must be tied to VCC in this mode."/>
	<msg uid="1155" type="Error" text="blockcheck: $$s: Pin C cannot be connected to signal in ripple mode A_NE_B."/>
	<msg uid="1156" type="Error" text="blockcheck: $$s: Pin $$s is not connected to signal.  All pins in MULT mode must be connected to signal."/>
	<msg uid="1157" type="Error" text="blockcheck: Slice $$s cannot be configured in mode other than LUT/LOGIC."/>
	<msg uid="1158" type="Error" text="blockcheck: Register comp. '$$s' cannot be placed on site $$s."/>
	<msg uid="1159" type="Error" text="blockcheck: Slice $$s cannot be configured in RAMW mode.  RAMW mode can only be placed on Slice B."/>
	<msg uid="1160" type="Error" text="blockcheck: Slice $$s cannot be configured in DPRAM mode.  DPRAM mode can only be placed on Slice A &amp; Slice C."/>
	<msg uid="1161" type="Error" text="$$s has invalid PLL Delay Factor value of $$d. Valid FDEL values are from -8 to 8.\n"/>
	<msg uid="1162" type="Error" text="$$s has invalid input frequency FIN $$fValid values of FIN are $$f to $$f MHz."/>
	<msg uid="1163" type="Error" text="Property FIN is missing in $$s."/>
	<msg uid="1164" type="Error" text="$$s  has invalid CLKI divider setting of $$d. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1165" type="Error" text="$$s  has invalid CLKFB divider setting of $$d. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1166" type="Error" text="$$s has invalid CLKOP divider setting of $$d. Valid values are $$s"/>
	<msg uid="1167" type="Error" text="$$s  has invalid CLKOP divider setting of $$d. Valid values are $$s"/>
	<msg uid="1168" type="Error" text="$$s has invalid CLKOK divider setting of $$d. Valid values are (2,4,6,8,...,126,128).\n"/>
	<msg uid="1169" type="Error" text="blockcheck: PLL '$$s' : CLKOS cannot be used with BYPASS disabled  since CLKOP BYPASS is enabled."/>
	<msg uid="1170" type="Error" text="blockcheck: PLL '$$s' : CLKOK cannot be used with BYPASS disabled  since CLKOP BYPASS is enabled."/>
	<msg uid="1171" type="Warning" level="2" text="blockcheck: PLL '$$s' : CLKOS is used in bypass mode. "/>
	<msg uid="1172" type="Warning" level="2" text="blockcheck: PLL '$$s' : CLKOK is used in bypass mode."/>
	<msg uid="1173" type="Error" text="blockcheck:  PLL '$$s' :  Pulse width high is $$f ns.  The minimum pulse width high allowed on the CLKOS output is 1 ns."/>
	<msg uid="1174" type="Error" text="blockcheck:  PLL '$$s' :  Pulse width low is $$f ns.  The minimum pulse width low allowed on the CLKOS output is 1 ns."/>
	<msg uid="1175" type="Error" text="blockcheck: DQS output in comp. '$$s' cannot be used since DQSI input signal '$$s' connects to pins other than DQSI. "/>
	<msg uid="1176" type="Error" text="blockcheck: SEDENABLE in component $$s must be connected to VCC when CHECKALWAYS is enabled. "/>
	<msg uid="1177" type="Error" text="blockcheck: SEDSTART in component $$s must be connected to VCC when CHECKALWAYS is enabled. "/>
	<msg uid="1178" type="Error" text="blockcheck: comp. $$s. AUTORECONFIG cannot be turned ON at this time."/>
	<msg uid="1179" type="Error" text="blockcheck: comp. $$s. AUTOWRITE cannot be turned ON at this time."/>
	<msg uid="1180" type="Error" text="blockcheck: comp $$s:  Invalid OSC_DIV setting $$d.  SED does not satisfy the minimum frequency requirement of 2.5 Mhz."/>
	<msg uid="1181" type="Error" text="\n $$s: Pin $$s cannot be connected to signal for PDP ram."/>
	<msg uid="1182" type="Error" text="Comp. $$s: CLKA and MORCLKA has to be tied to the same signal."/>
	<msg uid="1183" type="Error" text="Comp. $$s: CLKB and MORCLKB has to be tied to the same signal."/>
	<msg uid="1184" type="Error" text="EBR $$s is implemented as pseudo dual port memory, its WEB port should be tied to GND."/>
	<msg uid="1185" type="Error" text="$$s"/>
	<msg uid="1186" type="Warning" text="$$s."/>

	</messages>
</messageFile>
