

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Tue Dec 31 23:13:15 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  75297|  75297|  75297|  75297|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  75296|  75296|      4706|          -|          -|    16|    no    |
        | + Loop 1.1      |   4704|   4704|         6|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |      3|      3|         4|          1|          0|     1|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    264|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    130|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|     295|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     295|    540|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_U19  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_164_16_1_1_U20  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0| 130|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_491_p2        |     *    |      2|  0|  20|          32|          16|
    |add_ln24_fu_247_p2        |     +    |      0|  0|  19|          14|          10|
    |add_ln31_fu_394_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln39_fu_470_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln47_1_fu_552_p2      |     +    |      0|  0|  21|          15|          15|
    |buffer_fu_510_p2          |     +    |      0|  0|  26|          19|          19|
    |out_d_fu_259_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_400_p2           |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_566_p2           |     +    |      0|  0|  15|           1|           5|
    |sub_ln39_5_fu_444_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln39_fu_382_p2        |     -    |      0|  0|  13|          11|          11|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_253_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_388_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln33_fu_406_p2       |   icmp   |      0|  0|  11|           5|           4|
    |select_ln31_fu_458_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln32_12_fu_450_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln32_fu_412_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln46_fu_534_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln46_fu_528_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 264|         178|         160|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_234_p4  |   9|          2|    1|          2|
    |buffer_0_reg_220                 |   9|          2|   19|         38|
    |indvar_flatten_reg_187           |   9|          2|   10|         20|
    |out_d_0_reg_165                  |   9|          2|    5|         10|
    |out_h_0_reg_198                  |   9|          2|    5|         10|
    |out_w_0_reg_209                  |   9|          2|    5|         10|
    |phi_mul_reg_176                  |   9|          2|   14|         28|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 114|         24|   62|        128|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln24_reg_582          |  14|   0|   14|          0|
    |add_ln31_reg_604          |  10|   0|   10|          0|
    |add_ln39_reg_619          |  11|   0|   11|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |buffer_0_reg_220          |  19|   0|   19|          0|
    |in_d_0_reg_230            |   1|   0|    1|          0|
    |indvar_flatten_reg_187    |  10|   0|   10|          0|
    |input_addr_reg_624        |  14|   0|   14|          0|
    |input_load_reg_629        |  16|   0|   16|          0|
    |kernel_buffer_0_1_fu_136  |  32|   0|   32|          0|
    |out_d_0_reg_165           |   5|   0|    5|          0|
    |out_d_reg_590             |   5|   0|    5|          0|
    |out_h_0_reg_198           |   5|   0|    5|          0|
    |out_w_0_reg_209           |   5|   0|    5|          0|
    |phi_mul_reg_176           |  14|   0|   14|          0|
    |select_ln31_reg_614       |   5|   0|    5|          0|
    |select_ln32_reg_609       |   5|   0|    5|          0|
    |sext_ln34_reg_595         |  19|   0|   19|          0|
    |trunc_ln_reg_634          |  18|   0|   18|          0|
    |zext_ln24_reg_577         |  14|   0|   15|          1|
    |in_d_0_reg_230            |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 295|  32|  233|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

