<stg><name>pool_layer2</name>


<trans_list>

<trans id="373" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="2" to="50">
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="2" to="3">
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="3" to="4">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="4" to="5">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="5" to="6">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="6" to="7">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="7" to="8">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="8" to="9">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="9" to="10">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="10" to="11">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="11" to="12">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="12" to="13">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="13" to="14">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="14" to="15">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="15" to="16">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="16" to="17">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="17" to="18">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="18" to="19">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="19" to="20">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="20" to="21">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="21" to="22">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="22" to="23">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="23" to="24">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="24" to="25">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="25" to="26">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="26" to="27">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="27" to="28">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="28" to="29">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="29" to="30">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="30" to="31">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="31" to="32">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="32" to="33">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="33" to="34">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="34" to="35">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="35" to="36">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="36" to="37">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="37" to="38">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="38" to="39">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="39" to="40">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="40" to="41">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="41" to="42">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="42" to="43">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="43" to="44">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="44" to="45">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="45" to="46">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="46" to="47">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="47" to="48">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="48" to="49">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="49" to="2">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %channel = phi i5 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:2  %i = phi i4 [ 0, %0 ], [ %i_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -32

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %channel_1 = add i5 1, %channel

]]></Node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:3  %tmp_s = icmp ult i4 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:4  %i_mid2 = select i1 %tmp_s, i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %tmp_1_mid2_v = select i1 %tmp_s, i5 %channel, i5 %channel_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_v"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %tmp_3_cast = zext i4 %i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:12  %tmp_1 = mul i12 208, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i_mid2, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:106  %tmp_9_0_s = or i4 %i_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_9_0_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:107  %tmp_10_0_1_cast = zext i4 %tmp_9_0_s to i12

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:108  %tmp_52 = mul i12 208, %tmp_10_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">
</state>

<state id="4" st_id="4">
</state>

<state id="5" st_id="5">
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">
</state>

<state id="9" st_id="9">
</state>

<state id="10" st_id="10">
</state>

<state id="11" st_id="11">
</state>

<state id="12" st_id="12">
</state>

<state id="13" st_id="13">
</state>

<state id="14" st_id="14">
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="5">
<![CDATA[
.preheader.preheader:7  %tmp_1_mid2_cast = zext i5 %tmp_1_mid2_v to i12

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_cast"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:13  %tmp_4 = add i12 %tmp_1_mid2_cast, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:14  %tmp_4_cast = zext i12 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %image_V_addr = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="image_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:99  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="73" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:16  %tmp_5 = add i12 16, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:17  %tmp_6 = add i12 %tmp_1_mid2_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:18  %tmp_6_cast = zext i12 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %image_V_addr_1 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:99  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:100  %image_V_load_1 = load i24* %image_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="79" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:20  %tmp_7 = add i12 32, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:21  %tmp_8 = add i12 %tmp_1_mid2_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:22  %tmp_8_cast = zext i12 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="82" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %image_V_addr_4 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_4"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:100  %image_V_load_1 = load i24* %image_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_1"/></StgValue>
</operation>

<operation id="84" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:101  %tmp_13_0_0_1 = icmp sgt i24 %image_V_load_1, %image_V_load

]]></Node>
<StgValue><ssdm name="tmp_13_0_0_1"/></StgValue>
</operation>

<operation id="85" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:102  %image_V_load_max_V_1 = select i1 %tmp_13_0_0_1, i12 %tmp_6, i12 %tmp_4

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1"/></StgValue>
</operation>

<operation id="86" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:169  %image_V_load_4 = load i24* %image_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="87" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:24  %tmp_9 = add i12 48, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:25  %tmp_2 = add i12 %tmp_1_mid2_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:26  %tmp_10_cast = zext i12 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %image_V_addr_5 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:109  %tmp_53 = add i12 %tmp_1_mid2_cast, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:110  %tmp_53_cast = zext i12 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="93" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:111  %image_V_addr_2 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:156  %image_V_load_2 = load i24* %image_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_2"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:169  %image_V_load_4 = load i24* %image_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_4"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:170  %image_V_load_5 = load i24* %image_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:103  %image_V_load_max_V_1_17 = zext i12 %image_V_load_max_V_1 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_17"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %image_V_addr_24 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_17

]]></Node>
<StgValue><ssdm name="image_V_addr_24"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:105  %image_V_load_24 = load i24* %image_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_24"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:156  %image_V_load_2 = load i24* %image_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_2"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:170  %image_V_load_5 = load i24* %image_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_5"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:171  %tmp_13_1_0_1 = icmp sgt i24 %image_V_load_5, %image_V_load_4

]]></Node>
<StgValue><ssdm name="tmp_13_1_0_1"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:172  %image_V_load_max_V_1_3 = select i1 %tmp_13_1_0_1, i12 %tmp_2, i12 %tmp_8

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="104" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:105  %image_V_load_24 = load i24* %image_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_24"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:116  %tmp_56 = add i12 32, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:117  %tmp_57 = add i12 %tmp_1_mid2_cast, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:118  %tmp_57_cast = zext i12 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:119  %image_V_addr_6 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_6"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:157  %tmp_13_0_1 = icmp sgt i24 %image_V_load_2, %image_V_load_24

]]></Node>
<StgValue><ssdm name="tmp_13_0_1"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:158  %image_V_load_max_V_1_1 = select i1 %tmp_13_0_1, i12 %tmp_53, i12 %image_V_load_max_V_1

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_1"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:173  %image_V_load_max_V_1_20 = zext i12 %image_V_load_max_V_1_3 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_20"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:174  %image_V_addr_27 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_20

]]></Node>
<StgValue><ssdm name="image_V_addr_27"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:175  %image_V_load_27 = load i24* %image_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_27"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:176  %image_V_load_6 = load i24* %image_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="115" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:112  %tmp_54 = add i12 16, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:113  %tmp_55 = add i12 %tmp_1_mid2_cast, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:114  %tmp_55_cast = zext i12 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:115  %image_V_addr_3 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:159  %image_V_load_max_V_1_18 = zext i12 %image_V_load_max_V_1_1 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_18"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:160  %image_V_addr_25 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_18

]]></Node>
<StgValue><ssdm name="image_V_addr_25"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:161  %image_V_load_25 = load i24* %image_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_25"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:162  %image_V_load_3 = load i24* %image_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_3"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:175  %image_V_load_27 = load i24* %image_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_27"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:176  %image_V_load_6 = load i24* %image_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_6"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:177  %tmp_13_1_1 = icmp sgt i24 %image_V_load_6, %image_V_load_27

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:178  %image_V_load_max_V_1_4 = select i1 %tmp_13_1_1, i12 %tmp_57, i12 %image_V_load_max_V_1_3

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="127" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:120  %tmp_58 = add i12 48, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:121  %tmp_59 = add i12 %tmp_1_mid2_cast, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:122  %tmp_59_cast = zext i12 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:123  %image_V_addr_7 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:161  %image_V_load_25 = load i24* %image_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_25"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:162  %image_V_load_3 = load i24* %image_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_3"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:163  %tmp_13_0_1_1 = icmp sgt i24 %image_V_load_3, %image_V_load_25

]]></Node>
<StgValue><ssdm name="tmp_13_0_1_1"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:164  %image_V_load_max_V_1_2 = select i1 %tmp_13_0_1_1, i12 %tmp_55, i12 %image_V_load_max_V_1_1

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_2"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:179  %image_V_load_max_V_1_21 = zext i12 %image_V_load_max_V_1_4 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_21"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:180  %image_V_addr_28 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_21

]]></Node>
<StgValue><ssdm name="image_V_addr_28"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:181  %image_V_load_28 = load i24* %image_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_28"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:182  %image_V_load_7 = load i24* %image_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_7"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:270  %i_1 = add i4 2, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:165  %image_V_load_max_V_1_19 = zext i12 %image_V_load_max_V_1_2 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_19"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:166  %image_V_addr_26 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_19

]]></Node>
<StgValue><ssdm name="image_V_addr_26"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:167  %image_V_load_26 = load i24* %image_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_26"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:181  %image_V_load_28 = load i24* %image_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_28"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:182  %image_V_load_7 = load i24* %image_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_7"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:183  %tmp_13_1_1_1 = icmp sgt i24 %image_V_load_7, %image_V_load_28

]]></Node>
<StgValue><ssdm name="tmp_13_1_1_1"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:184  %image_V_load_max_V_1_5 = select i1 %tmp_13_1_1_1, i12 %tmp_59, i12 %image_V_load_max_V_1_4

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:28  %tmp_3 = add i12 64, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:29  %tmp_10 = add i12 %tmp_1_mid2_cast, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:30  %tmp_12_cast = zext i12 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %image_V_addr_8 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_8"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:132  %tmp_64 = add i12 96, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:133  %tmp_65 = add i12 %tmp_1_mid2_cast, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:134  %tmp_65_cast = zext i12 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:135  %image_V_addr_14 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_14"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:167  %image_V_load_26 = load i24* %image_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_26"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:189  %image_V_load_8 = load i24* %image_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_8"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:216  %image_V_load_14 = load i24* %image_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="158" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:32  %tmp_11 = add i12 80, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="159" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:33  %tmp_12 = add i12 %tmp_1_mid2_cast, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="160" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:34  %tmp_14_cast = zext i12 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %image_V_addr_9 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_9"/></StgValue>
</operation>

<operation id="162" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:128  %tmp_62 = add i12 80, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="163" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:129  %tmp_63 = add i12 %tmp_1_mid2_cast, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:130  %tmp_63_cast = zext i12 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:131  %image_V_addr_11 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_11"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:189  %image_V_load_8 = load i24* %image_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_8"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:190  %image_V_load_9 = load i24* %image_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_9"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:202  %image_V_load_11 = load i24* %image_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_11"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:216  %image_V_load_14 = load i24* %image_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="170" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:124  %tmp_60 = add i12 64, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:125  %tmp_61 = add i12 %tmp_1_mid2_cast, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:126  %tmp_61_cast = zext i12 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:127  %image_V_addr_10 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_10"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:140  %tmp_68 = add i12 128, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:141  %tmp_69 = add i12 %tmp_1_mid2_cast, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:142  %tmp_69_cast = zext i12 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:143  %image_V_addr_18 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_18"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:190  %image_V_load_9 = load i24* %image_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_9"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:191  %tmp_13_2_0_1 = icmp sgt i24 %image_V_load_9, %image_V_load_8

]]></Node>
<StgValue><ssdm name="tmp_13_2_0_1"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:192  %image_V_load_max_V_1_6 = select i1 %tmp_13_2_0_1, i12 %tmp_12, i12 %tmp_10

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_6"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:196  %image_V_load_10 = load i24* %image_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_10"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:202  %image_V_load_11 = load i24* %image_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_11"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:236  %image_V_load_18 = load i24* %image_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_18"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="184" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:36  %tmp_13 = add i12 96, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:37  %tmp_14 = add i12 %tmp_1_mid2_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:38  %tmp_16_cast = zext i12 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %image_V_addr_12 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_12"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:193  %image_V_load_max_V_1_23 = zext i12 %image_V_load_max_V_1_6 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_23"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:194  %image_V_addr_30 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_23

]]></Node>
<StgValue><ssdm name="image_V_addr_30"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:195  %image_V_load_30 = load i24* %image_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_30"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:196  %image_V_load_10 = load i24* %image_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_10"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:209  %image_V_load_12 = load i24* %image_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_12"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:236  %image_V_load_18 = load i24* %image_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="194" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:40  %tmp_15 = add i12 112, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:41  %tmp_16 = add i12 %tmp_1_mid2_cast, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:42  %tmp_18_cast = zext i12 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %image_V_addr_13 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_13"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:148  %tmp_72 = add i12 160, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:149  %tmp_73 = add i12 %tmp_1_mid2_cast, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:150  %tmp_73_cast = zext i12 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:151  %image_V_addr_22 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_22"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:195  %image_V_load_30 = load i24* %image_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_30"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:197  %tmp_13_2_1 = icmp sgt i24 %image_V_load_10, %image_V_load_30

]]></Node>
<StgValue><ssdm name="tmp_13_2_1"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:198  %image_V_load_max_V_1_7 = select i1 %tmp_13_2_1, i12 %tmp_61, i12 %image_V_load_max_V_1_6

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_7"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:209  %image_V_load_12 = load i24* %image_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_12"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:210  %image_V_load_13 = load i24* %image_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_13"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:256  %image_V_load_22 = load i24* %image_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_22"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:61  %tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_25, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:62  %p_shl_cast = zext i10 %tmp_26 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader.preheader:63  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_25, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader:64  %p_shl6_cast = zext i8 %tmp_27 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:65  %tmp_28 = sub i11 %p_shl_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="11">
<![CDATA[
.preheader.preheader:67  %tmp_29 = trunc i11 %tmp_28 to i5

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:68  %tmp_30 = or i5 %tmp_29, %tmp_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:69  %tmp_31 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %tmp_28, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:70  %tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_31, i5 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:71  %tmp_33 = sext i11 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:72  %output_V_addr = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:136  %tmp_66 = add i12 112, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:137  %tmp_67 = add i12 %tmp_1_mid2_cast, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:138  %tmp_67_cast = zext i12 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:139  %image_V_addr_15 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_15"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
.preheader.preheader:168  store i24 %image_V_load_26, i24* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:199  %image_V_load_max_V_1_24 = zext i12 %image_V_load_max_V_1_7 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_24"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:200  %image_V_addr_31 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_24

]]></Node>
<StgValue><ssdm name="image_V_addr_31"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:201  %image_V_load_31 = load i24* %image_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_31"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:210  %image_V_load_13 = load i24* %image_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_13"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:211  %tmp_13_3_0_1 = icmp sgt i24 %image_V_load_13, %image_V_load_12

]]></Node>
<StgValue><ssdm name="tmp_13_3_0_1"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:212  %image_V_load_max_V_1_9 = select i1 %tmp_13_3_0_1, i12 %tmp_16, i12 %tmp_14

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_9"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:222  %image_V_load_15 = load i24* %image_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_15"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:256  %image_V_load_22 = load i24* %image_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:48  %tmp_19 = add i12 144, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:49  %tmp_20 = add i12 %tmp_1_mid2_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:50  %tmp_22_cast = zext i12 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:51  %image_V_addr_17 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_17"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:201  %image_V_load_31 = load i24* %image_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_31"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:203  %tmp_13_2_1_1 = icmp sgt i24 %image_V_load_11, %image_V_load_31

]]></Node>
<StgValue><ssdm name="tmp_13_2_1_1"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:204  %image_V_load_max_V_1_8 = select i1 %tmp_13_2_1_1, i12 %tmp_63, i12 %image_V_load_max_V_1_7

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_8"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:213  %image_V_load_max_V_1_26 = zext i12 %image_V_load_max_V_1_9 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_26"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:214  %image_V_addr_33 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_26

]]></Node>
<StgValue><ssdm name="image_V_addr_33"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:215  %image_V_load_33 = load i24* %image_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_33"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:222  %image_V_load_15 = load i24* %image_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_15"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:230  %image_V_load_17 = load i24* %image_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_17"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="244" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:44  %tmp_17 = add i12 128, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:45  %tmp_18 = add i12 %tmp_1_mid2_cast, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:46  %tmp_20_cast = zext i12 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %image_V_addr_16 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_16"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:205  %image_V_load_max_V_1_25 = zext i12 %image_V_load_max_V_1_8 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_25"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:206  %image_V_addr_32 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_25

]]></Node>
<StgValue><ssdm name="image_V_addr_32"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:207  %image_V_load_32 = load i24* %image_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_32"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:215  %image_V_load_33 = load i24* %image_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_33"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:217  %tmp_13_3_1 = icmp sgt i24 %image_V_load_14, %image_V_load_33

]]></Node>
<StgValue><ssdm name="tmp_13_3_1"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:218  %image_V_load_max_V_1_27 = select i1 %tmp_13_3_1, i12 %tmp_65, i12 %image_V_load_max_V_1_9

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_27"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:229  %image_V_load_16 = load i24* %image_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_16"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:230  %image_V_load_17 = load i24* %image_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_17"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="256" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:144  %tmp_70 = add i12 144, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:145  %tmp_71 = add i12 %tmp_1_mid2_cast, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:146  %tmp_71_cast = zext i12 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:147  %image_V_addr_19 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_19"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:207  %image_V_load_32 = load i24* %image_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_32"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:219  %image_V_load_max_V_1_28 = zext i12 %image_V_load_max_V_1_27 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_28"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:220  %image_V_addr_34 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_28

]]></Node>
<StgValue><ssdm name="image_V_addr_34"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:221  %image_V_load_34 = load i24* %image_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_34"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:229  %image_V_load_16 = load i24* %image_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_16"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:231  %tmp_13_4_0_1 = icmp sgt i24 %image_V_load_17, %image_V_load_16

]]></Node>
<StgValue><ssdm name="tmp_13_4_0_1"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:232  %image_V_load_max_V_1_11 = select i1 %tmp_13_4_0_1, i12 %tmp_20, i12 %tmp_18

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_11"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:242  %image_V_load_19 = load i24* %image_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="268" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:52  %tmp_21 = add i12 160, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="269" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:53  %tmp_22 = add i12 %tmp_1_mid2_cast, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="270" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:56  %tmp_23 = add i12 176, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="271" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:57  %tmp_24 = add i12 %tmp_1_mid2_cast, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:58  %tmp_26_cast = zext i12 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:59  %image_V_addr_21 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_21"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:152  %tmp_74 = add i12 176, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="275" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:153  %tmp_75 = add i12 %tmp_1_mid2_cast, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="276" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:221  %image_V_load_34 = load i24* %image_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_34"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:223  %tmp_13_3_1_1 = icmp sgt i24 %image_V_load_15, %image_V_load_34

]]></Node>
<StgValue><ssdm name="tmp_13_3_1_1"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:224  %image_V_load_max_V_1_10 = select i1 %tmp_13_3_1_1, i12 %tmp_67, i12 %image_V_load_max_V_1_27

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_10"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:233  %image_V_load_max_V_1_30 = zext i12 %image_V_load_max_V_1_11 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_30"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:234  %image_V_addr_36 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_30

]]></Node>
<StgValue><ssdm name="image_V_addr_36"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:235  %image_V_load_36 = load i24* %image_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_36"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:242  %image_V_load_19 = load i24* %image_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_19"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:250  %image_V_load_21 = load i24* %image_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:54  %tmp_24_cast = zext i12 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55  %image_V_addr_20 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_20"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:225  %image_V_load_max_V_1_29 = zext i12 %image_V_load_max_V_1_10 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_29"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:226  %image_V_addr_35 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_29

]]></Node>
<StgValue><ssdm name="image_V_addr_35"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:227  %image_V_load_35 = load i24* %image_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_35"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:235  %image_V_load_36 = load i24* %image_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_36"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:237  %tmp_13_4_1 = icmp sgt i24 %image_V_load_18, %image_V_load_36

]]></Node>
<StgValue><ssdm name="tmp_13_4_1"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:238  %image_V_load_max_V_1_12 = select i1 %tmp_13_4_1, i12 %tmp_69, i12 %image_V_load_max_V_1_11

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_12"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:249  %image_V_load_20 = load i24* %image_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_20"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:250  %image_V_load_21 = load i24* %image_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_21"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:154  %tmp_75_cast = zext i12 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:155  %image_V_addr_23 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_23"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:227  %image_V_load_35 = load i24* %image_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_35"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:239  %image_V_load_max_V_1_31 = zext i12 %image_V_load_max_V_1_12 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_31"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:240  %image_V_addr_37 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_31

]]></Node>
<StgValue><ssdm name="image_V_addr_37"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:241  %image_V_load_37 = load i24* %image_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_37"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:249  %image_V_load_20 = load i24* %image_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_20"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:251  %tmp_13_5_0_1 = icmp sgt i24 %image_V_load_21, %image_V_load_20

]]></Node>
<StgValue><ssdm name="tmp_13_5_0_1"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:252  %image_V_load_max_V_1_14 = select i1 %tmp_13_5_0_1, i12 %tmp_24, i12 %tmp_22

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_14"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:262  %image_V_load_23 = load i24* %image_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="304" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:241  %image_V_load_37 = load i24* %image_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_37"/></StgValue>
</operation>

<operation id="305" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:243  %tmp_13_4_1_1 = icmp sgt i24 %image_V_load_19, %image_V_load_37

]]></Node>
<StgValue><ssdm name="tmp_13_4_1_1"/></StgValue>
</operation>

<operation id="306" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:244  %image_V_load_max_V_1_13 = select i1 %tmp_13_4_1_1, i12 %tmp_71, i12 %image_V_load_max_V_1_12

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_13"/></StgValue>
</operation>

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:253  %image_V_load_max_V_1_33 = zext i12 %image_V_load_max_V_1_14 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_33"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:254  %image_V_addr_39 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_33

]]></Node>
<StgValue><ssdm name="image_V_addr_39"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:255  %image_V_load_39 = load i24* %image_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_39"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:262  %image_V_load_23 = load i24* %image_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_23"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:245  %image_V_load_max_V_1_32 = zext i12 %image_V_load_max_V_1_13 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_32"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:246  %image_V_addr_38 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_32

]]></Node>
<StgValue><ssdm name="image_V_addr_38"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:247  %image_V_load_38 = load i24* %image_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_38"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:255  %image_V_load_39 = load i24* %image_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_39"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:257  %tmp_13_5_1 = icmp sgt i24 %image_V_load_22, %image_V_load_39

]]></Node>
<StgValue><ssdm name="tmp_13_5_1"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:258  %image_V_load_max_V_1_15 = select i1 %tmp_13_5_1, i12 %tmp_73, i12 %image_V_load_max_V_1_14

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="317" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:247  %image_V_load_38 = load i24* %image_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_38"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:259  %image_V_load_max_V_1_34 = zext i12 %image_V_load_max_V_1_15 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_34"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:260  %image_V_addr_40 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_34

]]></Node>
<StgValue><ssdm name="image_V_addr_40"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:261  %image_V_load_40 = load i24* %image_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_40"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="321" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:261  %image_V_load_40 = load i24* %image_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_40"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:263  %tmp_13_5_1_1 = icmp sgt i24 %image_V_load_23, %image_V_load_40

]]></Node>
<StgValue><ssdm name="tmp_13_5_1_1"/></StgValue>
</operation>

<operation id="323" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:264  %image_V_load_max_V_1_16 = select i1 %tmp_13_5_1_1, i12 %tmp_75, i12 %image_V_load_max_V_1_15

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:265  %image_V_load_max_V_1_35 = zext i12 %image_V_load_max_V_1_16 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_35"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:266  %image_V_addr_41 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_35

]]></Node>
<StgValue><ssdm name="image_V_addr_41"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:267  %image_V_load_41 = load i24* %image_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_41"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="327" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:267  %image_V_load_41 = load i24* %image_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">
</state>

<state id="43" st_id="43">
</state>

<state id="44" st_id="44">

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:185  %image_V_load_max_V_1_22 = zext i12 %image_V_load_max_V_1_5 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_22"/></StgValue>
</operation>

<operation id="329" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:186  %image_V_addr_29 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_22

]]></Node>
<StgValue><ssdm name="image_V_addr_29"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:187  %image_V_load_29 = load i24* %image_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_29"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="331" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:6  %tmp_1_mid2_cast1 = zext i5 %tmp_1_mid2_v to i11

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_cast1"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:73  %tmp_34 = or i11 %tmp_28, 16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:74  %tmp_35 = add i11 %tmp_1_mid2_cast1, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="334" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:75  %tmp_37_cast = sext i11 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="335" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %output_V_addr_1 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader:187  %image_V_load_29 = load i24* %image_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_29"/></StgValue>
</operation>

<operation id="337" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
.preheader.preheader:188  store i24 %image_V_load_29, i24* %output_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="338" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:66  %tmp_31_cast = sext i11 %tmp_28 to i12

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="339" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:77  %tmp_36 = add i12 32, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="340" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="12">
<![CDATA[
.preheader.preheader:78  %tmp_37 = trunc i12 %tmp_36 to i5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="341" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:79  %tmp_38 = or i5 %tmp_37, %tmp_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="342" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:80  %tmp_39 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %tmp_36, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="343" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader.preheader:81  %tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_39, i5 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="344" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:82  %tmp_41 = sext i12 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="345" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:83  %output_V_addr_2 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:88  %tmp_44 = add i12 64, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="347" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="12">
<![CDATA[
.preheader.preheader:89  %tmp_45 = trunc i12 %tmp_44 to i5

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="348" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:90  %tmp_46 = or i5 %tmp_45, %tmp_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="349" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:91  %tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %tmp_44, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="350" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
.preheader.preheader:208  store i24 %image_V_load_32, i24* %output_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="351" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:84  %tmp_42 = add i11 48, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:85  %tmp_43 = add i11 %tmp_1_mid2_cast1, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:86  %tmp_44_cast = sext i11 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:87  %output_V_addr_3 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:95  %tmp_50 = add i11 80, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:96  %tmp_51 = add i11 %tmp_1_mid2_cast1, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
.preheader.preheader:228  store i24 %image_V_load_35, i24* %output_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="358" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader.preheader:92  %tmp_48 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_47, i5 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="359" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:93  %tmp_49 = sext i12 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="360" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:94  %output_V_addr_4 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="361" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
.preheader.preheader:248  store i24 %image_V_load_38, i24* %output_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="362" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @L_pool_layer2_label1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="364" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="366" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecPipeline(i32 21, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:97  %tmp_51_cast = sext i11 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="368" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %output_V_addr_5 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_5"/></StgValue>
</operation>

<operation id="369" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
.preheader.preheader:268  store i24 %image_V_load_41, i24* %output_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:269  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str27, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="371" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:271  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
