
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
22default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
:
.Phase 1 Build RT Design | Checksum: 139efdd5d
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:02:28 ; elapsed = 00:02:18 . Memory (MB): peak = 1291.469 ; gain = 126.8402default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
9
-Phase 2.1 Create Timer | Checksum: 139efdd5d
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:02:29 ; elapsed = 00:02:20 . Memory (MB): peak = 1291.469 ; gain = 126.8402default:default
g

Phase %s%s
101*constraints2
2.2 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 2.2 Update Timing | Checksum: 1626cb7b4
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:03:05 ; elapsed = 00:02:42 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default

Estimated Timing Summary %s
57*route2M
9| WNS=0.621  | TNS=0      | WHS=-0.41  | THS=-1.24e+003|
2default:defaultZ35-57
@
4Phase 2 Router Initialization | Checksum: 1626cb7b4
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:03:24 ; elapsed = 00:02:55 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
:
.Phase 3 Initial Routing | Checksum: 15e825d11
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:03:31 ; elapsed = 00:02:59 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
i

Phase %s%s
101*constraints2
4.1.1 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 4.1.1 Update Timing | Checksum: d2ce713b
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:01 ; elapsed = 00:03:16 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.362  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
?
3Phase 4.1 Global Iteration 0 | Checksum: 12fc86348
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:02 ; elapsed = 00:03:18 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
l

Phase %s%s
101*constraints2
4.2 2default:default2&
Global Iteration 12default:defaultZ18-101
i

Phase %s%s
101*constraints2
4.2.1 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 4.2.1 Update Timing | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:11 ; elapsed = 00:03:25 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.256  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
>
2Phase 4.2 Global Iteration 1 | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:11 ; elapsed = 00:03:25 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
<
0Phase 4 Rip-up And Reroute | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:12 ; elapsed = 00:03:26 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
9
-Phase 5.1 Update Timing | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:23 ; elapsed = 00:03:32 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.335  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
7
+Phase 5 Delay CleanUp | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:24 ; elapsed = 00:03:32 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
o

Phase %s%s
101*constraints2
6 2default:default2+
Clock Skew Optimization2default:defaultZ18-101
A
5Phase 6 Clock Skew Optimization | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:24 ; elapsed = 00:03:33 . Memory (MB): peak = 1331.133 ; gain = 166.5042default:default
e

Phase %s%s
101*constraints2
7 2default:default2!
Post Hold Fix2default:defaultZ18-101
g

Phase %s%s
101*constraints2
7.1 2default:default2!
Update Timing2default:defaultZ18-101
9
-Phase 7.1 Update Timing | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:42 ; elapsed = 00:03:42 . Memory (MB): peak = 1333.895 ; gain = 169.2662default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.335  | TNS=0      | WHS=0.00723| THS=0      |
2default:defaultZ35-57
7
+Phase 7 Post Hold Fix | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:42 ; elapsed = 00:03:43 . Memory (MB): peak = 1333.895 ; gain = 169.2662default:default
f

Phase %s%s
101*constraints2
8 2default:default2"
Route finalize2default:defaultZ18-101
8
,Phase 8 Route finalize | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:42 ; elapsed = 00:03:43 . Memory (MB): peak = 1334.828 ; gain = 170.1992default:default
m

Phase %s%s
101*constraints2
9 2default:default2)
Verifying routed nets2default:defaultZ18-101
?
3Phase 9 Verifying routed nets | Checksum: 0c4f8fc3
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:42 ; elapsed = 00:03:43 . Memory (MB): peak = 1336.820 ; gain = 172.1912default:default
j

Phase %s%s
101*constraints2
10 2default:default2%
Depositing Routes2default:defaultZ18-101
<
0Phase 10 Depositing Routes | Checksum: 3374cc2a
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:45 ; elapsed = 00:03:46 . Memory (MB): peak = 1336.820 ; gain = 172.1912default:default
k

Phase %s%s
101*constraints2
11 2default:default2&
Post Router Timing2default:defaultZ18-101
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.335  | TNS=0      | WHS=0.00723| THS=0      |
2default:defaultZ35-57
³
šThe final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
127*routeZ35-327
=
1Phase 11 Post Router Timing | Checksum: 3374cc2a
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:57 ; elapsed = 00:03:52 . Memory (MB): peak = 1336.820 ; gain = 172.1912default:default
4
Router Completed Successfully
16*routeZ35-16
3
'Ending Route Task | Checksum: 3374cc2a
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:00 ; elapsed = 00:03:52 . Memory (MB): peak = 1336.820 ; gain = 172.1912default:default
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:00 ; elapsed = 00:03:52 . Memory (MB): peak = 1336.820 ; gain = 172.1912default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
522default:default2
572default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:05:102default:default2
00:05:002default:default2
1336.8202default:default2
201.5742default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
‚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:092default:default2
00:00:102default:default2
1336.8202default:default2
0.0002default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:162default:default2
00:00:172default:default2
1336.8202default:default2
0.0002default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
Å
#The results of DRC are in file %s.
168*coretcl2„
vC:/Users/Daniel/Documents/Uoft_hw/ECE532/PaintWithVision2/PaintWithVision2.runs/impl_1/design_1_wrapper_drc_routed.rptvC:/Users/Daniel/Documents/Uoft_hw/ECE532/PaintWithVision2/PaintWithVision2.runs/impl_1/design_1_wrapper_drc_routed.rpt2default:default8Z2-168
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
report_drc: 2default:default2
00:00:192default:default2
00:00:112default:default2
1347.6642default:default2
10.8442default:defaultZ17-268
€
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
22default:defaultZ38-191
†
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2+
report_timing_summary: 2default:default2
00:01:182default:default2
00:00:482default:default2
1481.7502default:default2
134.0862default:defaultZ17-268
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
›
âMMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets %s]'  to set the static_probabiblity to '1'  if desired.207*power2

reset_IBUF2default:defaultZ33-218
í
âMMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets %s]'  to set the static_probabiblity to '1'  if desired.207*power2p
\design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sys_rst_act_hi2default:defaultZ33-218
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
00:00:302default:default2
00:00:322default:default2
1502.2582default:default2
20.5082default:defaultZ17-268


End Record