 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : BoothMultiplier
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:38:34 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U95/ZN (NAND2_X1)                                0.03       1.70 r
  add_57/U97/ZN (NAND3_X1)                                0.04       1.74 f
  add_57/U1_22/CO (FA_X1)                                 0.09       1.83 f
  add_57/U53/ZN (NAND2_X1)                                0.03       1.86 r
  add_57/U55/ZN (NAND3_X1)                                0.04       1.89 f
  add_57/U1_24/CO (FA_X1)                                 0.09       1.98 f
  add_57/U102/ZN (NAND2_X1)                               0.04       2.01 r
  add_57/U98/ZN (NAND3_X1)                                0.04       2.05 f
  add_57/U116/ZN (NAND2_X1)                               0.03       2.09 r
  add_57/U113/ZN (NAND3_X1)                               0.04       2.12 f
  add_57/U123/ZN (NAND2_X1)                               0.03       2.15 r
  add_57/U126/ZN (NAND3_X1)                               0.03       2.18 f
  add_57/U1_28/CO (FA_X1)                                 0.09       2.27 f
  add_57/U110/ZN (NAND2_X1)                               0.04       2.31 r
  add_57/U112/ZN (NAND3_X1)                               0.04       2.35 f
  add_57/U66/ZN (NAND2_X1)                                0.03       2.37 r
  add_57/U68/ZN (NAND3_X1)                                0.03       2.41 f
  add_57/U89/ZN (XNOR2_X1)                                0.06       2.46 f
  add_57/SUM[31] (BoothMultiplier_DW01_add_0)             0.00       2.46 f
  U514/ZN (AOI22_X1)                                      0.05       2.51 r
  U254/ZN (NAND2_X1)                                      0.03       2.54 f
  Acc_reg[30]/D (DFFR_X1)                                 0.01       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[30]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U95/ZN (NAND2_X1)                                0.03       1.70 r
  add_57/U97/ZN (NAND3_X1)                                0.04       1.74 f
  add_57/U1_22/CO (FA_X1)                                 0.09       1.83 f
  add_57/U53/ZN (NAND2_X1)                                0.03       1.86 r
  add_57/U55/ZN (NAND3_X1)                                0.04       1.89 f
  add_57/U1_24/CO (FA_X1)                                 0.09       1.98 f
  add_57/U102/ZN (NAND2_X1)                               0.04       2.01 r
  add_57/U98/ZN (NAND3_X1)                                0.04       2.05 f
  add_57/U116/ZN (NAND2_X1)                               0.03       2.09 r
  add_57/U113/ZN (NAND3_X1)                               0.04       2.12 f
  add_57/U123/ZN (NAND2_X1)                               0.03       2.15 r
  add_57/U126/ZN (NAND3_X1)                               0.03       2.18 f
  add_57/U1_28/CO (FA_X1)                                 0.09       2.27 f
  add_57/U110/ZN (NAND2_X1)                               0.04       2.31 r
  add_57/U112/ZN (NAND3_X1)                               0.04       2.35 f
  add_57/U66/ZN (NAND2_X1)                                0.03       2.37 r
  add_57/U68/ZN (NAND3_X1)                                0.03       2.41 f
  add_57/U89/ZN (XNOR2_X1)                                0.06       2.46 f
  add_57/SUM[31] (BoothMultiplier_DW01_add_0)             0.00       2.46 f
  U512/ZN (AOI22_X1)                                      0.05       2.51 r
  U515/ZN (NAND2_X1)                                      0.03       2.54 f
  Acc_reg[31]/D (DFFR_X1)                                 0.01       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[31]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U53/ZN (NAND2_X1)                                0.03       1.40 r
  sub_61/U55/ZN (NAND3_X1)                                0.04       1.44 f
  sub_61/U2_18/CO (FA_X1)                                 0.09       1.53 f
  sub_61/U107/ZN (NAND2_X1)                               0.04       1.57 r
  sub_61/U109/ZN (NAND3_X1)                               0.04       1.60 f
  sub_61/U120/ZN (NAND2_X1)                               0.03       1.64 r
  sub_61/U122/ZN (NAND3_X1)                               0.04       1.68 f
  sub_61/U76/ZN (NAND2_X1)                                0.03       1.70 r
  sub_61/U78/ZN (NAND3_X1)                                0.04       1.74 f
  sub_61/U2_22/CO (FA_X1)                                 0.09       1.82 f
  sub_61/U114/ZN (NAND2_X1)                               0.04       1.86 r
  sub_61/U110/ZN (NAND3_X1)                               0.04       1.90 f
  sub_61/U126/ZN (NAND2_X1)                               0.04       1.94 r
  sub_61/U123/ZN (NAND3_X1)                               0.04       1.98 f
  sub_61/U134/ZN (NAND2_X1)                               0.04       2.01 r
  sub_61/U131/ZN (NAND3_X1)                               0.04       2.05 f
  sub_61/U146/ZN (NAND2_X1)                               0.03       2.08 r
  sub_61/U149/ZN (NAND3_X1)                               0.03       2.12 f
  sub_61/U2_27/CO (FA_X1)                                 0.09       2.20 f
  sub_61/U141/ZN (NAND2_X1)                               0.04       2.24 r
  sub_61/U130/ZN (NAND3_X1)                               0.04       2.28 f
  sub_61/U152/ZN (NAND2_X1)                               0.04       2.31 r
  sub_61/U57/ZN (NAND3_X1)                                0.04       2.35 f
  sub_61/U60/Z (XOR2_X1)                                  0.06       2.41 f
  sub_61/DIFF[30] (BoothMultiplier_DW01_sub_0)            0.00       2.41 f
  U509/ZN (AOI22_X1)                                      0.04       2.46 r
  U389/ZN (NAND2_X1)                                      0.03       2.49 f
  Acc_reg[29]/D (DFFR_X1)                                 0.01       2.49 f
  data arrival time                                                  2.49

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[29]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U53/ZN (NAND2_X1)                                0.03       1.40 r
  sub_61/U55/ZN (NAND3_X1)                                0.04       1.44 f
  sub_61/U2_18/CO (FA_X1)                                 0.09       1.53 f
  sub_61/U107/ZN (NAND2_X1)                               0.04       1.57 r
  sub_61/U109/ZN (NAND3_X1)                               0.04       1.60 f
  sub_61/U120/ZN (NAND2_X1)                               0.03       1.64 r
  sub_61/U122/ZN (NAND3_X1)                               0.04       1.68 f
  sub_61/U76/ZN (NAND2_X1)                                0.03       1.70 r
  sub_61/U78/ZN (NAND3_X1)                                0.04       1.74 f
  sub_61/U2_22/CO (FA_X1)                                 0.09       1.82 f
  sub_61/U114/ZN (NAND2_X1)                               0.04       1.86 r
  sub_61/U110/ZN (NAND3_X1)                               0.04       1.90 f
  sub_61/U126/ZN (NAND2_X1)                               0.04       1.94 r
  sub_61/U123/ZN (NAND3_X1)                               0.04       1.98 f
  sub_61/U134/ZN (NAND2_X1)                               0.04       2.01 r
  sub_61/U131/ZN (NAND3_X1)                               0.04       2.05 f
  sub_61/U146/ZN (NAND2_X1)                               0.03       2.08 r
  sub_61/U149/ZN (NAND3_X1)                               0.03       2.12 f
  sub_61/U2_27/CO (FA_X1)                                 0.09       2.20 f
  sub_61/U141/ZN (NAND2_X1)                               0.04       2.24 r
  sub_61/U130/ZN (NAND3_X1)                               0.04       2.28 f
  sub_61/U2/Z (CLKBUF_X1)                                 0.04       2.32 f
  sub_61/U151/Z (XOR2_X1)                                 0.06       2.38 f
  sub_61/DIFF[29] (BoothMultiplier_DW01_sub_0)            0.00       2.38 f
  U295/ZN (AOI22_X1)                                      0.04       2.42 r
  U293/ZN (NAND2_X1)                                      0.03       2.45 f
  Acc_reg[28]/D (DFFR_X1)                                 0.01       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[28]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U53/ZN (NAND2_X1)                                0.03       1.40 r
  sub_61/U55/ZN (NAND3_X1)                                0.04       1.44 f
  sub_61/U2_18/CO (FA_X1)                                 0.09       1.53 f
  sub_61/U107/ZN (NAND2_X1)                               0.04       1.57 r
  sub_61/U109/ZN (NAND3_X1)                               0.04       1.60 f
  sub_61/U120/ZN (NAND2_X1)                               0.03       1.64 r
  sub_61/U122/ZN (NAND3_X1)                               0.04       1.68 f
  sub_61/U76/ZN (NAND2_X1)                                0.03       1.70 r
  sub_61/U78/ZN (NAND3_X1)                                0.04       1.74 f
  sub_61/U2_22/CO (FA_X1)                                 0.09       1.82 f
  sub_61/U114/ZN (NAND2_X1)                               0.04       1.86 r
  sub_61/U110/ZN (NAND3_X1)                               0.04       1.90 f
  sub_61/U126/ZN (NAND2_X1)                               0.04       1.94 r
  sub_61/U123/ZN (NAND3_X1)                               0.04       1.98 f
  sub_61/U134/ZN (NAND2_X1)                               0.04       2.01 r
  sub_61/U131/ZN (NAND3_X1)                               0.04       2.05 f
  sub_61/U146/ZN (NAND2_X1)                               0.03       2.08 r
  sub_61/U149/ZN (NAND3_X1)                               0.03       2.12 f
  sub_61/U2_27/CO (FA_X1)                                 0.09       2.20 f
  sub_61/U11/Z (CLKBUF_X1)                                0.04       2.24 f
  sub_61/U139/Z (XOR2_X1)                                 0.06       2.30 f
  sub_61/DIFF[28] (BoothMultiplier_DW01_sub_0)            0.00       2.30 f
  U304/ZN (AOI22_X1)                                      0.04       2.35 r
  U302/ZN (NAND2_X1)                                      0.03       2.38 f
  Acc_reg[27]/D (DFFR_X1)                                 0.01       2.39 f
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[27]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U53/ZN (NAND2_X1)                                0.03       1.40 r
  sub_61/U55/ZN (NAND3_X1)                                0.04       1.44 f
  sub_61/U2_18/CO (FA_X1)                                 0.09       1.53 f
  sub_61/U107/ZN (NAND2_X1)                               0.04       1.57 r
  sub_61/U109/ZN (NAND3_X1)                               0.04       1.60 f
  sub_61/U120/ZN (NAND2_X1)                               0.03       1.64 r
  sub_61/U122/ZN (NAND3_X1)                               0.04       1.68 f
  sub_61/U76/ZN (NAND2_X1)                                0.03       1.70 r
  sub_61/U78/ZN (NAND3_X1)                                0.04       1.74 f
  sub_61/U2_22/CO (FA_X1)                                 0.09       1.82 f
  sub_61/U114/ZN (NAND2_X1)                               0.04       1.86 r
  sub_61/U110/ZN (NAND3_X1)                               0.04       1.90 f
  sub_61/U126/ZN (NAND2_X1)                               0.04       1.94 r
  sub_61/U123/ZN (NAND3_X1)                               0.04       1.98 f
  sub_61/U134/ZN (NAND2_X1)                               0.04       2.01 r
  sub_61/U131/ZN (NAND3_X1)                               0.04       2.05 f
  sub_61/U146/ZN (NAND2_X1)                               0.03       2.08 r
  sub_61/U149/ZN (NAND3_X1)                               0.03       2.12 f
  sub_61/U2_27/S (FA_X1)                                  0.11       2.23 r
  sub_61/DIFF[27] (BoothMultiplier_DW01_sub_0)            0.00       2.23 r
  U301/ZN (AOI22_X1)                                      0.03       2.26 f
  U299/ZN (NAND2_X1)                                      0.03       2.29 r
  Acc_reg[26]/D (DFFR_X1)                                 0.01       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[26]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U95/ZN (NAND2_X1)                                0.03       1.70 r
  add_57/U97/ZN (NAND3_X1)                                0.04       1.74 f
  add_57/U1_22/CO (FA_X1)                                 0.09       1.83 f
  add_57/U53/ZN (NAND2_X1)                                0.03       1.86 r
  add_57/U55/ZN (NAND3_X1)                                0.04       1.89 f
  add_57/U1_24/CO (FA_X1)                                 0.09       1.98 f
  add_57/U102/ZN (NAND2_X1)                               0.04       2.01 r
  add_57/U98/ZN (NAND3_X1)                                0.04       2.05 f
  add_57/U105/Z (CLKBUF_X1)                               0.04       2.09 f
  add_57/U115/Z (XOR2_X1)                                 0.06       2.15 f
  add_57/SUM[26] (BoothMultiplier_DW01_add_0)             0.00       2.15 f
  U297/ZN (AOI22_X1)                                      0.04       2.19 r
  U296/ZN (NAND2_X1)                                      0.03       2.22 f
  Acc_reg[25]/D (DFFR_X1)                                 0.01       2.23 f
  data arrival time                                                  2.23

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[25]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U95/ZN (NAND2_X1)                                0.03       1.70 r
  add_57/U97/ZN (NAND3_X1)                                0.04       1.74 f
  add_57/U1_22/CO (FA_X1)                                 0.09       1.83 f
  add_57/U53/ZN (NAND2_X1)                                0.03       1.86 r
  add_57/U55/ZN (NAND3_X1)                                0.04       1.89 f
  add_57/U1_24/CO (FA_X1)                                 0.09       1.98 f
  add_57/U90/Z (CLKBUF_X1)                                0.04       2.02 f
  add_57/U100/Z (XOR2_X1)                                 0.06       2.08 f
  add_57/SUM[25] (BoothMultiplier_DW01_add_0)             0.00       2.08 f
  U330/ZN (AOI22_X1)                                      0.04       2.12 r
  U329/ZN (NAND2_X1)                                      0.03       2.15 f
  Acc_reg[24]/D (DFFR_X1)                                 0.01       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[24]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U95/ZN (NAND2_X1)                                0.03       1.70 r
  add_57/U97/ZN (NAND3_X1)                                0.04       1.74 f
  add_57/U1_22/CO (FA_X1)                                 0.09       1.83 f
  add_57/U53/ZN (NAND2_X1)                                0.03       1.86 r
  add_57/U55/ZN (NAND3_X1)                                0.04       1.89 f
  add_57/U1_24/S (FA_X1)                                  0.11       2.01 r
  add_57/SUM[24] (BoothMultiplier_DW01_add_0)             0.00       2.01 r
  U327/ZN (AOI22_X1)                                      0.03       2.03 f
  U326/ZN (NAND2_X1)                                      0.03       2.07 r
  Acc_reg[23]/D (DFFR_X1)                                 0.01       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[23]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U53/ZN (NAND2_X1)                                0.03       1.40 r
  sub_61/U55/ZN (NAND3_X1)                                0.04       1.44 f
  sub_61/U2_18/CO (FA_X1)                                 0.09       1.53 f
  sub_61/U107/ZN (NAND2_X1)                               0.04       1.57 r
  sub_61/U109/ZN (NAND3_X1)                               0.04       1.60 f
  sub_61/U120/ZN (NAND2_X1)                               0.03       1.64 r
  sub_61/U122/ZN (NAND3_X1)                               0.04       1.68 f
  sub_61/U76/ZN (NAND2_X1)                                0.03       1.70 r
  sub_61/U78/ZN (NAND3_X1)                                0.04       1.74 f
  sub_61/U2_22/CO (FA_X1)                                 0.09       1.82 f
  sub_61/U3/Z (CLKBUF_X1)                                 0.04       1.87 f
  sub_61/U112/Z (XOR2_X1)                                 0.06       1.93 f
  sub_61/DIFF[23] (BoothMultiplier_DW01_sub_0)            0.00       1.93 f
  U325/ZN (AOI22_X1)                                      0.04       1.97 r
  U323/ZN (NAND2_X1)                                      0.03       2.00 f
  Acc_reg[22]/D (DFFR_X1)                                 0.01       2.01 f
  data arrival time                                                  2.01

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[22]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U95/ZN (NAND2_X1)                                0.03       1.70 r
  add_57/U97/ZN (NAND3_X1)                                0.04       1.74 f
  add_57/U1_22/S (FA_X1)                                  0.11       1.85 r
  add_57/SUM[22] (BoothMultiplier_DW01_add_0)             0.00       1.85 r
  U321/ZN (AOI22_X1)                                      0.03       1.88 f
  U320/ZN (NAND2_X1)                                      0.03       1.91 r
  Acc_reg[21]/D (DFFR_X1)                                 0.01       1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[21]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/CO (FA_X1)                                 0.09       1.67 f
  add_57/U91/Z (CLKBUF_X1)                                0.04       1.72 f
  add_57/U93/Z (XOR2_X1)                                  0.06       1.78 f
  add_57/SUM[21] (BoothMultiplier_DW01_add_0)             0.00       1.78 f
  U291/ZN (AOI22_X1)                                      0.04       1.81 r
  U290/ZN (NAND2_X1)                                      0.03       1.84 f
  Acc_reg[20]/D (DFFR_X1)                                 0.01       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[20]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U72/ZN (NAND2_X1)                                0.03       1.55 r
  add_57/U74/ZN (NAND3_X1)                                0.04       1.59 f
  add_57/U1_20/S (FA_X1)                                  0.11       1.70 r
  add_57/SUM[20] (BoothMultiplier_DW01_add_0)             0.00       1.70 r
  U318/ZN (AOI22_X1)                                      0.03       1.73 f
  U317/ZN (NAND2_X1)                                      0.03       1.76 r
  Acc_reg[19]/D (DFFR_X1)                                 0.01       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[19]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U86/ZN (NAND2_X1)                                0.04       1.33 r
  add_57/U88/ZN (NAND3_X1)                                0.04       1.37 f
  add_57/U34/ZN (NAND2_X1)                                0.03       1.40 r
  add_57/U36/ZN (NAND3_X1)                                0.04       1.43 f
  add_57/U1_18/CO (FA_X1)                                 0.09       1.52 f
  add_57/U62/Z (CLKBUF_X1)                                0.04       1.56 f
  add_57/U70/Z (XOR2_X1)                                  0.06       1.62 f
  add_57/SUM[19] (BoothMultiplier_DW01_add_0)             0.00       1.62 f
  U315/ZN (AOI22_X1)                                      0.04       1.66 r
  U314/ZN (NAND2_X1)                                      0.03       1.69 f
  Acc_reg[18]/D (DFFR_X1)                                 0.01       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[18]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U53/ZN (NAND2_X1)                                0.03       1.40 r
  sub_61/U55/ZN (NAND3_X1)                                0.04       1.44 f
  sub_61/U2_18/S (FA_X1)                                  0.11       1.55 r
  sub_61/DIFF[18] (BoothMultiplier_DW01_sub_0)            0.00       1.55 r
  U313/ZN (AOI22_X1)                                      0.03       1.58 f
  U311/ZN (NAND2_X1)                                      0.03       1.61 r
  Acc_reg[17]/D (DFFR_X1)                                 0.01       1.62 r
  data arrival time                                                  1.62

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[17]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U41/ZN (NAND2_X1)                                0.03       1.25 r
  sub_61/U43/ZN (NAND3_X1)                                0.04       1.28 f
  sub_61/U2_16/CO (FA_X1)                                 0.09       1.37 f
  sub_61/U5/Z (CLKBUF_X1)                                 0.04       1.41 f
  sub_61/U51/Z (XOR2_X1)                                  0.06       1.47 f
  sub_61/DIFF[17] (BoothMultiplier_DW01_sub_0)            0.00       1.47 f
  U310/ZN (AOI22_X1)                                      0.04       1.52 r
  U308/ZN (NAND2_X1)                                      0.03       1.55 f
  Acc_reg[16]/D (DFFR_X1)                                 0.01       1.55 f
  data arrival time                                                  1.55

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[16]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U79/ZN (NAND2_X1)                                0.03       1.17 r
  add_57/U81/ZN (NAND3_X1)                                0.04       1.21 f
  add_57/U1_15/CO (FA_X1)                                 0.09       1.29 f
  add_57/U82/Z (CLKBUF_X1)                                0.04       1.34 f
  add_57/U84/Z (XOR2_X1)                                  0.06       1.40 f
  add_57/SUM[16] (BoothMultiplier_DW01_add_0)             0.00       1.40 f
  U306/ZN (AOI22_X1)                                      0.04       1.43 r
  U305/ZN (NAND2_X1)                                      0.03       1.46 f
  Acc_reg[15]/D (DFFR_X1)                                 0.01       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[15]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U94/ZN (NAND2_X1)                                0.03       1.09 r
  sub_61/U96/ZN (NAND3_X1)                                0.04       1.13 f
  sub_61/U2_14/CO (FA_X1)                                 0.09       1.22 f
  sub_61/U12/Z (CLKBUF_X1)                                0.04       1.26 f
  sub_61/U39/Z (XOR2_X1)                                  0.06       1.32 f
  sub_61/DIFF[15] (BoothMultiplier_DW01_sub_0)            0.00       1.32 f
  U380/ZN (AOI22_X1)                                      0.04       1.36 r
  U378/ZN (NAND2_X1)                                      0.03       1.39 f
  Acc_reg[14]/D (DFFR_X1)                                 0.01       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[14]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U59/ZN (NAND2_X1)                                0.03       1.02 r
  add_57/U61/ZN (NAND3_X1)                                0.04       1.05 f
  add_57/U1_13/CO (FA_X1)                                 0.09       1.14 f
  add_57/U75/Z (CLKBUF_X1)                                0.04       1.18 f
  add_57/U77/Z (XOR2_X1)                                  0.06       1.24 f
  add_57/SUM[14] (BoothMultiplier_DW01_add_0)             0.00       1.24 f
  U376/ZN (AOI22_X1)                                      0.04       1.28 r
  U375/ZN (NAND2_X1)                                      0.03       1.31 f
  Acc_reg[13]/D (DFFR_X1)                                 0.01       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[13]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/CO (FA_X1)                                 0.09       0.91 f
  sub_61/U35/ZN (NAND2_X1)                                0.03       0.94 r
  sub_61/U37/ZN (NAND3_X1)                                0.04       0.98 f
  sub_61/U2_12/CO (FA_X1)                                 0.09       1.06 f
  sub_61/U4/Z (CLKBUF_X1)                                 0.04       1.11 f
  sub_61/U92/Z (XOR2_X1)                                  0.06       1.17 f
  sub_61/DIFF[13] (BoothMultiplier_DW01_sub_0)            0.00       1.17 f
  U374/ZN (AOI22_X1)                                      0.04       1.21 r
  U372/ZN (NAND2_X1)                                      0.03       1.24 f
  Acc_reg[12]/D (DFFR_X1)                                 0.01       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[12]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/CO (FA_X1)                                 0.09       0.99 f
  add_57/U1/Z (CLKBUF_X1)                                 0.04       1.03 f
  add_57/U57/Z (XOR2_X1)                                  0.06       1.09 f
  add_57/SUM[12] (BoothMultiplier_DW01_add_0)             0.00       1.09 f
  U370/ZN (AOI22_X1)                                      0.04       1.13 r
  U369/ZN (NAND2_X1)                                      0.03       1.16 f
  Acc_reg[11]/D (DFFR_X1)                                 0.01       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[11]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U28/ZN (NAND2_X1)                                0.03       0.78 r
  add_57/U30/ZN (NAND3_X1)                                0.04       0.82 f
  add_57/U1_10/CO (FA_X1)                                 0.08       0.90 f
  add_57/U1_11/S (FA_X1)                                  0.11       1.02 r
  add_57/SUM[11] (BoothMultiplier_DW01_add_0)             0.00       1.02 r
  U367/ZN (AOI22_X1)                                      0.03       1.04 f
  U366/ZN (NAND2_X1)                                      0.03       1.08 r
  Acc_reg[10]/D (DFFR_X1)                                 0.01       1.08 r
  data arrival time                                                  1.08

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[10]/CK (DFFR_X1)                                0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/CO (FA_X1)                                  0.09       0.61 f
  sub_61/U82/ZN (NAND2_X1)                                0.04       0.65 r
  sub_61/U84/ZN (NAND3_X1)                                0.04       0.69 f
  sub_61/U68/ZN (NAND2_X1)                                0.03       0.72 r
  sub_61/U70/ZN (NAND3_X1)                                0.04       0.76 f
  sub_61/U47/ZN (NAND2_X1)                                0.03       0.78 r
  sub_61/U49/ZN (NAND3_X1)                                0.04       0.82 f
  sub_61/U2_10/S (FA_X1)                                  0.11       0.93 r
  sub_61/DIFF[10] (BoothMultiplier_DW01_sub_0)            0.00       0.93 r
  U365/ZN (AOI22_X1)                                      0.03       0.96 f
  U363/ZN (NAND2_X1)                                      0.03       0.99 r
  Acc_reg[9]/D (DFFR_X1)                                  0.01       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[9]/CK (DFFR_X1)                                 0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/CO (FA_X1)                                  0.09       0.75 f
  add_57/U23/Z (CLKBUF_X1)                                0.04       0.80 f
  add_57/U26/Z (XOR2_X1)                                  0.06       0.86 f
  add_57/SUM[9] (BoothMultiplier_DW01_add_0)              0.00       0.86 f
  U361/ZN (AOI22_X1)                                      0.04       0.89 r
  U360/ZN (NAND2_X1)                                      0.03       0.92 f
  Acc_reg[8]/D (DFFR_X1)                                  0.01       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[8]/CK (DFFR_X1)                                 0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U20/ZN (NAND2_X1)                                0.03       0.63 r
  add_57/U22/ZN (NAND3_X1)                                0.04       0.67 f
  add_57/U1_8/S (FA_X1)                                   0.11       0.78 r
  add_57/SUM[8] (BoothMultiplier_DW01_add_0)              0.00       0.78 r
  U358/ZN (AOI22_X1)                                      0.03       0.81 f
  U357/ZN (NAND2_X1)                                      0.03       0.84 r
  Acc_reg[7]/D (DFFR_X1)                                  0.01       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[7]/CK (DFFR_X1)                                 0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[1]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[1]/Q (DFFR_X1)                                  0.10       0.10 f
  add_57/A[1] (BoothMultiplier_DW01_add_0)                0.00       0.10 f
  add_57/U1_1/CO (FA_X1)                                  0.11       0.21 f
  add_57/U1_2/CO (FA_X1)                                  0.09       0.30 f
  add_57/U40/ZN (NAND2_X1)                                0.04       0.34 r
  add_57/U24/ZN (NAND3_X1)                                0.04       0.38 f
  add_57/U46/ZN (NAND2_X1)                                0.04       0.41 r
  add_57/U48/ZN (NAND3_X1)                                0.04       0.45 f
  add_57/U13/ZN (NAND2_X1)                                0.03       0.48 r
  add_57/U15/ZN (NAND3_X1)                                0.04       0.51 f
  add_57/U1_6/CO (FA_X1)                                  0.09       0.60 f
  add_57/U16/Z (CLKBUF_X1)                                0.04       0.64 f
  add_57/U18/Z (XOR2_X1)                                  0.06       0.70 f
  add_57/SUM[7] (BoothMultiplier_DW01_add_0)              0.00       0.70 f
  U355/ZN (AOI22_X1)                                      0.04       0.74 r
  U354/ZN (NAND2_X1)                                      0.03       0.77 f
  Acc_reg[6]/D (DFFR_X1)                                  0.01       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[6]/CK (DFFR_X1)                                 0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Acc_reg[0]/CK (DFFR_X1)                                 0.00       0.00 r
  Acc_reg[0]/QN (DFFR_X1)                                 0.07       0.07 r
  U511/ZN (INV_X1)                                        0.03       0.10 f
  sub_61/A[0] (BoothMultiplier_DW01_sub_0)                0.00       0.10 f
  sub_61/U155/ZN (INV_X1)                                 0.02       0.12 r
  sub_61/U187/ZN (NAND2_X1)                               0.03       0.16 f
  sub_61/U22/ZN (NAND2_X1)                                0.04       0.19 r
  sub_61/U24/ZN (NAND3_X1)                                0.04       0.23 f
  sub_61/U28/ZN (NAND2_X1)                                0.03       0.27 r
  sub_61/U30/ZN (NAND3_X1)                                0.04       0.30 f
  sub_61/U100/ZN (NAND2_X1)                               0.03       0.33 r
  sub_61/U102/ZN (NAND3_X1)                               0.04       0.37 f
  sub_61/U2_4/CO (FA_X1)                                  0.09       0.45 f
  sub_61/U88/ZN (NAND2_X1)                                0.03       0.48 r
  sub_61/U90/ZN (NAND3_X1)                                0.04       0.52 f
  sub_61/U2_6/S (FA_X1)                                   0.11       0.63 r
  sub_61/DIFF[6] (BoothMultiplier_DW01_sub_0)             0.00       0.63 r
  U353/ZN (AOI22_X1)                                      0.03       0.66 f
  U351/ZN (NAND2_X1)                                      0.03       0.69 r
  Acc_reg[5]/D (DFFR_X1)                                  0.01       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  Acc_reg[5]/CK (DFFR_X1)                                 0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U391/ZN (NOR3_X1)                        0.05       0.50 f
  U337/Z (BUF_X1)                          0.07       0.57 f
  U344/ZN (AOI22_X1)                       0.07       0.63 r
  U342/ZN (NAND2_X1)                       0.03       0.66 f
  Acc_reg[2]/D (DFFR_X1)                   0.01       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Acc_reg[2]/CK (DFFR_X1)                  0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U391/ZN (NOR3_X1)                        0.05       0.50 f
  U337/Z (BUF_X1)                          0.07       0.57 f
  U341/ZN (AOI22_X1)                       0.07       0.63 r
  U513/ZN (NAND2_X1)                       0.03       0.66 f
  Acc_reg[0]/D (DFFR_X1)                   0.01       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Acc_reg[0]/CK (DFFR_X1)                  0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U391/ZN (NOR3_X1)                        0.05       0.50 f
  U335/Z (BUF_X1)                          0.07       0.57 f
  U383/ZN (AOI22_X1)                       0.07       0.63 r
  U381/ZN (NAND2_X1)                       0.03       0.66 f
  Acc_reg[1]/D (DFFR_X1)                   0.01       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Acc_reg[1]/CK (DFFR_X1)                  0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U391/ZN (NOR3_X1)                        0.05       0.50 f
  U335/Z (BUF_X1)                          0.07       0.57 f
  U427/ZN (AOI22_X1)                       0.07       0.63 r
  U425/ZN (NAND2_X1)                       0.03       0.66 f
  Q_reg_reg[31]/D (DFFRS_X1)               0.01       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[31]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U391/ZN (NOR3_X1)                        0.05       0.50 f
  U332/Z (BUF_X1)                          0.06       0.56 f
  U350/ZN (AOI22_X1)                       0.07       0.62 r
  U348/ZN (NAND2_X1)                       0.03       0.65 f
  Acc_reg[4]/D (DFFR_X1)                   0.01       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Acc_reg[4]/CK (DFFR_X1)                  0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         1.90


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Acc_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U391/ZN (NOR3_X1)                        0.05       0.50 f
  U332/Z (BUF_X1)                          0.06       0.56 f
  U347/ZN (AOI22_X1)                       0.07       0.62 r
  U345/ZN (NAND2_X1)                       0.03       0.65 f
  Acc_reg[3]/D (DFFR_X1)                   0.01       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Acc_reg[3]/CK (DFFR_X1)                  0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         1.90


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_prev_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U423/ZN (OAI22_X1)                       0.08       0.59 f
  Q_prev_reg/D (DFFR_X1)                   0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_prev_reg/CK (DFFR_X1)                  0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U422/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[0]/D (DFFRS_X1)                0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[0]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U393/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[1]/D (DFFRS_X1)                0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[1]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U392/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[9]/D (DFFRS_X1)                0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[9]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U401/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[10]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[10]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U402/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[11]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[11]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U403/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[12]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[12]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U404/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[13]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[13]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U405/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[14]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[14]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U406/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[15]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[15]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U407/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[16]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[16]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U408/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[17]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[17]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U409/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[18]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[18]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U410/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[19]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[19]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U411/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[20]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[20]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U412/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[21]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[21]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U413/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[22]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[22]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U414/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[23]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[23]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U415/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[24]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[24]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U418/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[27]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[27]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U257/ZN (INV_X1)                         0.13       0.51 r
  U419/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[28]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[28]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U264/Z (BUF_X1)                          0.03       0.37 f
  U258/ZN (INV_X1)                         0.13       0.51 r
  U416/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[25]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[25]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U264/Z (BUF_X1)                          0.03       0.37 f
  U258/ZN (INV_X1)                         0.13       0.51 r
  U417/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[26]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[26]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U264/Z (BUF_X1)                          0.03       0.37 f
  U258/ZN (INV_X1)                         0.13       0.51 r
  U420/ZN (OAI22_X1)                       0.08       0.59 f
  Q_reg_reg[29]/D (DFFRS_X1)               0.01       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[29]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U394/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[2]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[2]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U395/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[3]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[3]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U396/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[4]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[4]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U397/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[5]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[5]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U398/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[6]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[6]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U399/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[7]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[7]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U400/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[8]/D (DFFRS_X1)                0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[8]/CK (DFFRS_X1)               0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U339/Z (BUF_X1)                          0.04       0.30 f
  U281/Z (BUF_X1)                          0.04       0.34 f
  U263/Z (BUF_X1)                          0.04       0.38 f
  U259/ZN (INV_X1)                         0.07       0.45 r
  U421/ZN (OAI22_X1)                       0.05       0.50 f
  Q_reg_reg[30]/D (DFFRS_X1)               0.01       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  Q_reg_reg[30]/CK (DFFRS_X1)              0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[0]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[0]/Q (DFFS_X1)                 0.08       0.08 f
  U545/ZN (NOR2_X1)                        0.04       0.12 r
  U387/ZN (INV_X1)                         0.03       0.15 f
  U547/ZN (NOR2_X1)                        0.04       0.19 r
  U386/ZN (INV_X1)                         0.03       0.23 f
  U549/ZN (NOR2_X1)                        0.04       0.27 r
  U385/ZN (INV_X1)                         0.03       0.30 f
  U552/ZN (NOR2_X1)                        0.04       0.34 r
  U553/Z (XOR2_X1)                         0.06       0.40 r
  U429/ZN (NAND2_X1)                       0.03       0.43 f
  U428/ZN (OAI21_X1)                       0.03       0.45 r
  count_reg[5]/D (DFFR_X1)                 0.01       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  count_reg[5]/CK (DFFR_X1)                0.00       2.60 r
  library setup time                      -0.04       2.56
  data required time                                  2.56
  -----------------------------------------------------------
  data required time                                  2.56
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         2.10


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U384/Z (BUF_X1)                          0.04       0.30 f
  U282/Z (BUF_X1)                          0.04       0.34 f
  U266/Z (BUF_X1)                          0.04       0.38 f
  U439/ZN (NAND2_X1)                       0.03       0.41 r
  U438/ZN (OAI21_X1)                       0.03       0.44 f
  count_reg[0]/D (DFFS_X1)                 0.01       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  count_reg[0]/CK (DFFS_X1)                0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U384/Z (BUF_X1)                          0.04       0.30 f
  U282/Z (BUF_X1)                          0.04       0.34 f
  U266/Z (BUF_X1)                          0.04       0.38 f
  U437/ZN (NAND2_X1)                       0.03       0.41 r
  U436/ZN (OAI21_X1)                       0.03       0.44 f
  count_reg[1]/D (DFFS_X1)                 0.01       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  count_reg[1]/CK (DFFS_X1)                0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U384/Z (BUF_X1)                          0.04       0.30 f
  U282/Z (BUF_X1)                          0.04       0.34 f
  U266/Z (BUF_X1)                          0.04       0.38 f
  U435/ZN (NAND2_X1)                       0.03       0.41 r
  U434/ZN (OAI21_X1)                       0.03       0.44 f
  count_reg[2]/D (DFFS_X1)                 0.01       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  count_reg[2]/CK (DFFS_X1)                0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U384/Z (BUF_X1)                          0.04       0.30 f
  U282/Z (BUF_X1)                          0.04       0.34 f
  U265/Z (BUF_X1)                          0.04       0.38 f
  U433/ZN (NAND2_X1)                       0.03       0.41 r
  U432/ZN (OAI21_X1)                       0.03       0.44 f
  count_reg[3]/D (DFFS_X1)                 0.01       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  count_reg[3]/CK (DFFS_X1)                0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[4]/CK (DFFS_X1)                0.00       0.00 r
  count_reg[4]/Q (DFFS_X1)                 0.08       0.08 f
  U554/ZN (OR3_X1)                         0.07       0.16 f
  U555/ZN (OR4_X1)                         0.11       0.26 f
  U384/Z (BUF_X1)                          0.04       0.30 f
  U282/Z (BUF_X1)                          0.04       0.34 f
  U265/Z (BUF_X1)                          0.04       0.38 f
  U431/ZN (NAND2_X1)                       0.03       0.41 r
  U430/ZN (OAI21_X1)                       0.03       0.44 f
  count_reg[4]/D (DFFS_X1)                 0.01       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.60       2.60
  clock network delay (ideal)              0.00       2.60
  count_reg[4]/CK (DFFS_X1)                0.00       2.60 r
  library setup time                      -0.03       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: Acc_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[34] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[3]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[3]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[34]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[34]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[36] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[5]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[5]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[36]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[36]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[38] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[7]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[7]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[38]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[38]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[40] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[9]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[9]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[40]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[40]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[48] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[17]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[17]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[48]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[48]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[50] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[19]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[19]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[50]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[50]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[52] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[21]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[21]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[52]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[52]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[54] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[23]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[23]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[54]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[54]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[56] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[25]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[25]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[56]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[56]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[57] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[26]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[26]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[57]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[57]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[60] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[29]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[29]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[60]/D (DFFR_X1)                    0.02      85.94 r
  data arrival time                                  85.94

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[60]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.05      85.95
  data required time                                 85.95
  -----------------------------------------------------------
  data required time                                 85.95
  data arrival time                                 -85.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[61] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[30]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[30]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[61]/D (DFFR_X1)                    0.02      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[61]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: Acc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[32] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[1]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[1]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[32]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[32]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[33] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[2]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[2]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[33]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[33]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[35] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[4]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[4]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[35]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[35]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[39] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[8]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[8]/Q (DFFR_X1)                   0.12      85.92 r
  P_reg[39]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[39]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[42] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[11]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[11]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[42]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[42]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[43] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[12]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[12]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[43]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[43]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[44] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[13]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[13]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[44]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[44]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[45] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[14]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[14]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[45]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[45]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[46] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[15]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[15]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[46]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[46]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[47] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[16]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[16]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[47]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[47]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[51] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[20]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[20]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[51]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[51]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[55] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[24]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[24]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[55]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[55]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[58] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[27]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[27]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[58]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[58]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[59] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[28]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[28]/Q (DFFR_X1)                  0.12      85.92 r
  P_reg[59]/D (DFFR_X1)                    0.01      85.93 r
  data arrival time                                  85.93

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[59]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.93
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: Acc_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[37] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[6]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[6]/Q (DFFR_X1)                   0.11      85.91 r
  P_reg[37]/D (DFFR_X1)                    0.01      85.92 r
  data arrival time                                  85.92

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[37]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.92
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: Acc_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[41] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[10]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[10]/Q (DFFR_X1)                  0.11      85.91 r
  P_reg[41]/D (DFFR_X1)                    0.01      85.92 r
  data arrival time                                  85.92

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[41]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.92
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: Acc_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[49] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[18]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[18]/Q (DFFR_X1)                  0.11      85.91 r
  P_reg[49]/D (DFFR_X1)                    0.01      85.92 r
  data arrival time                                  85.92

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[49]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.92
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: Acc_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[53] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[22]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[22]/Q (DFFR_X1)                  0.11      85.91 r
  P_reg[53]/D (DFFR_X1)                    0.01      85.92 r
  data arrival time                                  85.92

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[53]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.92
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: Acc_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[62] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[31]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[31]/Q (DFFR_X1)                  0.10      85.90 r
  P_reg[62]/D (DFFR_X1)                    0.01      85.92 r
  data arrival time                                  85.92

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[62]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.92
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: Acc_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[63] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[31]/CK (DFFR_X1)                 0.00      85.80 r
  Acc_reg[31]/Q (DFFR_X1)                  0.10      85.90 r
  P_reg[63]/D (DFFR_X1)                    0.01      85.92 r
  data arrival time                                  85.92

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[63]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.92
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: Acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[31] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Acc_reg[0]/CK (DFFR_X1)                  0.00      85.80 r
  Acc_reg[0]/QN (DFFR_X1)                  0.06      85.86 f
  U510/ZN (INV_X1)                         0.03      85.90 r
  P_reg[31]/D (DFFR_X1)                    0.01      85.91 r
  data arrival time                                  85.91

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[31]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.04      85.96
  data required time                                 85.96
  -----------------------------------------------------------
  data required time                                 85.96
  data arrival time                                 -85.91
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: Q_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[30] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[31]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[31]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[30]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[30]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: Q_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[0] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[1]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[1]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[0]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[0]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[1] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[2]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[2]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[1]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[1]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[2] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[3]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[3]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[2]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[2]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[3] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[4]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[4]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[3]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[3]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[4] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[5]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[5]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[4]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[4]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[5] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[6]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[6]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[5]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[5]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[6] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[7]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[7]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[6]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[6]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[7] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[8]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[8]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[7]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[7]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[8] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[9]/CK (DFFRS_X1)               0.00      85.80 r
  Q_reg_reg[9]/Q (DFFRS_X1)                0.08      85.88 f
  P_reg[8]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[8]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[9] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[10]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[10]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[9]/D (DFFR_X1)                     0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[9]/CK (DFFR_X1)                    0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[10] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[11]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[11]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[10]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[10]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[11] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[12]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[12]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[11]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[11]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[12] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[13]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[13]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[12]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[12]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[13] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[14]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[14]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[13]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[13]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[14] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[15]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[15]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[14]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[14]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[15] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[16]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[16]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[15]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[15]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[16] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[17]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[17]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[16]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[16]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[17] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[18]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[18]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[17]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[17]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[18] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[19]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[19]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[18]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[18]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[19] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[20]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[20]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[19]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[19]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[20] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[21]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[21]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[20]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[20]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[21] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[22]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[22]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[21]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[21]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[22] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[23]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[23]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[22]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[22]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[23] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[24]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[24]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[23]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[23]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[24] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[25]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[25]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[24]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[24]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[25] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[26]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[26]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[25]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[25]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[26] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[27]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[27]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[26]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[26]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[27] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[28]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[28]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[27]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[27]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[28] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[29]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[29]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[28]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[28]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: Q_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg[29] (rising edge-triggered flip-flop clocked by oClk)
  Path Group: oClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BoothMultiplier    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   85.80      85.80
  clock network delay (ideal)              0.00      85.80
  Q_reg_reg[30]/CK (DFFRS_X1)              0.00      85.80 r
  Q_reg_reg[30]/Q (DFFRS_X1)               0.08      85.88 f
  P_reg[29]/D (DFFR_X1)                    0.01      85.89 f
  data arrival time                                  85.89

  clock oClk (rise edge)                  86.00      86.00
  clock network delay (ideal)              0.00      86.00
  P_reg[29]/CK (DFFR_X1)                   0.00      86.00 r
  library setup time                      -0.03      85.97
  data required time                                 85.97
  -----------------------------------------------------------
  data required time                                 85.97
  data arrival time                                 -85.89
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
